//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9.02
//Created Time: Wed Jun 19 20:44:20 2024

`timescale 100 ps/100 ps
module Integer_Division_Top(
	clk,
	rstn,
	dividend,
	divisor,
	remainder,
	quotient
);
input clk;
input rstn;
input [31:0] dividend;
input [15:0] divisor;
output [15:0] remainder;
output [31:0] quotient;
wire GND;
wire VCC;
wire clk;
wire [31:0] dividend;
wire [15:0] divisor;
wire [31:0] quotient;
wire [15:0] remainder;
wire rstn;
wire \integer_division_inst/integer_division_has_rem_inst/n74_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n75_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n76_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n77_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n78_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n79_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n80_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n82_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n83_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n84_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n85_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n86_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n87_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n88_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n89_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n90_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n91_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n92_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n93_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n94_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n95_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n97_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n98_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n100_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n101_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n102_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n103_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n141_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n142_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n143_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n144_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n145_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n146_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n147_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n148_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n149_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n150_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n151_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n152_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n153_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n154_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n73_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n140_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3558_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3559_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3560_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3561_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3562_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3563_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3564_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3565_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3566_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3567_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3568_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3569_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3570_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3571_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3572_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3573_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3574_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3575_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3576_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3577_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3578_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3579_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3580_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3581_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3582_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3583_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3584_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3585_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3586_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3587_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3588_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3703_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3704_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3705_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3706_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3707_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3708_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3709_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3710_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3711_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3712_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3713_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3714_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3715_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3716_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3717_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n74_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n74_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n77_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n77_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n78_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n82_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n84_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n87_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n89_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n94_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n94_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n97_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n97_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n100_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n101_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n141_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n141_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n142_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n145_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n148_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n148_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n149_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n152_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3558_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3561_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3562_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3562_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3563_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3564_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3566_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3568_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3569_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3570_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3571_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3572_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3573_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3574_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3576_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3577_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3584_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3585_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3586_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3703_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3703_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3704_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3704_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3704_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3705_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3705_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3706_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3706_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3707_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3707_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3708_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3708_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3709_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3709_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3710_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3711_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3712_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3713_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3714_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3714_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3715_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3716_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3717_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3717_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n74_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n81_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n82_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n141_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_16 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_17 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_18 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3561_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3561_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3566_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3566_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3571_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3577_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3577_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3703_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3703_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3703_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3706_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3711_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3711_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3712_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3713_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3714_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_19 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_20 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3561_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3565_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3567_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n84_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n143_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3704_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3716_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n99_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3708_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3712_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3718_8 ;
wire \integer_division_inst/integer_division_has_rem_inst/n92_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n96_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3582_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3581_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3581_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3580_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3578_10 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3578_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3560_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3559_9 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3557_22 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3422_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3422_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3421_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3421_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3420_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3420_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3419_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3419_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3418_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3418_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3417_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3417_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3416_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3416_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3415_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3415_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3414_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3414_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3413_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3413_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3412_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3412_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3411_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3411_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3410_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3410_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3409_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3409_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3408_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3408_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3407_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n3407_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/n6_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[1]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[2]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[3]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[4]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[5]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[6]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[7]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[8]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[9]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[10]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[11]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[12]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[13]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[14]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[15]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[16]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[17]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[18]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[19]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[20]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[21]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[22]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[23]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[24]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[25]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[26]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[27]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[28]_1_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[29]_1_3 ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_dividend ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_divisor ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign0 ;
wire [17:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[0] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[0] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[0] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] ;
wire [1:1] \integer_division_inst/integer_division_has_rem_inst/sign ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[1] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[1] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[1] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] ;
wire [2:2] \integer_division_inst/integer_division_has_rem_inst/sign_0 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[2] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[2] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[2] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] ;
wire [3:3] \integer_division_inst/integer_division_has_rem_inst/sign_1 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[3] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[3] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[3] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] ;
wire [4:4] \integer_division_inst/integer_division_has_rem_inst/sign_2 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[4] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[4] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[4] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] ;
wire [5:5] \integer_division_inst/integer_division_has_rem_inst/sign_3 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[5] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[5] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[5] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] ;
wire [6:6] \integer_division_inst/integer_division_has_rem_inst/sign_4 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[6] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[6] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[6] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/sign_5 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[7] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[7] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[7] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] ;
wire [8:8] \integer_division_inst/integer_division_has_rem_inst/sign_6 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[8] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[8] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[8] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] ;
wire [9:9] \integer_division_inst/integer_division_has_rem_inst/sign_7 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[9] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[9] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[9] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] ;
wire [10:10] \integer_division_inst/integer_division_has_rem_inst/sign_8 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[10] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[10] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[10] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] ;
wire [11:11] \integer_division_inst/integer_division_has_rem_inst/sign_9 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[11] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[11] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[11] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] ;
wire [12:12] \integer_division_inst/integer_division_has_rem_inst/sign_10 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[12] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[12] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[12] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] ;
wire [13:13] \integer_division_inst/integer_division_has_rem_inst/sign_11 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[13] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[13] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[13] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] ;
wire [14:14] \integer_division_inst/integer_division_has_rem_inst/sign_12 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[14] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[14] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[14] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] ;
wire [15:15] \integer_division_inst/integer_division_has_rem_inst/sign_13 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[15] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[15] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[15] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] ;
wire [16:16] \integer_division_inst/integer_division_has_rem_inst/sign_14 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[16] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[16] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[16] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] ;
wire [17:17] \integer_division_inst/integer_division_has_rem_inst/sign_15 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[17] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[17] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[17] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] ;
wire [18:18] \integer_division_inst/integer_division_has_rem_inst/sign_16 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[18] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[18] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[18] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] ;
wire [19:19] \integer_division_inst/integer_division_has_rem_inst/sign_17 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[19] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[19] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[19] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] ;
wire [20:20] \integer_division_inst/integer_division_has_rem_inst/sign_18 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[20] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[20] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[20] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] ;
wire [21:21] \integer_division_inst/integer_division_has_rem_inst/sign_19 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[21] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[21] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[21] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] ;
wire [22:22] \integer_division_inst/integer_division_has_rem_inst/sign_20 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[22] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[22] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[22] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] ;
wire [23:23] \integer_division_inst/integer_division_has_rem_inst/sign_21 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[23] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[23] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[23] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] ;
wire [24:24] \integer_division_inst/integer_division_has_rem_inst/sign_22 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[24] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[24] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[24] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] ;
wire [25:25] \integer_division_inst/integer_division_has_rem_inst/sign_23 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[25] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[25] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[25] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] ;
wire [26:26] \integer_division_inst/integer_division_has_rem_inst/sign_24 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[26] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[26] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[26] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] ;
wire [27:27] \integer_division_inst/integer_division_has_rem_inst/sign_25 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[27] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[27] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[27] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] ;
wire [28:28] \integer_division_inst/integer_division_has_rem_inst/sign_26 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[28] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[28] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[28] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] ;
wire [29:29] \integer_division_inst/integer_division_has_rem_inst/sign_27 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[29] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[29] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[29] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] ;
wire [30:30] \integer_division_inst/integer_division_has_rem_inst/sign_28 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[30] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[30] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[30] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] ;
wire [31:31] \integer_division_inst/integer_division_has_rem_inst/sign_29 ;
wire [1:0] \integer_division_inst/integer_division_has_rem_inst/sign1[31] ;
wire [31:0] \integer_division_inst/integer_division_has_rem_inst/reg_a[31] ;
wire [15:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[31] ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_18 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_4 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_0_COUT ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_6 ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n140_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n21_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n21_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n20_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n20_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n19_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n19_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n18_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n18_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n17_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n17_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n16_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n16_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n15_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n15_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n14_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n14_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n13_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n13_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n12_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n12_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n11_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n11_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n10_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n10_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n9_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n9_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n8_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n8_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n7_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n7_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n6_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n6_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n87_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n87_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n86_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n86_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n85_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n85_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n84_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n84_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n83_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n83_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n82_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n82_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n81_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n81_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n80_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n80_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n79_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n79_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n78_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n78_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n77_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n77_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n76_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n76_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n75_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n75_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n74_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n74_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n73_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n73_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n72_0_SUM ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n72_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_0_COUT ;
wire [32:0] \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT4 \integer_division_inst/integer_division_has_rem_inst/n74_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n74_6 ),
	.I2(dividend[31]),
	.I3(dividend[30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n75_s0  (
	.I0(dividend[28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I2(dividend[31]),
	.I3(dividend[29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n75_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n75_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n76_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I1(dividend[31]),
	.I2(dividend[28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n76_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n76_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n77_s0  (
	.I0(dividend[31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n77_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.I3(dividend[27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n77_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n77_s0 .INIT=16'h0DF2;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n78_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n78_4 ),
	.I2(dividend[26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n78_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n78_s0 .INIT=8'h1E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n79_s0  (
	.I0(dividend[31]),
	.I1(dividend[24]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.I3(dividend[25]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n79_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n79_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n80_s0  (
	.I0(dividend[24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n77_5 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n80_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n80_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_5 ),
	.I2(dividend[31]),
	.I3(dividend[23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n82_s0  (
	.I0(dividend[31]),
	.I1(dividend[21]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n82_4 ),
	.I3(dividend[22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n82_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n82_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n83_s0  (
	.I0(dividend[21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n82_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n83_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n83_s0 .INIT=4'h6;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n84_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n84_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n84_5 ),
	.I2(dividend[20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n84_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n84_s0 .INIT=8'h1E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n85_s0  (
	.I0(dividend[31]),
	.I1(dividend[18]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n84_7 ),
	.I3(dividend[19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n85_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n85_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n86_s0  (
	.I0(dividend[18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n84_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n86_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n86_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n87_s0  (
	.I0(dividend[31]),
	.I1(dividend[16]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n87_4 ),
	.I3(dividend[17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n87_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n87_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n88_s0  (
	.I0(dividend[16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n87_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n88_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n88_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n89_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n89_4 ),
	.I2(dividend[31]),
	.I3(dividend[15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n89_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n89_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n90_s0  (
	.I0(dividend[13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I2(dividend[31]),
	.I3(dividend[14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n90_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n90_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n91_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(dividend[31]),
	.I2(dividend[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n91_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n91_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n92_s0  (
	.I0(dividend[31]),
	.I1(dividend[11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n92_6 ),
	.I3(dividend[12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n92_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n92_s0 .INIT=16'h07F8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n93_s0  (
	.I0(dividend[11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n92_6 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n93_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n93_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n94_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n94_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n94_5 ),
	.I2(dividend[31]),
	.I3(dividend[10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n94_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n94_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n95_s0  (
	.I0(dividend[8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n94_4 ),
	.I2(dividend[31]),
	.I3(dividend[9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n95_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n95_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n97_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n97_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n97_5 ),
	.I2(dividend[7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n97_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n97_s0 .INIT=8'h1E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n98_s0  (
	.I0(dividend[31]),
	.I1(dividend[5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n97_4 ),
	.I3(dividend[6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n98_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n98_s0 .INIT=16'h07F8;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n100_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I1(dividend[31]),
	.I2(dividend[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n100_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n100_s0 .INIT=8'hB4;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n101_s0  (
	.I0(dividend[3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n101_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n101_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n101_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n102_s0  (
	.I0(dividend[1]),
	.I1(dividend[0]),
	.I2(dividend[31]),
	.I3(dividend[2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n102_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n102_s0 .INIT=16'h1FE0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n103_s0  (
	.I0(dividend[31]),
	.I1(dividend[0]),
	.I2(dividend[1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n103_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n103_s0 .INIT=8'h78;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n141_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n141_5 ),
	.I2(divisor[15]),
	.I3(divisor[14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n141_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n141_s0 .INIT=16'h8F70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n142_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n142_4 ),
	.I1(divisor[15]),
	.I2(divisor[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n142_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n142_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n143_s0  (
	.I0(divisor[11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n143_6 ),
	.I2(divisor[15]),
	.I3(divisor[12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n143_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n143_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n144_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n143_6 ),
	.I1(divisor[15]),
	.I2(divisor[11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n144_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n144_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n145_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n145_4 ),
	.I2(divisor[15]),
	.I3(divisor[10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n145_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n145_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n146_s0  (
	.I0(divisor[8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I2(divisor[15]),
	.I3(divisor[9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n146_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n146_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n147_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I1(divisor[15]),
	.I2(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n147_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n147_s0 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n148_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n148_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n148_5 ),
	.I2(divisor[15]),
	.I3(divisor[7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n148_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n148_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n149_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n148_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n149_4 ),
	.I2(divisor[15]),
	.I3(divisor[6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n149_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n149_s0 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n150_s0  (
	.I0(divisor[4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n148_4 ),
	.I2(divisor[15]),
	.I3(divisor[5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n150_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n150_s0 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n151_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n148_4 ),
	.I1(divisor[15]),
	.I2(divisor[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n151_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n151_s0 .INIT=8'hB4;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n152_s0  (
	.I0(divisor[3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n152_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n152_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n152_s0 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n153_s0  (
	.I0(divisor[1]),
	.I1(divisor[0]),
	.I2(divisor[15]),
	.I3(divisor[2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n153_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n153_s0 .INIT=16'h1FE0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n154_s0  (
	.I0(divisor[15]),
	.I1(divisor[0]),
	.I2(divisor[1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n154_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n154_s0 .INIT=8'h78;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n73_s1  (
	.I0(dividend[30]),
	.I1(dividend[31]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n74_5 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n74_6 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n73_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n73_s1 .INIT=16'h4000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n140_s1  (
	.I0(divisor[14]),
	.I1(divisor[13]),
	.I2(divisor[15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n142_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n140_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n140_s1 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_22 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s2 .INIT=16'h010E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3558_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3558_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3558_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3558_s2 .INIT=16'h010E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3559_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3559_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3559_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3559_s2 .INIT=16'h010E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3560_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3560_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3560_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3560_s2 .INIT=16'h010E;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3561_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [27]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3561_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3561_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3561_s2 .INIT=8'h14;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3562_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3562_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3562_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3562_s2 .INIT=16'h0D02;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3563_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [25]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3563_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3563_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3563_s2 .INIT=8'h14;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3564_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3564_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3564_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3564_s2 .INIT=4'h4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3565_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3565_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3565_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3565_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3566_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3566_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3566_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3566_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3567_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3567_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [21]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3567_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3567_s2 .INIT=16'h0D02;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3568_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [20]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3568_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3568_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3568_s2 .INIT=8'h14;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3569_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3569_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3569_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3569_s2 .INIT=4'h4;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3570_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3570_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3570_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3570_s2 .INIT=4'h4;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3571_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [17]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3571_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3571_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3571_s2 .INIT=8'h14;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3572_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3572_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3572_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3572_s2 .INIT=4'h4;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3573_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [15]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3573_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3573_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3573_s2 .INIT=8'h14;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3574_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3574_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3574_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3574_s2 .INIT=4'h4;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3575_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [13]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3560_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3575_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3575_s2 .INIT=8'h14;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3576_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3576_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3576_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3576_s2 .INIT=4'h4;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3577_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3577_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3577_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3577_s2 .INIT=8'h14;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3578_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3578_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3578_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3578_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3578_s2 .INIT=16'h040B;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3579_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [9]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3578_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3579_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3579_s2 .INIT=8'h41;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3580_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [8]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3580_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3580_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3580_s2 .INIT=8'h14;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3581_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3581_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3581_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3581_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3581_s2 .INIT=16'h010E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3582_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3581_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3582_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3582_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3582_s2 .INIT=16'h010E;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3583_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3581_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3583_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3583_s2 .INIT=8'h14;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3584_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3584_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3584_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3584_s2 .INIT=16'h0D02;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3585_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [3]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3585_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3585_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3585_s2 .INIT=8'h14;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3586_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3586_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3586_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3586_s2 .INIT=16'h0D02;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3587_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3587_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3587_s2 .INIT=16'h0708;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3588_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3588_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3588_s2 .INIT=4'h4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3703_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3703_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3703_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3703_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3704_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3704_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3704_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3704_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3704_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3704_s2 .INIT=16'h010E;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3705_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3705_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3705_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3705_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3705_s2 .INIT=16'h0B04;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3706_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3706_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3706_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3706_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3706_s2 .INIT=8'h14;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3707_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3707_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3707_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3707_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3707_s2 .INIT=8'h14;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3708_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3708_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3708_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3708_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3708_s2 .INIT=8'h14;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3709_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3709_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3709_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3709_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3709_s2 .INIT=8'h14;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3710_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3710_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3704_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3710_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3710_s2 .INIT=8'h14;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3711_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3711_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3711_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3711_s2 .INIT=4'h1;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3712_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3712_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3712_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3712_s2 .INIT=4'h1;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3713_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3713_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3713_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3713_s2 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3714_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3714_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3714_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3714_s2 .INIT=16'h0B04;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3715_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3715_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3715_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3715_s2 .INIT=4'h4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3716_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3716_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3716_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3716_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3716_s2 .INIT=16'h0B04;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3717_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3717_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3717_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3717_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3717_s2 .INIT=16'h0708;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n74_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_5 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n74_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s1 .INIT=8'h80;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n74_s2  (
	.I0(dividend[29]),
	.I1(dividend[28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s2 .INIT=4'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n77_s1  (
	.I0(dividend[26]),
	.I1(dividend[25]),
	.I2(dividend[24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n77_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n77_s1 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n77_s2  (
	.I0(dividend[23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_5 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n77_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n77_s2 .INIT=16'hBF00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n78_s1  (
	.I0(dividend[24]),
	.I1(dividend[25]),
	.I2(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n78_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n78_s1 .INIT=8'hE0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n81_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s1 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n81_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s2 .INIT=8'h80;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n82_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n82_5 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_10 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n82_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n82_s1 .INIT=16'h7F00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n84_s2  (
	.I0(dividend[18]),
	.I1(dividend[19]),
	.I2(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n84_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n84_s2 .INIT=8'hE0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n87_s1  (
	.I0(dividend[15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n89_4 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n87_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n87_s1 .INIT=16'hBF00;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n89_s1  (
	.I0(dividend[14]),
	.I1(dividend[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n89_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n89_s1 .INIT=4'h1;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n94_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n94_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n94_s1 .INIT=4'h8;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n94_s2  (
	.I0(dividend[9]),
	.I1(dividend[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n94_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n94_s2 .INIT=4'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n97_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I1(dividend[4]),
	.I2(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n97_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n97_s1 .INIT=8'hD0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n97_s2  (
	.I0(dividend[5]),
	.I1(dividend[6]),
	.I2(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n97_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n97_s2 .INIT=8'hE0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n100_s1  (
	.I0(dividend[3]),
	.I1(dividend[2]),
	.I2(dividend[1]),
	.I3(dividend[0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n100_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n100_s1 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n101_s1  (
	.I0(dividend[2]),
	.I1(dividend[1]),
	.I2(dividend[0]),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n101_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n101_s1 .INIT=16'hFE00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n141_s1  (
	.I0(divisor[7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n148_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n148_5 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n141_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n141_s1 .INIT=8'h40;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n141_s2  (
	.I0(divisor[13]),
	.I1(divisor[12]),
	.I2(divisor[11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n141_6 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n141_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n141_s2 .INIT=16'h0100;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n142_s1  (
	.I0(divisor[12]),
	.I1(divisor[11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n141_6 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n142_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n142_s1 .INIT=16'h1000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n145_s1  (
	.I0(divisor[9]),
	.I1(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n145_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n145_s1 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n148_s1  (
	.I0(divisor[3]),
	.I1(divisor[2]),
	.I2(divisor[1]),
	.I3(divisor[0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n148_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n148_s1 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n148_s2  (
	.I0(divisor[6]),
	.I1(divisor[5]),
	.I2(divisor[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n148_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n148_s2 .INIT=8'h01;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n149_s1  (
	.I0(divisor[5]),
	.I1(divisor[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n149_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n149_s1 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n152_s1  (
	.I0(divisor[2]),
	.I1(divisor[1]),
	.I2(divisor[0]),
	.I3(divisor[15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n152_4 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n152_s1 .INIT=16'hFE00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_11 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_12 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s3 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_16 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_17 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3557_18 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s5 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3558_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [28]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [29]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3558_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3558_s3 .INIT=16'hEF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3561_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3561_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3561_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3561_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3561_s3 .INIT=16'h7F00;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3562_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3562_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3562_s3 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3562_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [25]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [24]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3561_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3562_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3562_s4 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3563_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [24]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3561_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3563_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3563_s3 .INIT=16'hBF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3564_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3561_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3564_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3564_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3566_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3566_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3566_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3566_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3566_s3 .INIT=16'h4000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3568_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3566_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3568_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3568_s3 .INIT=16'hBF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3569_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3566_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3569_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3569_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3570_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3570_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3570_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3571_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3571_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3571_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3571_s3 .INIT=16'hBF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3572_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3571_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3572_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3572_s3 .INIT=16'h8F70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3573_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [14]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3573_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3573_s3 .INIT=16'hEF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3574_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3574_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3574_s3 .INIT=16'h4FB0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3576_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3577_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3576_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3576_s3 .INIT=16'h1FE0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3577_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3577_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3584_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3577_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3577_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3577_s3 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3584_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [2]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3584_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3584_s3 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3585_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3562_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3585_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3585_s3 .INIT=16'hFE00;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3586_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3586_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3586_s3 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3703_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3703_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3703_11 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3703_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3703_s3 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3703_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3407_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3703_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3703_s4 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3704_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3703_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3704_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3704_s3 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3704_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_10 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3704_12 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3705_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3704_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3704_s4 .INIT=16'hF700;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3704_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3408_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3704_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3704_s5 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3705_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3703_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3704_12 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3705_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3705_s3 .INIT=16'h8000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3705_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3409_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3705_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3705_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3706_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3410_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3706_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3706_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3706_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3706_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3706_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3706_s4 .INIT=16'h7F00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3707_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3411_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3707_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3707_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3707_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3703_10 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3707_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3707_s4 .INIT=16'h7F00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3708_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3412_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3708_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3708_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3708_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3708_11 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3708_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3708_s4 .INIT=16'h7F00;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3709_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3413_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3709_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3709_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3709_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3703_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3710_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3709_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3709_s4 .INIT=16'hF700;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3710_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3414_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3710_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3710_s3 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3711_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3711_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3711_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3711_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3711_s3 .INIT=16'h708F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3712_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3712_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3712_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3712_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3712_s3 .INIT=16'h708F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3713_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3714_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3713_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3713_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3713_s3 .INIT=16'hB04F;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3714_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3717_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3717_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3716_8 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3714_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3714_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3714_s3 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3714_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3418_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3714_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3714_s4 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3715_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3716_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3716_10 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3714_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3715_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3715_s3 .INIT=16'h4FB0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3716_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3420_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3716_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3716_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3717_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3422_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3717_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3717_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3717_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3421_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3717_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3717_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n74_s3  (
	.I0(dividend[27]),
	.I1(dividend[23]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n77_4 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n74_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n74_s3 .INIT=8'h10;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s3  (
	.I0(dividend[7]),
	.I1(dividend[6]),
	.I2(dividend[5]),
	.I3(dividend[4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s3 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n81_s4  (
	.I0(dividend[10]),
	.I1(dividend[9]),
	.I2(dividend[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s4 .INIT=8'h01;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n81_s5  (
	.I0(dividend[12]),
	.I1(dividend[11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s5 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n81_s6  (
	.I0(dividend[16]),
	.I1(dividend[15]),
	.I2(dividend[14]),
	.I3(dividend[13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s6 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n81_s7  (
	.I0(dividend[20]),
	.I1(dividend[19]),
	.I2(dividend[18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s7 .INIT=8'h01;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n81_s8  (
	.I0(dividend[22]),
	.I1(dividend[21]),
	.I2(dividend[17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n81_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n81_s8 .INIT=8'h01;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n82_s2  (
	.I0(dividend[17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n82_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n82_s2 .INIT=4'h4;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n141_s3  (
	.I0(divisor[10]),
	.I1(divisor[9]),
	.I2(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n141_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n141_s3 .INIT=8'h01;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3557_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [27]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [23]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3561_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s6 .INIT=8'h10;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3557_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3571_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s7 .INIT=8'h10;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3557_s8  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_19 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s8 .INIT=4'h4;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3557_s9  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [30]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [29]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s9 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s10  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3577_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3584_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3577_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3557_20 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s10 .INIT=16'h8000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s11  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s11 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s12  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_16 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s12 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s13  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_17 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s13 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s14  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_18 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s14 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3561_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [26]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [25]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3561_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3561_s4 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3561_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [22]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3571_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_19 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3561_10 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3561_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3561_s5 .INIT=16'h4000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3566_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3566_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3566_s4 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3566_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [18]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [17]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3571_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3566_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3566_s5 .INIT=16'h0100;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3571_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [14]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3571_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3571_s4 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3577_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [6]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3577_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3577_s4 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3577_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [9]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3577_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3577_s5 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3703_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3713_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3712_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3711_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3703_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3703_s5 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3703_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3709_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3710_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3708_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3703_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3703_s6 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3703_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3706_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3707_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3704_9 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3705_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3703_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3703_s7 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3706_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3709_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3710_7 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3708_7 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3707_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3706_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3706_s5 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3711_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3713_8 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3714_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3712_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3711_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3711_s4 .INIT=8'h01;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3711_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3415_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3711_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3711_s5 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3712_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3416_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3712_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3712_s5 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3713_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3417_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3713_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3713_s4 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3714_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3419_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3714_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3714_s5 .INIT=8'hCA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s15  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [21]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [20]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_19 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s15 .INIT=16'h0001;
LUT2 \integer_division_inst/integer_division_has_rem_inst/n3557_s16  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_20 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s16 .INIT=4'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3561_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [23]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [17]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3561_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3561_s6 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3565_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [22]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_19 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3565_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3565_s4 .INIT=16'h2000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3567_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [20]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3566_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3567_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3567_s4 .INIT=16'h1000;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n84_s3  (
	.I0(dividend[17]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_9 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_4 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n84_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n84_s3 .INIT=16'hBF00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n143_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n141_4 ),
	.I1(divisor[10]),
	.I2(divisor[9]),
	.I3(divisor[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n143_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n143_s2 .INIT=16'h0002;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3704_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3410_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3707_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3704_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3704_s7 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3716_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3421_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3717_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3716_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3716_s5 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n99_s1  (
	.I0(dividend[5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I2(dividend[4]),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n99_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n99_s1 .INIT=16'h59AA;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3708_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3413_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3710_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3708_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3708_s6 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3712_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3417_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3714_8 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3712_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3712_s6 .INIT=16'h0035;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3718_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_9 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3422_2 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3718_8 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3718_s3 .INIT=16'h5044;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n92_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n81_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.I3(dividend[31]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n92_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n92_s2 .INIT=16'h7F00;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n96_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n100_4 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n81_6 ),
	.I2(dividend[31]),
	.I3(dividend[8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n96_5 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n96_s1 .INIT=16'h8F70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3582_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3582_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3582_s4 .INIT=8'h60;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3581_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3584_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [4]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3581_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3581_s5 .INIT=16'h0DD0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3581_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [6]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3581_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3581_s6 .INIT=16'h0EE0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3580_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3584_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3577_8 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3580_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3580_s4 .INIT=16'h0770;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3578_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n3580_9 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3578_10 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3578_s5 .INIT=16'h009F;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3578_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3578_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3578_s6 .INIT=8'h60;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n3560_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3560_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3560_s4 .INIT=8'h06;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3559_s4  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [28]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3559_9 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3559_s4 .INIT=16'h0DD0;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n3557_s17  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n3557_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n3557_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n3557_22 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3557_s17 .INIT=16'h0770;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n74_4 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n75_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n76_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n77_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n78_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n79_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n80_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n81_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n82_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n83_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n84_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n85_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n86_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n87_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n88_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n89_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n90_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n91_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n92_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n93_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n94_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n95_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n96_5 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n97_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n98_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n99_5 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n100_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n101_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n102_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n103_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0  (
	.D(dividend[0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n140_5 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n141_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n142_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n143_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n144_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n145_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n146_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n147_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n148_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n149_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n150_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n151_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n152_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n153_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n154_3 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0  (
	.D(divisor[0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/sign0_1_s0  (
	.D(dividend[31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign0 [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/sign0_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/sign0_0_s0  (
	.D(divisor[15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign0 [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/sign0_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3557_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3558_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3559_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3560_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3561_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3562_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3563_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3564_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3565_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3566_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3567_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3568_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3569_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3570_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3571_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3572_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3573_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3574_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3575_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3576_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3577_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3578_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3579_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3580_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3581_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3582_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3583_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3584_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3585_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3586_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3587_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3588_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(quotient[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3703_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3704_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3705_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3706_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3707_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3708_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3709_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3710_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3711_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3712_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3713_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3714_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3715_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3716_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3717_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n3718_8 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(remainder[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n73_5 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3422_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3422_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3422_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3422_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3421_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3422_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3421_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3421_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3421_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3420_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3421_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3420_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3420_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3420_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3419_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3420_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3419_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3419_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3419_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3418_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3419_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3418_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3418_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3418_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3417_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3418_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3417_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3417_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3417_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3416_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3417_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3416_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3416_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3416_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3415_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3416_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3415_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3415_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3415_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3414_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3415_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3414_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3414_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3414_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3413_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3414_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3413_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3413_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3413_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3412_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3413_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3412_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3412_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3412_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3411_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3412_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3411_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3411_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3411_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3410_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3411_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3410_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3410_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3410_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3409_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3410_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3409_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3409_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3409_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3408_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3409_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3408_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3408_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3408_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n3407_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n3408_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n3407_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n3407_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n3407_s .ALU_MODE=0;
INV \integer_division_inst/integer_division_has_rem_inst/n6_s2  (
	.I(rstn),
	.O(\integer_division_inst/integer_division_has_rem_inst/n6_6 )
);
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_18 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s5 .INIT=16'h1000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_s6 .INIT=4'h6;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_s5 .INIT=16'h01FE;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_s5 .INIT=16'h10EF;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_s5 .INIT=16'h10EF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s5 .INIT=16'h807F;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_s5 .INIT=16'h10EF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_s5 .INIT=16'h40BF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_18 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s6 .INIT=16'h40BF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_13 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s7 .INIT=16'h4000;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_s6 .INIT=4'h4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_13 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_s6 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s6 .INIT=8'h01;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_s7 .INIT=8'h01;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_s6 .INIT=4'h1;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_18 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_s6 .INIT=16'hEFFF;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s9  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_18 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_s9 .INIT=8'h01;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_13 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_s7 .INIT=16'h0002;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_s6 .INIT=16'h45BA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [31]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_s7 .INIT=8'h9A;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n86_13 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_14 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n89_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n90_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n91_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n92_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n93_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n94_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n95_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n96_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n97_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n98_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n99_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n100_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n101_14 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n102_15 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n103_13 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign0 [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign0 [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/n88_12 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_divisor [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_32_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_32_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_31_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_31_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_30_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_30_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_29_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_29_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_28_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_28_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_27_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_27_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_26_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_26_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_25_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_25_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_21_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_21_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_20_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_20_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_19_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_19_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_18_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_18_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_17_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_17_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_16_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_16_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_15_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_15_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_14_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_14_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_13_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_13_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_12_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_12_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_11_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_11_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_10_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_10_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_9_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_9_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_8_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_8_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_7_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_7_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_6_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_6_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_5_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_5_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_4_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_4_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_3_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_3_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_2_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_2_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_1_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_1_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_0_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_3 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_0_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_s2 .INIT=8'h53;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[0] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n140_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n37_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n36_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n35_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n34_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n33_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n32_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n31_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n30_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n103_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n102_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n101_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n100_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n99_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n98_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n97_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n96_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n95_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n94_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n93_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n92_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n91_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n90_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[0] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n89_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [15]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n88_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n87_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n86_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n85_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_4 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[0] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n84_4 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n71_s .ALU_MODE=1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign[1]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[1]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign[1]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[1] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[1]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[1] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign[2]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[2]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_latency_inst/sign[2]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[2] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[2]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[2] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign[3]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[3]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_latency_inst/sign[3]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[3] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[3]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[3] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign[4]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[4]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign[4]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[4] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[4]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[4] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign[5]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[5]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_latency_inst/sign[5]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[5] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[5]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[5] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign[6]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[6]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_latency_inst/sign[6]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[6] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[6]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[6] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign[7]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[7]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_latency_inst/sign[7]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[7] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[7] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[7]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign[8]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[8]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[8].non_restoring_division_latency_inst/sign[8]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[8] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[8] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[8]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[8] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[8] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_6 [8]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign[9]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[9]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[9].non_restoring_division_latency_inst/sign[9]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[9] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[9] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[9]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[9] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[9] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_7 [9]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign[10]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[10]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[10].non_restoring_division_latency_inst/sign[10]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[10] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[10] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[10]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[10] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[10] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_8 [10]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign[11]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[11]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[11].non_restoring_division_latency_inst/sign[11]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[11] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[11] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[11]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[11] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[11] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_9 [11]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[12]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[12] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[12] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[12]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[12] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[12] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_10 [12]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign[13]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[13]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[13].non_restoring_division_latency_inst/sign[13]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[13] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[13] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[13]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[13] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[13] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_11 [13]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign[14]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[14]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[14].non_restoring_division_latency_inst/sign[14]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[14] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[14] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[14]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[14] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[14] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_12 [14]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign[15]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[15]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[15].non_restoring_division_latency_inst/sign[15]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[15] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[15] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[15]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[15] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[15] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_13 [15]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign[16]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[16]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[16].non_restoring_division_latency_inst/sign[16]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[16] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[16] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[16]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[16] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[16] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_14 [16]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign[17]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[17]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[17].non_restoring_division_latency_inst/sign[17]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[17] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[17] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[17]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[17] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[17] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_15 [17]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign[18]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[18]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[18].non_restoring_division_latency_inst/sign[18]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[18] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[18] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[18]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[18] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[18] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_16 [18]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign[19]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[19]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[19].non_restoring_division_latency_inst/sign[19]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[19] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[19] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[19]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[19] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[19] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_17 [19]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign[20]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[20]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[20].non_restoring_division_latency_inst/sign[20]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[20] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[20] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[20]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[20] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[20] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_18 [20]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign[21]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[21]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[21].non_restoring_division_latency_inst/sign[21]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[21] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[21] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[21]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[21] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[21] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_19 [21]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign[22]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[22]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/sign[22]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[22] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[22] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[22]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[22] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[22] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_20 [22]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign[23]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[23]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/sign[23]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[23] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[23] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[23]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[23] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[23] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_21 [23]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign[24]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[24]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[24].non_restoring_division_latency_inst/sign[24]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[24] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[24] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[24]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[24] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[24] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_22 [24]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign[25]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[25]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[25].non_restoring_division_latency_inst/sign[25]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[25] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[25] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[25]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[25] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[25] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_23 [25]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign[26]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[26]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[26].non_restoring_division_latency_inst/sign[26]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[26] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[26] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[26]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[26] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[26] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_24 [26]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign[27]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[27]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[27].non_restoring_division_latency_inst/sign[27]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[27] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[27] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[27]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[27] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[27] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_25 [27]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign[28]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[28]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[28].non_restoring_division_latency_inst/sign[28]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[28] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[28] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[28]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[28] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[28] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_26 [28]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign[29]_1_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[29]_1_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[29].non_restoring_division_latency_inst/sign[29]_1_s1 .INIT=2'h1;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[30] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[29] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[30] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [31]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/reg_sub_add_o_31_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[29] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[29]_1_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[0]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[1]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[2]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[3]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[4]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[5]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[6]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [8]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[7]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [9]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[8]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [10]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[9]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [11]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[10]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [12]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[11]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [13]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[12]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [14]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[13]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[29] [15]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[14]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [15]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[15]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [16]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[16]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [17]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[17]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [18]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[18]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [19]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[19]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [20]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[20]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [21]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[21]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [22]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[22]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [23]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[23]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [24]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[24]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [25]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[25]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [26]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[26]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [27]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[27]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [28]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[28]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [29]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[29]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [30]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[30]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[29] [31]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_27 [29]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[31]_1_1 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add[32]_1_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/sub_add [32]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[30].non_restoring_division_latency_inst/n140_s2 .INIT=2'h1;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_32_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [32])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_32_s0 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_15_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_15_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_14_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_14_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_13_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_13_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_12_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_12_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_11_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_11_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_10_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_10_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_9_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_9_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_8_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_8_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_7_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_7_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_6_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_6_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_5_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_5_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_4_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_4_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_3_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_3_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_2_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_2_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_1_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_1_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_0_s0  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_2 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add_0_s0 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n140_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_2 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_28 [30]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n140_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n140_s2 .INIT=8'h53;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_sub_add_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign_o_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sub_add [32]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign_29 [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign_o_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign1_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[30] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign1_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign1_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/sign1[30] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/sign1[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/sign1_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_31_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [30]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [31])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_31_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_30_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [29]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [30])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_30_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_29_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [28]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [29])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_29_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_28_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [27]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [28])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_28_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_27_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [26]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [27])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_27_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_26_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [25]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [26])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_26_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_25_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [24]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [25])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_25_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_24_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [23]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [24])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_24_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_23_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [22]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [23])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_23_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_22_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [21]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [22])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_22_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_21_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [20]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [21])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_21_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_20_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [19]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [20])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_20_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_19_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [18]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [19])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_19_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_18_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [17]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [18])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_18_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_17_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [16]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [17])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_17_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_16_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [16])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_16_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n140_7 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_15_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [15]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [15])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_15_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_14_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [14]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [14])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_14_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_13_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [13]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [13])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_13_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_12_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [12]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [12])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_12_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_11_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [11]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [11])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_11_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_10_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [10]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [10])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_10_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_9_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [9]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [9])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_9_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_8_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [8]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [8])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_8_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_6 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[31] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n37_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n36_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n35_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n34_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n33_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n32_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n31_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n30_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n29_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n28_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n27_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n26_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n25_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n24_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n23_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n21_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n22_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n21_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n21_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n21_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n20_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n21_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n20_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n20_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n20_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n19_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n20_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n19_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n19_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n19_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n18_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n19_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n18_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n18_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n18_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n17_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n18_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n17_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n17_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n17_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n16_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n17_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n16_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n16_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n16_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n15_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n16_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n15_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n15_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n15_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n14_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n15_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n14_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n14_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n14_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n13_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n14_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n13_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n13_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n13_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n12_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n13_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n12_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n12_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n12_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n11_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n12_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n11_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n11_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n11_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n10_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n11_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n10_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n10_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n10_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n9_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n10_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n9_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n9_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n9_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n8_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n9_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n8_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n8_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n8_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n7_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n8_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n7_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n7_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n7_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n6_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n7_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n6_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n6_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n6_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_s  (
	.I0(GND),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n6_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n5_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[30] [31]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n103_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n102_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n101_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n100_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n99_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n98_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n97_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [8]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n96_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [8]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [9]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n95_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [9]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [10]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n94_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [10]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [11]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n93_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [11]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [12]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n92_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [12]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [13]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n91_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [13]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [14]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n90_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [14]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[30] [15]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n89_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n87_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [15]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n88_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n87_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n87_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n87_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n86_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [16]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n87_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n86_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n86_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n86_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n85_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [17]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n86_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n85_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n85_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n85_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n84_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [18]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n85_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n84_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n84_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n84_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n83_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [19]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n84_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n83_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n83_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n83_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n82_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [20]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n83_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n82_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n82_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n82_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n81_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [21]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n82_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n81_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n81_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n81_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n80_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [22]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n81_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n80_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n80_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n80_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n79_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [23]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n80_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n79_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n79_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n79_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n78_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [24]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n79_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n78_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n78_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n78_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n77_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [25]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n78_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n77_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n77_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n77_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n76_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [26]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n77_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n76_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n76_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n76_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n75_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [27]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n76_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n75_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n75_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n75_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n74_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [28]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n75_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n74_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n74_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n74_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n73_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [29]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n74_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n73_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n73_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n73_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n72_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [30]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n73_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n72_3 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n72_0_SUM )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n72_s .ALU_MODE=1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[30] [31]),
	.I1(GND),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n72_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_2 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/n71_s .ALU_MODE=1;
endmodule
