xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
wysw_box.v,verilog,xil_defaultlib,../../../../klt_pyramid.srcs/sources_1/ip/bbox21_0/sim/wysw_box.v,
bbox21_0.v,verilog,xil_defaultlib,../../../../klt_pyramid.srcs/sources_1/ip/bbox21_0/sim/bbox21_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
