Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 24 18:50:19 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.178        0.000                      0                   63        0.131        0.000                      0                   63        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.178        0.000                      0                   63        0.131        0.000                      0                   63        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_TimingGen/ADC_SampleClock_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.690ns (20.752%)  route 2.635ns (79.248%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  reset_reg/Q
                         net (fo=1, routed)           0.726     6.372    reset_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.643 r  reset_OBUF_BUFG_inst/O
                         net (fo=8, routed)           1.909     8.553    u_TimingGen/SR[0]
    SLICE_X89Y111        FDRE                                         r  u_TimingGen/ADC_SampleClock_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.015    u_TimingGen/clk_IBUF_BUFG
    SLICE_X89Y111        FDRE                                         r  u_TimingGen/ADC_SampleClock_reg/C
                         clock pessimism              0.180    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X89Y111        FDRE (Setup_fdre_C_R)       -0.429    14.731    u_TimingGen/ADC_SampleClock_reg
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_TimingGen/twoCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.690ns (20.752%)  route 2.635ns (79.248%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  reset_reg/Q
                         net (fo=1, routed)           0.726     6.372    reset_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.643 r  reset_OBUF_BUFG_inst/O
                         net (fo=8, routed)           1.909     8.553    u_TimingGen/SR[0]
    SLICE_X89Y111        FDRE                                         r  u_TimingGen/twoCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.593    15.015    u_TimingGen/clk_IBUF_BUFG
    SLICE_X89Y111        FDRE                                         r  u_TimingGen/twoCounter_reg[0]/C
                         clock pessimism              0.180    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X89Y111        FDRE (Setup_fdre_C_R)       -0.429    14.731    u_TimingGen/twoCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.897ns (36.454%)  route 1.564ns (63.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.310    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDSE (Prop_fdse_C_Q)         0.478     5.788 r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/Q
                         net (fo=12, routed)          0.719     6.506    u_SPI/SPI_InInstructionSixteenCounter_reg[2]
    SLICE_X3Y73          LUT3 (Prop_lut3_I2_O)        0.295     6.801 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_3/O
                         net (fo=1, routed)           0.655     7.457    u_SPI/SPI_InInstructionSixteenCounter[3]_i_3_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.770    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590    15.013    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y73          FDSE (Setup_fdse_C_CE)      -0.169    15.105    u_SPI/SPI_InInstructionSixteenCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.897ns (36.454%)  route 1.564ns (63.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.310    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDSE (Prop_fdse_C_Q)         0.478     5.788 r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/Q
                         net (fo=12, routed)          0.719     6.506    u_SPI/SPI_InInstructionSixteenCounter_reg[2]
    SLICE_X3Y73          LUT3 (Prop_lut3_I2_O)        0.295     6.801 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_3/O
                         net (fo=1, routed)           0.655     7.457    u_SPI/SPI_InInstructionSixteenCounter[3]_i_3_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.770    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590    15.013    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[1]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y73          FDSE (Setup_fdse_C_CE)      -0.169    15.105    u_SPI/SPI_InInstructionSixteenCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.897ns (36.454%)  route 1.564ns (63.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.310    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDSE (Prop_fdse_C_Q)         0.478     5.788 r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/Q
                         net (fo=12, routed)          0.719     6.506    u_SPI/SPI_InInstructionSixteenCounter_reg[2]
    SLICE_X3Y73          LUT3 (Prop_lut3_I2_O)        0.295     6.801 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_3/O
                         net (fo=1, routed)           0.655     7.457    u_SPI/SPI_InInstructionSixteenCounter[3]_i_3_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.770    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590    15.013    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y73          FDSE (Setup_fdse_C_CE)      -0.169    15.105    u_SPI/SPI_InInstructionSixteenCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InInstructionSixteenCounter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.897ns (36.454%)  route 1.564ns (63.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.310    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDSE (Prop_fdse_C_Q)         0.478     5.788 r  u_SPI/SPI_InInstructionSixteenCounter_reg[2]/Q
                         net (fo=12, routed)          0.719     6.506    u_SPI/SPI_InInstructionSixteenCounter_reg[2]
    SLICE_X3Y73          LUT3 (Prop_lut3_I2_O)        0.295     6.801 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_3/O
                         net (fo=1, routed)           0.655     7.457    u_SPI/SPI_InInstructionSixteenCounter[3]_i_3_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.581 r  u_SPI/SPI_InInstructionSixteenCounter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.770    u_SPI/SPI_InInstructionSixteenCounter
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.590    15.013    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[3]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y73          FDSE (Setup_fdse_C_CE)      -0.169    15.105    u_SPI/SPI_InInstructionSixteenCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.842ns (34.881%)  route 1.572ns (65.119%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.310    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=11, routed)          0.720     6.448    u_SPI/Reg_RdEn
    SLICE_X2Y73          LUT5 (Prop_lut5_I3_O)        0.299     6.747 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.852     7.600    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  u_SPI/SPI_InBits[8]_i_1/O
                         net (fo=1, routed)           0.000     7.724    u_SPI/SPI_InBits[8]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.588    15.011    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)        0.031    15.281    u_SPI/SPI_InBits_reg[8]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.842ns (35.041%)  route 1.561ns (64.959%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.310    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=11, routed)          0.720     6.448    u_SPI/Reg_RdEn
    SLICE_X2Y73          LUT5 (Prop_lut5_I3_O)        0.299     6.747 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.841     7.589    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  u_SPI/SPI_InBits[15]_i_1/O
                         net (fo=1, routed)           0.000     7.713    u_SPI/SPI_InBits[15]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.588    15.011    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)        0.029    15.279    u_SPI/SPI_InBits_reg[15]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 u_SPI/sck_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/MISO_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.580ns (29.666%)  route 1.375ns (70.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.705     5.308    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  u_SPI/sck_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  u_SPI/sck_p1_reg/Q
                         net (fo=6, routed)           0.855     6.619    u_SPI/sck_p1
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     6.743 r  u_SPI/MISO_i_1/O
                         net (fo=1, routed)           0.520     7.263    u_SPI/MISO_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  u_SPI/MISO_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.591    15.014    u_SPI/clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  u_SPI/MISO_reg/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y72          FDRE (Setup_fdre_C_CE)      -0.205    15.048    u_SPI/MISO_reg
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 u_SPI/Reg_RdEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_InBits_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.842ns (38.292%)  route 1.357ns (61.708%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.707     5.310    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u_SPI/Reg_RdEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  u_SPI/Reg_RdEn_reg/Q
                         net (fo=11, routed)          0.720     6.448    u_SPI/Reg_RdEn
    SLICE_X2Y73          LUT5 (Prop_lut5_I3_O)        0.299     6.747 r  u_SPI/new_instruction_strobe_i_2/O
                         net (fo=9, routed)           0.637     7.385    u_SPI/new_instruction_strobe_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.509 r  u_SPI/SPI_InBits[13]_i_1/O
                         net (fo=1, routed)           0.000     7.509    u_SPI/SPI_InBits[13]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.588    15.011    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.077    15.327    u_SPI/SPI_InBits_reg[13]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  7.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reset_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  reset_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  reset_p1_reg/Q
                         net (fo=1, routed)           0.065     1.690    reset_p1
    SLICE_X52Y96         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  reset_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.075     1.558    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.812%)  route 0.142ns (50.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.510    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_SPI/SPI_InBits_reg[15]/Q
                         net (fo=3, routed)           0.142     1.793    u_SPI/SPI_InBits_reg_n_0_[15]
    SLICE_X4Y73          FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.024    u_SPI/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.070     1.614    u_SPI/SPI_Cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Params_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.511    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  u_SPI/SPI_InBits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_SPI/SPI_InBits_reg[9]/Q
                         net (fo=3, routed)           0.123     1.775    u_SPI/SPI_InBits_reg_n_0_[9]
    SLICE_X0Y72          FDRE                                         r  u_SPI/SPI_Params_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     2.029    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  u_SPI/SPI_Params_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.066     1.592    u_SPI/SPI_Params_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.511    u_SPI/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u_SPI/SPI_InBits_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_SPI/SPI_InBits_reg[14]/Q
                         net (fo=3, routed)           0.137     1.790    u_SPI/SPI_InBits_reg_n_0_[14]
    SLICE_X0Y71          FDRE                                         r  u_SPI/SPI_Cmd_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  u_SPI/SPI_Cmd_reg[1]_lopt_replica/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.066     1.593    u_SPI/SPI_Cmd_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_SPI/SPI_OutEightCount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_OutEightCount_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.511    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y73          FDSE                                         r  u_SPI/SPI_OutEightCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.141     1.652 r  u_SPI/SPI_OutEightCount_reg[2]/Q
                         net (fo=5, routed)           0.119     1.772    u_SPI/SPI_OutEightCount_reg[2]_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  u_SPI/SPI_OutEightCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    u_SPI/SPI_OutEightCount[0]_i_1_n_0
    SLICE_X1Y73          FDSE                                         r  u_SPI/SPI_OutEightCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.027    u_SPI/clk_IBUF_BUFG
    SLICE_X1Y73          FDSE                                         r  u_SPI/SPI_OutEightCount_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y73          FDSE (Hold_fdse_C_D)         0.092     1.616    u_SPI/SPI_OutEightCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Params_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.525%)  route 0.133ns (48.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.510    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_SPI/SPI_InBits_reg[8]/Q
                         net (fo=3, routed)           0.133     1.784    u_SPI/SPI_InBits_reg_n_0_[8]
    SLICE_X3Y72          FDRE                                         r  u_SPI/SPI_Params_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     2.029    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  u_SPI/SPI_Params_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.047     1.573    u_SPI/SPI_Params_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InInstructionSixteenCounter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/new_instruction_strobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.370%)  route 0.111ns (34.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.511    u_SPI/clk_IBUF_BUFG
    SLICE_X2Y73          FDSE                                         r  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDSE (Prop_fdse_C_Q)         0.164     1.675 f  u_SPI/SPI_InInstructionSixteenCounter_reg[0]/Q
                         net (fo=14, routed)          0.111     1.786    u_SPI/SPI_InInstructionSixteenCounter_reg[0]
    SLICE_X3Y73          LUT4 (Prop_lut4_I2_O)        0.045     1.831 r  u_SPI/new_instruction_strobe_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_SPI/new_instruction_strobe6_out
    SLICE_X3Y73          FDRE                                         r  u_SPI/new_instruction_strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.027    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u_SPI/new_instruction_strobe_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.092     1.616    u_SPI/new_instruction_strobe_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_SPI/SPI_OutEightCount_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.768%)  route 0.148ns (44.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.511    u_SPI/clk_IBUF_BUFG
    SLICE_X1Y73          FDSE                                         r  u_SPI/SPI_OutEightCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDSE (Prop_fdse_C_Q)         0.141     1.652 f  u_SPI/SPI_OutEightCount_reg[0]/Q
                         net (fo=5, routed)           0.148     1.800    u_REGS/MISO_reg_1
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  u_REGS/MISO_i_2/O
                         net (fo=1, routed)           0.000     1.845    u_SPI/MISO_reg_0
    SLICE_X1Y72          FDRE                                         r  u_SPI/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     2.029    u_SPI/clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  u_SPI/MISO_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.091     1.617    u_SPI/MISO_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_SPI/SPI_InBits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/SPI_Cmd_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.617%)  route 0.182ns (56.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.510    u_SPI/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u_SPI/SPI_InBits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_SPI/SPI_InBits_reg[15]/Q
                         net (fo=3, routed)           0.182     1.834    u_SPI/SPI_InBits_reg_n_0_[15]
    SLICE_X0Y72          FDRE                                         r  u_SPI/SPI_Cmd_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     2.029    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  u_SPI/SPI_Cmd_reg[2]_lopt_replica/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.070     1.596    u_SPI/SPI_Cmd_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_SPI/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/sck_p1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.031%)  route 0.203ns (58.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.510    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  u_SPI/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_SPI/sck_reg/Q
                         net (fo=7, routed)           0.203     1.854    u_SPI/sck
    SLICE_X0Y74          FDRE                                         r  u_SPI/sck_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     2.026    u_SPI/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  u_SPI/sck_p1_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.070     1.616    u_SPI/sck_p1_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    reset_p1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     u_SPI/Buffer_RdEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y72     u_SPI/MISO_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     u_SPI/MOSI_raw_p1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     u_SPI/MOSI_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     u_SPI/Reg_RdEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     u_SPI/Reg_WrEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     u_SPI/SPI_Cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     u_SPI/SPI_Cmd_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    reset_p1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     u_SPI/Buffer_RdEn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     u_SPI/MISO_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     u_SPI/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     u_SPI/Reg_RdEn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     u_SPI/Reg_WrEn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     u_SPI/SPI_Cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     u_SPI/SPI_Cmd_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y111   u_TimingGen/ADC_SampleClock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y111   u_TimingGen/twoCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    reset_p1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    reset_p1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     u_SPI/Buffer_RdEn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     u_SPI/MISO_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     u_SPI/MOSI_raw_p1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     u_SPI/MOSI_raw_p1_reg/C



