Lecture 10
---

# Processor and Pipeline. Instruction-level parallelism.

## Lecture

Slides ([PDF](CA_Lecture_09.pdf), [PPTX](CA_Lecture_09.pptx)).

#### Outline

* Processor datapath
* Pipeline, pipeline stages (IF, ID, EX, MEM, WB)
* Hazards: structure hazard, data hazard, control hazard
* Forwarding, stalling, reordering, speculation  
* Multiple issue (static and dynamic)

## Workshop

__TODO__

## Homework

__TODO__

## References

__TODO__
