// Seed: 1436908198
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_6;
  assign id_5 = 1 == id_6;
  module_0(
      id_3, id_6
  );
  tri0 module_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wand id_5;
  id_6(
      .id_0(),
      .id_1(1),
      .id_2(1 > id_3),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_5),
      .id_6(1 - id_3),
      .id_7(id_2),
      .id_8(id_1),
      .id_9(id_1 == 1),
      .id_10(id_5),
      .id_11(1 == id_2)
  ); module_0(
      id_3, id_1
  );
  wire id_7;
  assign id_1 = id_5;
endmodule
