
UNITED_BLOCK_04_09_2020_Clear.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072bc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  080073c8  080073c8  000173c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800755c  0800755c  00020350  2**0
                  CONTENTS
  4 .ARM          00000000  0800755c  0800755c  00020350  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800755c  0800755c  00020350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800755c  0800755c  0001755c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007560  08007560  00017560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  08007564  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000039f0  20000350  080078b4  00020350  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003d40  080078b4  00023d40  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147ce  00000000  00000000  00020379  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000329c  00000000  00000000  00034b47  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ed0  00000000  00000000  00037de8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d48  00000000  00000000  00038cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001724c  00000000  00000000  00039a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ef11  00000000  00000000  00050c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00074184  00000000  00000000  0005fb5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d3ce1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cac  00000000  00000000  000d3d5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000350 	.word	0x20000350
 8000128:	00000000 	.word	0x00000000
 800012c:	080073b0 	.word	0x080073b0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000354 	.word	0x20000354
 8000148:	080073b0 	.word	0x080073b0

0800014c <Start_Symbol>:
	char mess[] = "Done!\n";
	CDC_Transmit_FS(&mess, strlen(mess));
}

void Start_Symbol()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	uint16_t mess = 0xFFFF;
 8000152:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000156:	80fb      	strh	r3, [r7, #6]
	while(CDC_Transmit_FS(&mess, sizeof(mess)) == USBD_BUSY);
 8000158:	bf00      	nop
 800015a:	1dbb      	adds	r3, r7, #6
 800015c:	2102      	movs	r1, #2
 800015e:	4618      	mov	r0, r3
 8000160:	f006 fc5e 	bl	8006a20 <CDC_Transmit_FS>
 8000164:	4603      	mov	r3, r0
 8000166:	2b01      	cmp	r3, #1
 8000168:	d0f7      	beq.n	800015a <Start_Symbol+0xe>
}
 800016a:	bf00      	nop
 800016c:	3708      	adds	r7, #8
 800016e:	46bd      	mov	sp, r7
 8000170:	bd80      	pop	{r7, pc}

08000172 <Stop_Symbol>:

void Stop_Symbol()
{
 8000172:	b580      	push	{r7, lr}
 8000174:	b082      	sub	sp, #8
 8000176:	af00      	add	r7, sp, #0
	uint16_t mess = 0xFFFE;
 8000178:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800017c:	80fb      	strh	r3, [r7, #6]
	while(CDC_Transmit_FS(&mess, sizeof(mess)) == USBD_BUSY);
 800017e:	bf00      	nop
 8000180:	1dbb      	adds	r3, r7, #6
 8000182:	2102      	movs	r1, #2
 8000184:	4618      	mov	r0, r3
 8000186:	f006 fc4b 	bl	8006a20 <CDC_Transmit_FS>
 800018a:	4603      	mov	r3, r0
 800018c:	2b01      	cmp	r3, #1
 800018e:	d0f7      	beq.n	8000180 <Stop_Symbol+0xe>
}
 8000190:	bf00      	nop
 8000192:	3708      	adds	r7, #8
 8000194:	46bd      	mov	sp, r7
 8000196:	bd80      	pop	{r7, pc}

08000198 <ADC_Trigger_Mod>:

void ADC_Trigger_Mod()
{
 8000198:	b580      	push	{r7, lr}
 800019a:	af00      	add	r7, sp, #0
	DMA_Triggered_Part_Flag = 1;
 800019c:	4b1b      	ldr	r3, [pc, #108]	; (800020c <ADC_Trigger_Mod+0x74>)
 800019e:	2201      	movs	r2, #1
 80001a0:	801a      	strh	r2, [r3, #0]
	//DMA_Triggered_I_Part_Cplt = 0;
		if((HAL_ADC_GetValue(&hadc1)>Trigger_Level)&&(DMA_Triggered_I_Part_Cplt == 1))
 80001a2:	481b      	ldr	r0, [pc, #108]	; (8000210 <ADC_Trigger_Mod+0x78>)
 80001a4:	f001 f8ef 	bl	8001386 <HAL_ADC_GetValue>
 80001a8:	4602      	mov	r2, r0
 80001aa:	4b1a      	ldr	r3, [pc, #104]	; (8000214 <ADC_Trigger_Mod+0x7c>)
 80001ac:	881b      	ldrh	r3, [r3, #0]
 80001ae:	429a      	cmp	r2, r3
 80001b0:	d92a      	bls.n	8000208 <ADC_Trigger_Mod+0x70>
 80001b2:	4b19      	ldr	r3, [pc, #100]	; (8000218 <ADC_Trigger_Mod+0x80>)
 80001b4:	881b      	ldrh	r3, [r3, #0]
 80001b6:	b29b      	uxth	r3, r3
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d125      	bne.n	8000208 <ADC_Trigger_Mod+0x70>
		{
			DMA_Triggered_Part_Flag = 2;
 80001bc:	4b13      	ldr	r3, [pc, #76]	; (800020c <ADC_Trigger_Mod+0x74>)
 80001be:	2202      	movs	r2, #2
 80001c0:	801a      	strh	r2, [r3, #0]
			while(DMA_Triggered_Part_Flag != 0){}
 80001c2:	bf00      	nop
 80001c4:	4b11      	ldr	r3, [pc, #68]	; (800020c <ADC_Trigger_Mod+0x74>)
 80001c6:	881b      	ldrh	r3, [r3, #0]
 80001c8:	b29b      	uxth	r3, r3
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d1fa      	bne.n	80001c4 <ADC_Trigger_Mod+0x2c>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 80001ce:	2201      	movs	r2, #1
 80001d0:	2104      	movs	r1, #4
 80001d2:	4812      	ldr	r0, [pc, #72]	; (800021c <ADC_Trigger_Mod+0x84>)
 80001d4:	f002 f802 	bl	80021dc <HAL_GPIO_WritePin>
			HAL_Delay(1);
 80001d8:	2001      	movs	r0, #1
 80001da:	f000 fe09 	bl	8000df0 <HAL_Delay>
			Start_Symbol();
 80001de:	f7ff ffb5 	bl	800014c <Start_Symbol>
			while(CDC_Transmit_FS((uint8_t*)&ADC_CDC_Transmit_Buf, sizeof(uint16_t)*ADC_DMA_Half_Len*3) == USBD_BUSY);
 80001e2:	bf00      	nop
 80001e4:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80001e8:	480d      	ldr	r0, [pc, #52]	; (8000220 <ADC_Trigger_Mod+0x88>)
 80001ea:	f006 fc19 	bl	8006a20 <CDC_Transmit_FS>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b01      	cmp	r3, #1
 80001f2:	d0f7      	beq.n	80001e4 <ADC_Trigger_Mod+0x4c>
			//DMA_Triggered_Part_Flag = 0;
			DMA_Triggered_I_Part_Cplt = 0;
 80001f4:	4b08      	ldr	r3, [pc, #32]	; (8000218 <ADC_Trigger_Mod+0x80>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	801a      	strh	r2, [r3, #0]
			Stop_Symbol();
 80001fa:	f7ff ffba 	bl	8000172 <Stop_Symbol>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80001fe:	2200      	movs	r2, #0
 8000200:	2104      	movs	r1, #4
 8000202:	4806      	ldr	r0, [pc, #24]	; (800021c <ADC_Trigger_Mod+0x84>)
 8000204:	f001 ffea 	bl	80021dc <HAL_GPIO_WritePin>
		}
}
 8000208:	bf00      	nop
 800020a:	bd80      	pop	{r7, pc}
 800020c:	20000370 	.word	0x20000370
 8000210:	20000db0 	.word	0x20000db0
 8000214:	20000000 	.word	0x20000000
 8000218:	20000372 	.word	0x20000372
 800021c:	40010800 	.word	0x40010800
 8000220:	20000e7c 	.word	0x20000e7c

08000224 <ADC_Stream_Mod>:

void ADC_Stream_Mod()
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	DMA_Stream_Part_Flag = 1;
 8000228:	4b0d      	ldr	r3, [pc, #52]	; (8000260 <ADC_Stream_Mod+0x3c>)
 800022a:	2201      	movs	r2, #1
 800022c:	801a      	strh	r2, [r3, #0]
	while(DMA_Stream_Part_Flag != 0){}
 800022e:	bf00      	nop
 8000230:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <ADC_Stream_Mod+0x3c>)
 8000232:	881b      	ldrh	r3, [r3, #0]
 8000234:	b29b      	uxth	r3, r3
 8000236:	2b00      	cmp	r3, #0
 8000238:	d1fa      	bne.n	8000230 <ADC_Stream_Mod+0xc>
	Start_Symbol();
 800023a:	f7ff ff87 	bl	800014c <Start_Symbol>
	while(CDC_Transmit_FS((uint8_t*)&ADC_CDC_Transmit_Buf, sizeof(uint16_t)*ADC_CDC_Transmit_Len) == USBD_BUSY);
 800023e:	bf00      	nop
 8000240:	f242 7110 	movw	r1, #10000	; 0x2710
 8000244:	4807      	ldr	r0, [pc, #28]	; (8000264 <ADC_Stream_Mod+0x40>)
 8000246:	f006 fbeb 	bl	8006a20 <CDC_Transmit_FS>
 800024a:	4603      	mov	r3, r0
 800024c:	2b01      	cmp	r3, #1
 800024e:	d0f7      	beq.n	8000240 <ADC_Stream_Mod+0x1c>
	Stop_Symbol();
 8000250:	f7ff ff8f 	bl	8000172 <Stop_Symbol>
	DMA_Stream_Part_Flag = 0;
 8000254:	4b02      	ldr	r3, [pc, #8]	; (8000260 <ADC_Stream_Mod+0x3c>)
 8000256:	2200      	movs	r2, #0
 8000258:	801a      	strh	r2, [r3, #0]
}
 800025a:	bf00      	nop
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	20000374 	.word	0x20000374
 8000264:	20000e7c 	.word	0x20000e7c

08000268 <ADC_Trace_Mod>:

void ADC_Trace_Mod()
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	if(DMA_Tracer_Part_Flag == 1)
 800026c:	4b14      	ldr	r3, [pc, #80]	; (80002c0 <ADC_Trace_Mod+0x58>)
 800026e:	881b      	ldrh	r3, [r3, #0]
 8000270:	b29b      	uxth	r3, r3
 8000272:	2b01      	cmp	r3, #1
 8000274:	d121      	bne.n	80002ba <ADC_Trace_Mod+0x52>
	{
		Tracer_Lock = 1;
 8000276:	4b13      	ldr	r3, [pc, #76]	; (80002c4 <ADC_Trace_Mod+0x5c>)
 8000278:	2201      	movs	r2, #1
 800027a:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop_DMA(&hadc1);
 800027c:	4812      	ldr	r0, [pc, #72]	; (80002c8 <ADC_Trace_Mod+0x60>)
 800027e:	f001 f83d 	bl	80012fc <HAL_ADC_Stop_DMA>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_DMA_Buf, sizeof(uint16_t)*ADC_DMA_Half_Len);
 8000282:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000286:	4911      	ldr	r1, [pc, #68]	; (80002cc <ADC_Trace_Mod+0x64>)
 8000288:	480f      	ldr	r0, [pc, #60]	; (80002c8 <ADC_Trace_Mod+0x60>)
 800028a:	f000 ff59 	bl	8001140 <HAL_ADC_Start_DMA>

		//Trace_Triggered = 1;
		while(DMA_Tracer_Part_Flag != 0){}
 800028e:	bf00      	nop
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <ADC_Trace_Mod+0x58>)
 8000292:	881b      	ldrh	r3, [r3, #0]
 8000294:	b29b      	uxth	r3, r3
 8000296:	2b00      	cmp	r3, #0
 8000298:	d1fa      	bne.n	8000290 <ADC_Trace_Mod+0x28>

		Start_Symbol();
 800029a:	f7ff ff57 	bl	800014c <Start_Symbol>
		while(CDC_Transmit_FS((uint8_t*)&ADC_CDC_Transmit_Buf, sizeof(uint16_t)*ADC_CDC_Transmit_Len) == USBD_BUSY);
 800029e:	bf00      	nop
 80002a0:	f242 7110 	movw	r1, #10000	; 0x2710
 80002a4:	480a      	ldr	r0, [pc, #40]	; (80002d0 <ADC_Trace_Mod+0x68>)
 80002a6:	f006 fbbb 	bl	8006a20 <CDC_Transmit_FS>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b01      	cmp	r3, #1
 80002ae:	d0f7      	beq.n	80002a0 <ADC_Trace_Mod+0x38>
		Stop_Symbol();
 80002b0:	f7ff ff5f 	bl	8000172 <Stop_Symbol>

		Tracer_Lock = 0;
 80002b4:	4b03      	ldr	r3, [pc, #12]	; (80002c4 <ADC_Trace_Mod+0x5c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	801a      	strh	r2, [r3, #0]


		//HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_DMA_Buf, sizeof(uint16_t)*ADC_DMA_Half_Len);
	}

}
 80002ba:	bf00      	nop
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	20000376 	.word	0x20000376
 80002c4:	20000378 	.word	0x20000378
 80002c8:	20000db0 	.word	0x20000db0
 80002cc:	200005a0 	.word	0x200005a0
 80002d0:	20000e7c 	.word	0x20000e7c

080002d4 <DAC_Write>:

void DAC_Write(uint16_t val)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	80fb      	strh	r3, [r7, #6]
  uint16_t dac_data = 0x7000 | (val&0x0FFF);
 80002de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80002e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80002e6:	b21b      	sxth	r3, r3
 80002e8:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80002ec:	b21b      	sxth	r3, r3
 80002ee:	b29b      	uxth	r3, r3
 80002f0:	81fb      	strh	r3, [r7, #14]
  uint8_t data[2];
  memcpy(&data, &dac_data, sizeof(data));
 80002f2:	89fb      	ldrh	r3, [r7, #14]
 80002f4:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	2180      	movs	r1, #128	; 0x80
 80002fa:	4809      	ldr	r0, [pc, #36]	; (8000320 <DAC_Write+0x4c>)
 80002fc:	f001 ff6e 	bl	80021dc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, data, sizeof(data), 0);
 8000300:	f107 010c 	add.w	r1, r7, #12
 8000304:	2300      	movs	r3, #0
 8000306:	2202      	movs	r2, #2
 8000308:	4806      	ldr	r0, [pc, #24]	; (8000324 <DAC_Write+0x50>)
 800030a:	f003 fc54 	bl	8003bb6 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800030e:	2201      	movs	r2, #1
 8000310:	2180      	movs	r1, #128	; 0x80
 8000312:	4803      	ldr	r0, [pc, #12]	; (8000320 <DAC_Write+0x4c>)
 8000314:	f001 ff62 	bl	80021dc <HAL_GPIO_WritePin>
}
 8000318:	bf00      	nop
 800031a:	3710      	adds	r7, #16
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40010c00 	.word	0x40010c00
 8000324:	20000e24 	.word	0x20000e24

08000328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800032c:	f000 fcfe 	bl	8000d2c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000330:	f000 f852 	bl	80003d8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000334:	f000 f942 	bl	80005bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000338:	f000 f922 	bl	8000580 <MX_DMA_Init>
  MX_ADC1_Init();
 800033c:	f000 f8aa 	bl	8000494 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000340:	f000 f8e6 	bl	8000510 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8000344:	f006 faa8 	bl	8006898 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  RX_Str[0] = 3;
 8000348:	4b1d      	ldr	r3, [pc, #116]	; (80003c0 <main+0x98>)
 800034a:	2203      	movs	r2, #3
 800034c:	701a      	strb	r2, [r3, #0]

  HAL_ADCEx_Calibration_Start(&hadc1);
 800034e:	481d      	ldr	r0, [pc, #116]	; (80003c4 <main+0x9c>)
 8000350:	f001 fa18 	bl	8001784 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8000354:	481b      	ldr	r0, [pc, #108]	; (80003c4 <main+0x9c>)
 8000356:	f000 fe45 	bl	8000fe4 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_DMA_Buf, sizeof(uint16_t)*ADC_DMA_Half_Len);
 800035a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800035e:	491a      	ldr	r1, [pc, #104]	; (80003c8 <main+0xa0>)
 8000360:	4818      	ldr	r0, [pc, #96]	; (80003c4 <main+0x9c>)
 8000362:	f000 feed 	bl	8001140 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	switch(Mode)
 8000366:	4b19      	ldr	r3, [pc, #100]	; (80003cc <main+0xa4>)
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	b2db      	uxtb	r3, r3
 800036c:	3b01      	subs	r3, #1
 800036e:	2b05      	cmp	r3, #5
 8000370:	d8f9      	bhi.n	8000366 <main+0x3e>
 8000372:	a201      	add	r2, pc, #4	; (adr r2, 8000378 <main+0x50>)
 8000374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000378:	08000391 	.word	0x08000391
 800037c:	0800039f 	.word	0x0800039f
 8000380:	080003ab 	.word	0x080003ab
 8000384:	080003b1 	.word	0x080003b1
 8000388:	080003b7 	.word	0x080003b7
 800038c:	08000367 	.word	0x08000367
	{
		case Gain:
			DAC_Write(Value);
 8000390:	4b0f      	ldr	r3, [pc, #60]	; (80003d0 <main+0xa8>)
 8000392:	881b      	ldrh	r3, [r3, #0]
 8000394:	b29b      	uxth	r3, r3
 8000396:	4618      	mov	r0, r3
 8000398:	f7ff ff9c 	bl	80002d4 <DAC_Write>
			break;
 800039c:	e00e      	b.n	80003bc <main+0x94>

		case Trigger_Level_Set:
			Trigger_Level = Value;
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <main+0xa8>)
 80003a0:	881b      	ldrh	r3, [r3, #0]
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <main+0xac>)
 80003a6:	801a      	strh	r2, [r3, #0]
			break;
 80003a8:	e008      	b.n	80003bc <main+0x94>

		case Start_Stream:
			ADC_Stream_Mod();
 80003aa:	f7ff ff3b 	bl	8000224 <ADC_Stream_Mod>
			break;
 80003ae:	e005      	b.n	80003bc <main+0x94>

		case Start_Trace:
			ADC_Trace_Mod();
 80003b0:	f7ff ff5a 	bl	8000268 <ADC_Trace_Mod>
			break;
 80003b4:	e002      	b.n	80003bc <main+0x94>

		case Start_Trigger:
			ADC_Trigger_Mod();
 80003b6:	f7ff feef 	bl	8000198 <ADC_Trigger_Mod>
			break;
 80003ba:	bf00      	nop
	switch(Mode)
 80003bc:	e7d3      	b.n	8000366 <main+0x3e>
 80003be:	bf00      	nop
 80003c0:	20000d70 	.word	0x20000d70
 80003c4:	20000db0 	.word	0x20000db0
 80003c8:	200005a0 	.word	0x200005a0
 80003cc:	2000036c 	.word	0x2000036c
 80003d0:	2000036e 	.word	0x2000036e
 80003d4:	20000000 	.word	0x20000000

080003d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b094      	sub	sp, #80	; 0x50
 80003dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003e2:	2228      	movs	r2, #40	; 0x28
 80003e4:	2100      	movs	r1, #0
 80003e6:	4618      	mov	r0, r3
 80003e8:	f006 ff27 	bl	800723a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ec:	f107 0314 	add.w	r3, r7, #20
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	605a      	str	r2, [r3, #4]
 80003f6:	609a      	str	r2, [r3, #8]
 80003f8:	60da      	str	r2, [r3, #12]
 80003fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000408:	2301      	movs	r3, #1
 800040a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800040c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000410:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000412:	2300      	movs	r3, #0
 8000414:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000416:	2301      	movs	r3, #1
 8000418:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800041a:	2302      	movs	r3, #2
 800041c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800041e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000422:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000424:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000428:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800042e:	4618      	mov	r0, r3
 8000430:	f002 fde6 	bl	8003000 <HAL_RCC_OscConfig>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800043a:	f000 fad1 	bl	80009e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043e:	230f      	movs	r3, #15
 8000440:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000442:	2302      	movs	r3, #2
 8000444:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000446:	2300      	movs	r3, #0
 8000448:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800044a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800044e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000450:	2300      	movs	r3, #0
 8000452:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000454:	f107 0314 	add.w	r3, r7, #20
 8000458:	2102      	movs	r1, #2
 800045a:	4618      	mov	r0, r3
 800045c:	f003 f850 	bl	8003500 <HAL_RCC_ClockConfig>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000466:	f000 fabb 	bl	80009e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800046a:	2312      	movs	r3, #18
 800046c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800046e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000472:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000474:	2300      	movs	r3, #0
 8000476:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	4618      	mov	r0, r3
 800047c:	f003 f9c8 	bl	8003810 <HAL_RCCEx_PeriphCLKConfig>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d001      	beq.n	800048a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000486:	f000 faab 	bl	80009e0 <Error_Handler>
  }
}
 800048a:	bf00      	nop
 800048c:	3750      	adds	r7, #80	; 0x50
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
	...

08000494 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	2200      	movs	r2, #0
 800049e:	601a      	str	r2, [r3, #0]
 80004a0:	605a      	str	r2, [r3, #4]
 80004a2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80004a4:	4b18      	ldr	r3, [pc, #96]	; (8000508 <MX_ADC1_Init+0x74>)
 80004a6:	4a19      	ldr	r2, [pc, #100]	; (800050c <MX_ADC1_Init+0x78>)
 80004a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004aa:	4b17      	ldr	r3, [pc, #92]	; (8000508 <MX_ADC1_Init+0x74>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80004b0:	4b15      	ldr	r3, [pc, #84]	; (8000508 <MX_ADC1_Init+0x74>)
 80004b2:	2201      	movs	r2, #1
 80004b4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004b6:	4b14      	ldr	r3, [pc, #80]	; (8000508 <MX_ADC1_Init+0x74>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004bc:	4b12      	ldr	r3, [pc, #72]	; (8000508 <MX_ADC1_Init+0x74>)
 80004be:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80004c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004c4:	4b10      	ldr	r3, [pc, #64]	; (8000508 <MX_ADC1_Init+0x74>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80004ca:	4b0f      	ldr	r3, [pc, #60]	; (8000508 <MX_ADC1_Init+0x74>)
 80004cc:	2201      	movs	r2, #1
 80004ce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004d0:	480d      	ldr	r0, [pc, #52]	; (8000508 <MX_ADC1_Init+0x74>)
 80004d2:	f000 fcaf 	bl	8000e34 <HAL_ADC_Init>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80004dc:	f000 fa80 	bl	80009e0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004e4:	2301      	movs	r3, #1
 80004e6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004e8:	2300      	movs	r3, #0
 80004ea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	4619      	mov	r1, r3
 80004f0:	4805      	ldr	r0, [pc, #20]	; (8000508 <MX_ADC1_Init+0x74>)
 80004f2:	f000 ff5d 	bl	80013b0 <HAL_ADC_ConfigChannel>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d001      	beq.n	8000500 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80004fc:	f000 fa70 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000500:	bf00      	nop
 8000502:	3710      	adds	r7, #16
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	20000db0 	.word	0x20000db0
 800050c:	40012400 	.word	0x40012400

08000510 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000514:	4b18      	ldr	r3, [pc, #96]	; (8000578 <MX_SPI1_Init+0x68>)
 8000516:	4a19      	ldr	r2, [pc, #100]	; (800057c <MX_SPI1_Init+0x6c>)
 8000518:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800051a:	4b17      	ldr	r3, [pc, #92]	; (8000578 <MX_SPI1_Init+0x68>)
 800051c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000520:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000522:	4b15      	ldr	r3, [pc, #84]	; (8000578 <MX_SPI1_Init+0x68>)
 8000524:	2200      	movs	r2, #0
 8000526:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000528:	4b13      	ldr	r3, [pc, #76]	; (8000578 <MX_SPI1_Init+0x68>)
 800052a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800052e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000530:	4b11      	ldr	r3, [pc, #68]	; (8000578 <MX_SPI1_Init+0x68>)
 8000532:	2200      	movs	r2, #0
 8000534:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000536:	4b10      	ldr	r3, [pc, #64]	; (8000578 <MX_SPI1_Init+0x68>)
 8000538:	2200      	movs	r2, #0
 800053a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800053c:	4b0e      	ldr	r3, [pc, #56]	; (8000578 <MX_SPI1_Init+0x68>)
 800053e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000542:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <MX_SPI1_Init+0x68>)
 8000546:	2208      	movs	r2, #8
 8000548:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800054a:	4b0b      	ldr	r3, [pc, #44]	; (8000578 <MX_SPI1_Init+0x68>)
 800054c:	2200      	movs	r2, #0
 800054e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000550:	4b09      	ldr	r3, [pc, #36]	; (8000578 <MX_SPI1_Init+0x68>)
 8000552:	2200      	movs	r2, #0
 8000554:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000556:	4b08      	ldr	r3, [pc, #32]	; (8000578 <MX_SPI1_Init+0x68>)
 8000558:	2200      	movs	r2, #0
 800055a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <MX_SPI1_Init+0x68>)
 800055e:	220a      	movs	r2, #10
 8000560:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000562:	4805      	ldr	r0, [pc, #20]	; (8000578 <MX_SPI1_Init+0x68>)
 8000564:	f003 fac6 	bl	8003af4 <HAL_SPI_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800056e:	f000 fa37 	bl	80009e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20000e24 	.word	0x20000e24
 800057c:	40013000 	.word	0x40013000

08000580 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000586:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <MX_DMA_Init+0x38>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	4a0b      	ldr	r2, [pc, #44]	; (80005b8 <MX_DMA_Init+0x38>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	6153      	str	r3, [r2, #20]
 8000592:	4b09      	ldr	r3, [pc, #36]	; (80005b8 <MX_DMA_Init+0x38>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800059e:	2200      	movs	r2, #0
 80005a0:	2101      	movs	r1, #1
 80005a2:	200b      	movs	r0, #11
 80005a4:	f001 fa61 	bl	8001a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005a8:	200b      	movs	r0, #11
 80005aa:	f001 fa7a 	bl	8001aa2 <HAL_NVIC_EnableIRQ>

}
 80005ae:	bf00      	nop
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40021000 	.word	0x40021000

080005bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	f107 0310 	add.w	r3, r7, #16
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]
 80005ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d0:	4b41      	ldr	r3, [pc, #260]	; (80006d8 <MX_GPIO_Init+0x11c>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a40      	ldr	r2, [pc, #256]	; (80006d8 <MX_GPIO_Init+0x11c>)
 80005d6:	f043 0310 	orr.w	r3, r3, #16
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b3e      	ldr	r3, [pc, #248]	; (80006d8 <MX_GPIO_Init+0x11c>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f003 0310 	and.w	r3, r3, #16
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005e8:	4b3b      	ldr	r3, [pc, #236]	; (80006d8 <MX_GPIO_Init+0x11c>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a3a      	ldr	r2, [pc, #232]	; (80006d8 <MX_GPIO_Init+0x11c>)
 80005ee:	f043 0320 	orr.w	r3, r3, #32
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b38      	ldr	r3, [pc, #224]	; (80006d8 <MX_GPIO_Init+0x11c>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f003 0320 	and.w	r3, r3, #32
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000600:	4b35      	ldr	r3, [pc, #212]	; (80006d8 <MX_GPIO_Init+0x11c>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <MX_GPIO_Init+0x11c>)
 8000606:	f043 0304 	orr.w	r3, r3, #4
 800060a:	6193      	str	r3, [r2, #24]
 800060c:	4b32      	ldr	r3, [pc, #200]	; (80006d8 <MX_GPIO_Init+0x11c>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	f003 0304 	and.w	r3, r3, #4
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000618:	4b2f      	ldr	r3, [pc, #188]	; (80006d8 <MX_GPIO_Init+0x11c>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	4a2e      	ldr	r2, [pc, #184]	; (80006d8 <MX_GPIO_Init+0x11c>)
 800061e:	f043 0308 	orr.w	r3, r3, #8
 8000622:	6193      	str	r3, [r2, #24]
 8000624:	4b2c      	ldr	r3, [pc, #176]	; (80006d8 <MX_GPIO_Init+0x11c>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	f003 0308 	and.w	r3, r3, #8
 800062c:	603b      	str	r3, [r7, #0]
 800062e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000636:	4829      	ldr	r0, [pc, #164]	; (80006dc <MX_GPIO_Init+0x120>)
 8000638:	f001 fdd0 	bl	80021dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	2104      	movs	r1, #4
 8000640:	4827      	ldr	r0, [pc, #156]	; (80006e0 <MX_GPIO_Init+0x124>)
 8000642:	f001 fdcb 	bl	80021dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000646:	2201      	movs	r2, #1
 8000648:	21c0      	movs	r1, #192	; 0xc0
 800064a:	4826      	ldr	r0, [pc, #152]	; (80006e4 <MX_GPIO_Init+0x128>)
 800064c:	f001 fdc6 	bl	80021dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000656:	2301      	movs	r3, #1
 8000658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065a:	2300      	movs	r3, #0
 800065c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065e:	2302      	movs	r3, #2
 8000660:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000662:	f107 0310 	add.w	r3, r7, #16
 8000666:	4619      	mov	r1, r3
 8000668:	481c      	ldr	r0, [pc, #112]	; (80006dc <MX_GPIO_Init+0x120>)
 800066a:	f001 fc5d 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800066e:	2302      	movs	r3, #2
 8000670:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000672:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <MX_GPIO_Init+0x12c>)
 8000674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000676:	2300      	movs	r3, #0
 8000678:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067a:	f107 0310 	add.w	r3, r7, #16
 800067e:	4619      	mov	r1, r3
 8000680:	4817      	ldr	r0, [pc, #92]	; (80006e0 <MX_GPIO_Init+0x124>)
 8000682:	f001 fc51 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000686:	2304      	movs	r3, #4
 8000688:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	2301      	movs	r3, #1
 800068c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000692:	2302      	movs	r3, #2
 8000694:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	f107 0310 	add.w	r3, r7, #16
 800069a:	4619      	mov	r1, r3
 800069c:	4810      	ldr	r0, [pc, #64]	; (80006e0 <MX_GPIO_Init+0x124>)
 800069e:	f001 fc43 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80006a2:	23c0      	movs	r3, #192	; 0xc0
 80006a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2302      	movs	r3, #2
 80006b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b2:	f107 0310 	add.w	r3, r7, #16
 80006b6:	4619      	mov	r1, r3
 80006b8:	480a      	ldr	r0, [pc, #40]	; (80006e4 <MX_GPIO_Init+0x128>)
 80006ba:	f001 fc35 	bl	8001f28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	2100      	movs	r1, #0
 80006c2:	2007      	movs	r0, #7
 80006c4:	f001 f9d1 	bl	8001a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80006c8:	2007      	movs	r0, #7
 80006ca:	f001 f9ea 	bl	8001aa2 <HAL_NVIC_EnableIRQ>

}
 80006ce:	bf00      	nop
 80006d0:	3720      	adds	r7, #32
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40011000 	.word	0x40011000
 80006e0:	40010800 	.word	0x40010800
 80006e4:	40010c00 	.word	0x40010c00
 80006e8:	10110000 	.word	0x10110000

080006ec <CDC_ReciveCallBack>:

/* USER CODE BEGIN 4 */
void CDC_ReciveCallBack(uint8_t *Buf, uint32_t *Len)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	6039      	str	r1, [r7, #0]
	//CDC_Transmit_FS(Buf, Len);// debug
	for(int i = 0; i < 64; i++)
 80006f6:	2300      	movs	r3, #0
 80006f8:	60fb      	str	r3, [r7, #12]
 80006fa:	e007      	b.n	800070c <CDC_ReciveCallBack+0x20>
		RX_Str[i] = 0;
 80006fc:	4a11      	ldr	r2, [pc, #68]	; (8000744 <CDC_ReciveCallBack+0x58>)
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	4413      	add	r3, r2
 8000702:	2200      	movs	r2, #0
 8000704:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 64; i++)
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	3301      	adds	r3, #1
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	2b3f      	cmp	r3, #63	; 0x3f
 8000710:	ddf4      	ble.n	80006fc <CDC_ReciveCallBack+0x10>

	memcpy(RX_Str, Buf, Len);
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	461a      	mov	r2, r3
 8000716:	6879      	ldr	r1, [r7, #4]
 8000718:	480a      	ldr	r0, [pc, #40]	; (8000744 <CDC_ReciveCallBack+0x58>)
 800071a:	f006 fd83 	bl	8007224 <memcpy>
	CDC_RX_Len = Len;
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	b29a      	uxth	r2, r3
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <CDC_ReciveCallBack+0x5c>)
 8000724:	801a      	strh	r2, [r3, #0]
	Mode = RX_Str[0];
 8000726:	4b07      	ldr	r3, [pc, #28]	; (8000744 <CDC_ReciveCallBack+0x58>)
 8000728:	781a      	ldrb	r2, [r3, #0]
 800072a:	4b08      	ldr	r3, [pc, #32]	; (800074c <CDC_ReciveCallBack+0x60>)
 800072c:	701a      	strb	r2, [r3, #0]

	Value = atoi(&RX_Str[1]);
 800072e:	4808      	ldr	r0, [pc, #32]	; (8000750 <CDC_ReciveCallBack+0x64>)
 8000730:	f006 fd50 	bl	80071d4 <atoi>
 8000734:	4603      	mov	r3, r0
 8000736:	b29a      	uxth	r2, r3
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <CDC_ReciveCallBack+0x68>)
 800073a:	801a      	strh	r2, [r3, #0]

	//DAC_Write(atoi(RX_Str));
	//RX_Str[CDC_RX_Len] = '\n';
}
 800073c:	bf00      	nop
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	20000d70 	.word	0x20000d70
 8000748:	2000037a 	.word	0x2000037a
 800074c:	2000036c 	.word	0x2000036c
 8000750:	20000d71 	.word	0x20000d71
 8000754:	2000036e 	.word	0x2000036e

08000758 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	80fb      	strh	r3, [r7, #6]
	if((GPIO_Pin == GPIO_PIN_1)&&(Tracer_Lock == 0))
 8000762:	88fb      	ldrh	r3, [r7, #6]
 8000764:	2b02      	cmp	r3, #2
 8000766:	d108      	bne.n	800077a <HAL_GPIO_EXTI_Callback+0x22>
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <HAL_GPIO_EXTI_Callback+0x30>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	b29b      	uxth	r3, r3
 800076e:	2b00      	cmp	r3, #0
 8000770:	d103      	bne.n	800077a <HAL_GPIO_EXTI_Callback+0x22>
	{
		DMA_Tracer_Part_Flag = 1;
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <HAL_GPIO_EXTI_Callback+0x34>)
 8000774:	2201      	movs	r2, #1
 8000776:	801a      	strh	r2, [r3, #0]
 8000778:	e000      	b.n	800077c <HAL_GPIO_EXTI_Callback+0x24>
	}
	else
	{
		__NOP();
 800077a:	bf00      	nop
	}
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	20000378 	.word	0x20000378
 800078c:	20000376 	.word	0x20000376

08000790 <HAL_ADC_ConvCpltCallback>:


 void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	 if(DMA_Triggered_Part_Flag == 1)
 8000798:	4b41      	ldr	r3, [pc, #260]	; (80008a0 <HAL_ADC_ConvCpltCallback+0x110>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b29b      	uxth	r3, r3
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d108      	bne.n	80007b4 <HAL_ADC_ConvCpltCallback+0x24>
	 {
		 memcpy(&ADC_CDC_Transmit_Buf[0], &ADC_DMA_Buf[ADC_DMA_Half_Len], sizeof(uint16_t)*ADC_DMA_Half_Len);
 80007a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007a6:	493f      	ldr	r1, [pc, #252]	; (80008a4 <HAL_ADC_ConvCpltCallback+0x114>)
 80007a8:	483f      	ldr	r0, [pc, #252]	; (80008a8 <HAL_ADC_ConvCpltCallback+0x118>)
 80007aa:	f006 fd3b 	bl	8007224 <memcpy>
		 DMA_Triggered_I_Part_Cplt = 1;
 80007ae:	4b3f      	ldr	r3, [pc, #252]	; (80008ac <HAL_ADC_ConvCpltCallback+0x11c>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	801a      	strh	r2, [r3, #0]
	 }

	if(DMA_Triggered_Part_Flag > 1)
 80007b4:	4b3a      	ldr	r3, [pc, #232]	; (80008a0 <HAL_ADC_ConvCpltCallback+0x110>)
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d920      	bls.n	8000800 <HAL_ADC_ConvCpltCallback+0x70>
	{
		memcpy(&ADC_CDC_Transmit_Buf[ADC_DMA_Half_Len*(DMA_Triggered_Part_Flag-1)], &ADC_DMA_Buf[ADC_DMA_Half_Len], sizeof(uint16_t)*ADC_DMA_Half_Len);
 80007be:	4b38      	ldr	r3, [pc, #224]	; (80008a0 <HAL_ADC_ConvCpltCallback+0x110>)
 80007c0:	881b      	ldrh	r3, [r3, #0]
 80007c2:	b29b      	uxth	r3, r3
 80007c4:	3b01      	subs	r3, #1
 80007c6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80007ca:	fb02 f303 	mul.w	r3, r2, r3
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	4a35      	ldr	r2, [pc, #212]	; (80008a8 <HAL_ADC_ConvCpltCallback+0x118>)
 80007d2:	4413      	add	r3, r2
 80007d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007d8:	4932      	ldr	r1, [pc, #200]	; (80008a4 <HAL_ADC_ConvCpltCallback+0x114>)
 80007da:	4618      	mov	r0, r3
 80007dc:	f006 fd22 	bl	8007224 <memcpy>
		if((DMA_Triggered_Part_Flag < 3))
 80007e0:	4b2f      	ldr	r3, [pc, #188]	; (80008a0 <HAL_ADC_ConvCpltCallback+0x110>)
 80007e2:	881b      	ldrh	r3, [r3, #0]
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	2b02      	cmp	r3, #2
 80007e8:	d807      	bhi.n	80007fa <HAL_ADC_ConvCpltCallback+0x6a>
		{DMA_Triggered_Part_Flag++;}
 80007ea:	4b2d      	ldr	r3, [pc, #180]	; (80008a0 <HAL_ADC_ConvCpltCallback+0x110>)
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	3301      	adds	r3, #1
 80007f2:	b29a      	uxth	r2, r3
 80007f4:	4b2a      	ldr	r3, [pc, #168]	; (80008a0 <HAL_ADC_ConvCpltCallback+0x110>)
 80007f6:	801a      	strh	r2, [r3, #0]
 80007f8:	e002      	b.n	8000800 <HAL_ADC_ConvCpltCallback+0x70>
		else
		{DMA_Triggered_Part_Flag = 0;}
 80007fa:	4b29      	ldr	r3, [pc, #164]	; (80008a0 <HAL_ADC_ConvCpltCallback+0x110>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	801a      	strh	r2, [r3, #0]
	}

	if(DMA_Stream_Part_Flag > 0)
 8000800:	4b2b      	ldr	r3, [pc, #172]	; (80008b0 <HAL_ADC_ConvCpltCallback+0x120>)
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	b29b      	uxth	r3, r3
 8000806:	2b00      	cmp	r3, #0
 8000808:	d020      	beq.n	800084c <HAL_ADC_ConvCpltCallback+0xbc>
	{
		memcpy(&ADC_CDC_Transmit_Buf[ADC_DMA_Half_Len*(DMA_Stream_Part_Flag-1)], &ADC_DMA_Buf[ADC_DMA_Half_Len], sizeof(uint16_t)*ADC_DMA_Half_Len);
 800080a:	4b29      	ldr	r3, [pc, #164]	; (80008b0 <HAL_ADC_ConvCpltCallback+0x120>)
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	b29b      	uxth	r3, r3
 8000810:	3b01      	subs	r3, #1
 8000812:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000816:	fb02 f303 	mul.w	r3, r2, r3
 800081a:	005b      	lsls	r3, r3, #1
 800081c:	4a22      	ldr	r2, [pc, #136]	; (80008a8 <HAL_ADC_ConvCpltCallback+0x118>)
 800081e:	4413      	add	r3, r2
 8000820:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000824:	491f      	ldr	r1, [pc, #124]	; (80008a4 <HAL_ADC_ConvCpltCallback+0x114>)
 8000826:	4618      	mov	r0, r3
 8000828:	f006 fcfc 	bl	8007224 <memcpy>
		if(DMA_Stream_Part_Flag < (int)(ADC_CDC_Transmit_Len/ADC_DMA_Half_Len))
 800082c:	4b20      	ldr	r3, [pc, #128]	; (80008b0 <HAL_ADC_ConvCpltCallback+0x120>)
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	b29b      	uxth	r3, r3
 8000832:	2b09      	cmp	r3, #9
 8000834:	d807      	bhi.n	8000846 <HAL_ADC_ConvCpltCallback+0xb6>
		{DMA_Stream_Part_Flag++;}
 8000836:	4b1e      	ldr	r3, [pc, #120]	; (80008b0 <HAL_ADC_ConvCpltCallback+0x120>)
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	b29b      	uxth	r3, r3
 800083c:	3301      	adds	r3, #1
 800083e:	b29a      	uxth	r2, r3
 8000840:	4b1b      	ldr	r3, [pc, #108]	; (80008b0 <HAL_ADC_ConvCpltCallback+0x120>)
 8000842:	801a      	strh	r2, [r3, #0]
 8000844:	e002      	b.n	800084c <HAL_ADC_ConvCpltCallback+0xbc>
		else
		{DMA_Stream_Part_Flag = 0;}
 8000846:	4b1a      	ldr	r3, [pc, #104]	; (80008b0 <HAL_ADC_ConvCpltCallback+0x120>)
 8000848:	2200      	movs	r2, #0
 800084a:	801a      	strh	r2, [r3, #0]
	}

	if(DMA_Tracer_Part_Flag > 0)
 800084c:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <HAL_ADC_ConvCpltCallback+0x124>)
 800084e:	881b      	ldrh	r3, [r3, #0]
 8000850:	b29b      	uxth	r3, r3
 8000852:	2b00      	cmp	r3, #0
 8000854:	d020      	beq.n	8000898 <HAL_ADC_ConvCpltCallback+0x108>
		{
			memcpy(&ADC_CDC_Transmit_Buf[ADC_DMA_Half_Len*(DMA_Tracer_Part_Flag-1)], &ADC_DMA_Buf[ADC_DMA_Half_Len], sizeof(uint16_t)*ADC_DMA_Half_Len);
 8000856:	4b17      	ldr	r3, [pc, #92]	; (80008b4 <HAL_ADC_ConvCpltCallback+0x124>)
 8000858:	881b      	ldrh	r3, [r3, #0]
 800085a:	b29b      	uxth	r3, r3
 800085c:	3b01      	subs	r3, #1
 800085e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000862:	fb02 f303 	mul.w	r3, r2, r3
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	4a0f      	ldr	r2, [pc, #60]	; (80008a8 <HAL_ADC_ConvCpltCallback+0x118>)
 800086a:	4413      	add	r3, r2
 800086c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000870:	490c      	ldr	r1, [pc, #48]	; (80008a4 <HAL_ADC_ConvCpltCallback+0x114>)
 8000872:	4618      	mov	r0, r3
 8000874:	f006 fcd6 	bl	8007224 <memcpy>
			if(DMA_Tracer_Part_Flag < (int)(ADC_CDC_Transmit_Len/ADC_DMA_Half_Len))
 8000878:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <HAL_ADC_ConvCpltCallback+0x124>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	b29b      	uxth	r3, r3
 800087e:	2b09      	cmp	r3, #9
 8000880:	d807      	bhi.n	8000892 <HAL_ADC_ConvCpltCallback+0x102>
			{DMA_Tracer_Part_Flag++;}
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <HAL_ADC_ConvCpltCallback+0x124>)
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	b29b      	uxth	r3, r3
 8000888:	3301      	adds	r3, #1
 800088a:	b29a      	uxth	r2, r3
 800088c:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <HAL_ADC_ConvCpltCallback+0x124>)
 800088e:	801a      	strh	r2, [r3, #0]
			else
			{DMA_Tracer_Part_Flag = 0;}
		}


}
 8000890:	e002      	b.n	8000898 <HAL_ADC_ConvCpltCallback+0x108>
			{DMA_Tracer_Part_Flag = 0;}
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <HAL_ADC_ConvCpltCallback+0x124>)
 8000894:	2200      	movs	r2, #0
 8000896:	801a      	strh	r2, [r3, #0]
}
 8000898:	bf00      	nop
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000370 	.word	0x20000370
 80008a4:	20000988 	.word	0x20000988
 80008a8:	20000e7c 	.word	0x20000e7c
 80008ac:	20000372 	.word	0x20000372
 80008b0:	20000374 	.word	0x20000374
 80008b4:	20000376 	.word	0x20000376

080008b8 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
	if(DMA_Triggered_Part_Flag == 1)
 80008c0:	4b41      	ldr	r3, [pc, #260]	; (80009c8 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 80008c2:	881b      	ldrh	r3, [r3, #0]
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d108      	bne.n	80008dc <HAL_ADC_ConvHalfCpltCallback+0x24>
	{
		memcpy(&ADC_CDC_Transmit_Buf[0], &ADC_DMA_Buf[0], sizeof(uint16_t)*ADC_DMA_Half_Len);
 80008ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ce:	493f      	ldr	r1, [pc, #252]	; (80009cc <HAL_ADC_ConvHalfCpltCallback+0x114>)
 80008d0:	483f      	ldr	r0, [pc, #252]	; (80009d0 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 80008d2:	f006 fca7 	bl	8007224 <memcpy>
		DMA_Triggered_I_Part_Cplt = 1;
 80008d6:	4b3f      	ldr	r3, [pc, #252]	; (80009d4 <HAL_ADC_ConvHalfCpltCallback+0x11c>)
 80008d8:	2201      	movs	r2, #1
 80008da:	801a      	strh	r2, [r3, #0]
	}

	if(DMA_Triggered_Part_Flag > 1)
 80008dc:	4b3a      	ldr	r3, [pc, #232]	; (80009c8 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 80008de:	881b      	ldrh	r3, [r3, #0]
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d920      	bls.n	8000928 <HAL_ADC_ConvHalfCpltCallback+0x70>
	{
		memcpy(&ADC_CDC_Transmit_Buf[ADC_DMA_Half_Len*(DMA_Triggered_Part_Flag-1)], &ADC_DMA_Buf[0], sizeof(uint16_t)*ADC_DMA_Half_Len);
 80008e6:	4b38      	ldr	r3, [pc, #224]	; (80009c8 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	3b01      	subs	r3, #1
 80008ee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80008f2:	fb02 f303 	mul.w	r3, r2, r3
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	4a35      	ldr	r2, [pc, #212]	; (80009d0 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 80008fa:	4413      	add	r3, r2
 80008fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000900:	4932      	ldr	r1, [pc, #200]	; (80009cc <HAL_ADC_ConvHalfCpltCallback+0x114>)
 8000902:	4618      	mov	r0, r3
 8000904:	f006 fc8e 	bl	8007224 <memcpy>
		if((DMA_Triggered_Part_Flag < 3))
 8000908:	4b2f      	ldr	r3, [pc, #188]	; (80009c8 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 800090a:	881b      	ldrh	r3, [r3, #0]
 800090c:	b29b      	uxth	r3, r3
 800090e:	2b02      	cmp	r3, #2
 8000910:	d807      	bhi.n	8000922 <HAL_ADC_ConvHalfCpltCallback+0x6a>
		{DMA_Triggered_Part_Flag++;}
 8000912:	4b2d      	ldr	r3, [pc, #180]	; (80009c8 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8000914:	881b      	ldrh	r3, [r3, #0]
 8000916:	b29b      	uxth	r3, r3
 8000918:	3301      	adds	r3, #1
 800091a:	b29a      	uxth	r2, r3
 800091c:	4b2a      	ldr	r3, [pc, #168]	; (80009c8 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 800091e:	801a      	strh	r2, [r3, #0]
 8000920:	e002      	b.n	8000928 <HAL_ADC_ConvHalfCpltCallback+0x70>
		else
		{DMA_Triggered_Part_Flag = 0;}
 8000922:	4b29      	ldr	r3, [pc, #164]	; (80009c8 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8000924:	2200      	movs	r2, #0
 8000926:	801a      	strh	r2, [r3, #0]
	}

	if(DMA_Stream_Part_Flag > 0)
 8000928:	4b2b      	ldr	r3, [pc, #172]	; (80009d8 <HAL_ADC_ConvHalfCpltCallback+0x120>)
 800092a:	881b      	ldrh	r3, [r3, #0]
 800092c:	b29b      	uxth	r3, r3
 800092e:	2b00      	cmp	r3, #0
 8000930:	d020      	beq.n	8000974 <HAL_ADC_ConvHalfCpltCallback+0xbc>
	{
		memcpy(&ADC_CDC_Transmit_Buf[ADC_DMA_Half_Len*(DMA_Stream_Part_Flag-1)], &ADC_DMA_Buf[0], sizeof(uint16_t)*ADC_DMA_Half_Len);
 8000932:	4b29      	ldr	r3, [pc, #164]	; (80009d8 <HAL_ADC_ConvHalfCpltCallback+0x120>)
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	b29b      	uxth	r3, r3
 8000938:	3b01      	subs	r3, #1
 800093a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800093e:	fb02 f303 	mul.w	r3, r2, r3
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	4a22      	ldr	r2, [pc, #136]	; (80009d0 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8000946:	4413      	add	r3, r2
 8000948:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800094c:	491f      	ldr	r1, [pc, #124]	; (80009cc <HAL_ADC_ConvHalfCpltCallback+0x114>)
 800094e:	4618      	mov	r0, r3
 8000950:	f006 fc68 	bl	8007224 <memcpy>
		if(DMA_Stream_Part_Flag < (int)(ADC_CDC_Transmit_Len/ADC_DMA_Half_Len))
 8000954:	4b20      	ldr	r3, [pc, #128]	; (80009d8 <HAL_ADC_ConvHalfCpltCallback+0x120>)
 8000956:	881b      	ldrh	r3, [r3, #0]
 8000958:	b29b      	uxth	r3, r3
 800095a:	2b09      	cmp	r3, #9
 800095c:	d807      	bhi.n	800096e <HAL_ADC_ConvHalfCpltCallback+0xb6>
		{DMA_Stream_Part_Flag++;}
 800095e:	4b1e      	ldr	r3, [pc, #120]	; (80009d8 <HAL_ADC_ConvHalfCpltCallback+0x120>)
 8000960:	881b      	ldrh	r3, [r3, #0]
 8000962:	b29b      	uxth	r3, r3
 8000964:	3301      	adds	r3, #1
 8000966:	b29a      	uxth	r2, r3
 8000968:	4b1b      	ldr	r3, [pc, #108]	; (80009d8 <HAL_ADC_ConvHalfCpltCallback+0x120>)
 800096a:	801a      	strh	r2, [r3, #0]
 800096c:	e002      	b.n	8000974 <HAL_ADC_ConvHalfCpltCallback+0xbc>
		else
		{DMA_Stream_Part_Flag = 0;}
 800096e:	4b1a      	ldr	r3, [pc, #104]	; (80009d8 <HAL_ADC_ConvHalfCpltCallback+0x120>)
 8000970:	2200      	movs	r2, #0
 8000972:	801a      	strh	r2, [r3, #0]
	}

	if(DMA_Tracer_Part_Flag > 0)
 8000974:	4b19      	ldr	r3, [pc, #100]	; (80009dc <HAL_ADC_ConvHalfCpltCallback+0x124>)
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	b29b      	uxth	r3, r3
 800097a:	2b00      	cmp	r3, #0
 800097c:	d020      	beq.n	80009c0 <HAL_ADC_ConvHalfCpltCallback+0x108>
	{
		memcpy(&ADC_CDC_Transmit_Buf[ADC_DMA_Half_Len*(DMA_Tracer_Part_Flag-1)], &ADC_DMA_Buf[0], sizeof(uint16_t)*ADC_DMA_Half_Len);
 800097e:	4b17      	ldr	r3, [pc, #92]	; (80009dc <HAL_ADC_ConvHalfCpltCallback+0x124>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	b29b      	uxth	r3, r3
 8000984:	3b01      	subs	r3, #1
 8000986:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800098a:	fb02 f303 	mul.w	r3, r2, r3
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	4a0f      	ldr	r2, [pc, #60]	; (80009d0 <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8000992:	4413      	add	r3, r2
 8000994:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000998:	490c      	ldr	r1, [pc, #48]	; (80009cc <HAL_ADC_ConvHalfCpltCallback+0x114>)
 800099a:	4618      	mov	r0, r3
 800099c:	f006 fc42 	bl	8007224 <memcpy>
		if(DMA_Tracer_Part_Flag < (int)(ADC_CDC_Transmit_Len/ADC_DMA_Half_Len))
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <HAL_ADC_ConvHalfCpltCallback+0x124>)
 80009a2:	881b      	ldrh	r3, [r3, #0]
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	2b09      	cmp	r3, #9
 80009a8:	d807      	bhi.n	80009ba <HAL_ADC_ConvHalfCpltCallback+0x102>
		{DMA_Tracer_Part_Flag++;}
 80009aa:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <HAL_ADC_ConvHalfCpltCallback+0x124>)
 80009ac:	881b      	ldrh	r3, [r3, #0]
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	3301      	adds	r3, #1
 80009b2:	b29a      	uxth	r2, r3
 80009b4:	4b09      	ldr	r3, [pc, #36]	; (80009dc <HAL_ADC_ConvHalfCpltCallback+0x124>)
 80009b6:	801a      	strh	r2, [r3, #0]
		else
		{DMA_Tracer_Part_Flag = 0;}
	}
}
 80009b8:	e002      	b.n	80009c0 <HAL_ADC_ConvHalfCpltCallback+0x108>
		{DMA_Tracer_Part_Flag = 0;}
 80009ba:	4b08      	ldr	r3, [pc, #32]	; (80009dc <HAL_ADC_ConvHalfCpltCallback+0x124>)
 80009bc:	2200      	movs	r2, #0
 80009be:	801a      	strh	r2, [r3, #0]
}
 80009c0:	bf00      	nop
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20000370 	.word	0x20000370
 80009cc:	200005a0 	.word	0x200005a0
 80009d0:	20000e7c 	.word	0x20000e7c
 80009d4:	20000372 	.word	0x20000372
 80009d8:	20000374 	.word	0x20000374
 80009dc:	20000376 	.word	0x20000376

080009e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009f2:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <HAL_MspInit+0x5c>)
 80009f4:	699b      	ldr	r3, [r3, #24]
 80009f6:	4a14      	ldr	r2, [pc, #80]	; (8000a48 <HAL_MspInit+0x5c>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6193      	str	r3, [r2, #24]
 80009fe:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <HAL_MspInit+0x5c>)
 8000a00:	699b      	ldr	r3, [r3, #24]
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <HAL_MspInit+0x5c>)
 8000a0c:	69db      	ldr	r3, [r3, #28]
 8000a0e:	4a0e      	ldr	r2, [pc, #56]	; (8000a48 <HAL_MspInit+0x5c>)
 8000a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a14:	61d3      	str	r3, [r2, #28]
 8000a16:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <HAL_MspInit+0x5c>)
 8000a18:	69db      	ldr	r3, [r3, #28]
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a22:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <HAL_MspInit+0x60>)
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	4a04      	ldr	r2, [pc, #16]	; (8000a4c <HAL_MspInit+0x60>)
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	3714      	adds	r7, #20
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40010000 	.word	0x40010000

08000a50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b088      	sub	sp, #32
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0310 	add.w	r3, r7, #16
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a29      	ldr	r2, [pc, #164]	; (8000b10 <HAL_ADC_MspInit+0xc0>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d14a      	bne.n	8000b06 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a70:	4b28      	ldr	r3, [pc, #160]	; (8000b14 <HAL_ADC_MspInit+0xc4>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	4a27      	ldr	r2, [pc, #156]	; (8000b14 <HAL_ADC_MspInit+0xc4>)
 8000a76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a7a:	6193      	str	r3, [r2, #24]
 8000a7c:	4b25      	ldr	r3, [pc, #148]	; (8000b14 <HAL_ADC_MspInit+0xc4>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a88:	4b22      	ldr	r3, [pc, #136]	; (8000b14 <HAL_ADC_MspInit+0xc4>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	4a21      	ldr	r2, [pc, #132]	; (8000b14 <HAL_ADC_MspInit+0xc4>)
 8000a8e:	f043 0304 	orr.w	r3, r3, #4
 8000a92:	6193      	str	r3, [r2, #24]
 8000a94:	4b1f      	ldr	r3, [pc, #124]	; (8000b14 <HAL_ADC_MspInit+0xc4>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f107 0310 	add.w	r3, r7, #16
 8000aac:	4619      	mov	r1, r3
 8000aae:	481a      	ldr	r0, [pc, #104]	; (8000b18 <HAL_ADC_MspInit+0xc8>)
 8000ab0:	f001 fa3a 	bl	8001f28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ab4:	4b19      	ldr	r3, [pc, #100]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000ab6:	4a1a      	ldr	r2, [pc, #104]	; (8000b20 <HAL_ADC_MspInit+0xd0>)
 8000ab8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000aba:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ac0:	4b16      	ldr	r3, [pc, #88]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000ac8:	2280      	movs	r2, #128	; 0x80
 8000aca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000acc:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000ace:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ad2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000ad6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ada:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000ade:	2220      	movs	r2, #32
 8000ae0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000ae4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000ae8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000aea:	480c      	ldr	r0, [pc, #48]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000aec:	f000 fff4 	bl	8001ad8 <HAL_DMA_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000af6:	f7ff ff73 	bl	80009e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a07      	ldr	r2, [pc, #28]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000afe:	621a      	str	r2, [r3, #32]
 8000b00:	4a06      	ldr	r2, [pc, #24]	; (8000b1c <HAL_ADC_MspInit+0xcc>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b06:	bf00      	nop
 8000b08:	3720      	adds	r7, #32
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40012400 	.word	0x40012400
 8000b14:	40021000 	.word	0x40021000
 8000b18:	40010800 	.word	0x40010800
 8000b1c:	20000de0 	.word	0x20000de0
 8000b20:	40020008 	.word	0x40020008

08000b24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08a      	sub	sp, #40	; 0x28
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a22      	ldr	r2, [pc, #136]	; (8000bc8 <HAL_SPI_MspInit+0xa4>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d13d      	bne.n	8000bc0 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b44:	4b21      	ldr	r3, [pc, #132]	; (8000bcc <HAL_SPI_MspInit+0xa8>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	4a20      	ldr	r2, [pc, #128]	; (8000bcc <HAL_SPI_MspInit+0xa8>)
 8000b4a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b4e:	6193      	str	r3, [r2, #24]
 8000b50:	4b1e      	ldr	r3, [pc, #120]	; (8000bcc <HAL_SPI_MspInit+0xa8>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b58:	613b      	str	r3, [r7, #16]
 8000b5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	; (8000bcc <HAL_SPI_MspInit+0xa8>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	4a1a      	ldr	r2, [pc, #104]	; (8000bcc <HAL_SPI_MspInit+0xa8>)
 8000b62:	f043 0308 	orr.w	r3, r3, #8
 8000b66:	6193      	str	r3, [r2, #24]
 8000b68:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <HAL_SPI_MspInit+0xa8>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	f003 0308 	and.w	r3, r3, #8
 8000b70:	60fb      	str	r3, [r7, #12]
 8000b72:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000b74:	2328      	movs	r3, #40	; 0x28
 8000b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	4619      	mov	r1, r3
 8000b86:	4812      	ldr	r0, [pc, #72]	; (8000bd0 <HAL_SPI_MspInit+0xac>)
 8000b88:	f001 f9ce 	bl	8001f28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b8c:	2310      	movs	r3, #16
 8000b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <HAL_SPI_MspInit+0xac>)
 8000ba0:	f001 f9c2 	bl	8001f28 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8000ba4:	4b0b      	ldr	r3, [pc, #44]	; (8000bd4 <HAL_SPI_MspInit+0xb0>)
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	627b      	str	r3, [r7, #36]	; 0x24
 8000baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bac:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8000bba:	4a06      	ldr	r2, [pc, #24]	; (8000bd4 <HAL_SPI_MspInit+0xb0>)
 8000bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bbe:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000bc0:	bf00      	nop
 8000bc2:	3728      	adds	r7, #40	; 0x28
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40013000 	.word	0x40013000
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	40010c00 	.word	0x40010c00
 8000bd4:	40010000 	.word	0x40010000

08000bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bc80      	pop	{r7}
 8000be2:	4770      	bx	lr

08000be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <HardFault_Handler+0x4>

08000bea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bee:	e7fe      	b.n	8000bee <MemManage_Handler+0x4>

08000bf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <BusFault_Handler+0x4>

08000bf6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <UsageFault_Handler+0x4>

08000bfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr

08000c08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr

08000c20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c24:	f000 f8c8 	bl	8000db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000c30:	2002      	movs	r0, #2
 8000c32:	f001 faeb 	bl	800220c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c40:	4802      	ldr	r0, [pc, #8]	; (8000c4c <DMA1_Channel1_IRQHandler+0x10>)
 8000c42:	f001 f83d 	bl	8001cc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000de0 	.word	0x20000de0

08000c50 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c54:	4802      	ldr	r0, [pc, #8]	; (8000c60 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000c56:	f001 fbf8 	bl	800244a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20003ad4 	.word	0x20003ad4

08000c64 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c68:	4802      	ldr	r0, [pc, #8]	; (8000c74 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000c6a:	f001 fbee 	bl	800244a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20003ad4 	.word	0x20003ad4

08000c78 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000c7c:	4b15      	ldr	r3, [pc, #84]	; (8000cd4 <SystemInit+0x5c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a14      	ldr	r2, [pc, #80]	; (8000cd4 <SystemInit+0x5c>)
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <SystemInit+0x5c>)
 8000c8a:	685a      	ldr	r2, [r3, #4]
 8000c8c:	4911      	ldr	r1, [pc, #68]	; (8000cd4 <SystemInit+0x5c>)
 8000c8e:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <SystemInit+0x60>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <SystemInit+0x5c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a0e      	ldr	r2, [pc, #56]	; (8000cd4 <SystemInit+0x5c>)
 8000c9a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ca2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <SystemInit+0x5c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <SystemInit+0x5c>)
 8000caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000cb0:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <SystemInit+0x5c>)
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	4a07      	ldr	r2, [pc, #28]	; (8000cd4 <SystemInit+0x5c>)
 8000cb6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000cba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <SystemInit+0x5c>)
 8000cbe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000cc2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000cc4:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <SystemInit+0x64>)
 8000cc6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cca:	609a      	str	r2, [r3, #8]
#endif 
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	f8ff0000 	.word	0xf8ff0000
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ce0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000ce2:	e003      	b.n	8000cec <LoopCopyDataInit>

08000ce4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ce4:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000ce6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ce8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000cea:	3104      	adds	r1, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000cec:	480a      	ldr	r0, [pc, #40]	; (8000d18 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000cee:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000cf0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000cf2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000cf4:	d3f6      	bcc.n	8000ce4 <CopyDataInit>
  ldr r2, =_sbss
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	; (8000d20 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000cf8:	e002      	b.n	8000d00 <LoopFillZerobss>

08000cfa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000cfa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000cfc:	f842 3b04 	str.w	r3, [r2], #4

08000d00 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000d02:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000d04:	d3f9      	bcc.n	8000cfa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d06:	f7ff ffb7 	bl	8000c78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d0a:	f006 fa67 	bl	80071dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d0e:	f7ff fb0b 	bl	8000328 <main>
  bx lr
 8000d12:	4770      	bx	lr
  ldr r3, =_sidata
 8000d14:	08007564 	.word	0x08007564
  ldr r0, =_sdata
 8000d18:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000d1c:	20000350 	.word	0x20000350
  ldr r2, =_sbss
 8000d20:	20000350 	.word	0x20000350
  ldr r3, = _ebss
 8000d24:	20003d40 	.word	0x20003d40

08000d28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d28:	e7fe      	b.n	8000d28 <ADC1_2_IRQHandler>
	...

08000d2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d30:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <HAL_Init+0x28>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a07      	ldr	r2, [pc, #28]	; (8000d54 <HAL_Init+0x28>)
 8000d36:	f043 0310 	orr.w	r3, r3, #16
 8000d3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d3c:	2003      	movs	r0, #3
 8000d3e:	f000 fe89 	bl	8001a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d42:	2000      	movs	r0, #0
 8000d44:	f000 f808 	bl	8000d58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d48:	f7ff fe50 	bl	80009ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d4c:	2300      	movs	r3, #0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40022000 	.word	0x40022000

08000d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d60:	4b12      	ldr	r3, [pc, #72]	; (8000dac <HAL_InitTick+0x54>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <HAL_InitTick+0x58>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 fea1 	bl	8001abe <HAL_SYSTICK_Config>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e00e      	b.n	8000da4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2b0f      	cmp	r3, #15
 8000d8a:	d80a      	bhi.n	8000da2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	6879      	ldr	r1, [r7, #4]
 8000d90:	f04f 30ff 	mov.w	r0, #4294967295
 8000d94:	f000 fe69 	bl	8001a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d98:	4a06      	ldr	r2, [pc, #24]	; (8000db4 <HAL_InitTick+0x5c>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	e000      	b.n	8000da4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000004 	.word	0x20000004
 8000db0:	2000000c 	.word	0x2000000c
 8000db4:	20000008 	.word	0x20000008

08000db8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dbc:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <HAL_IncTick+0x1c>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <HAL_IncTick+0x20>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	4a03      	ldr	r2, [pc, #12]	; (8000dd8 <HAL_IncTick+0x20>)
 8000dca:	6013      	str	r3, [r2, #0]
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr
 8000dd4:	2000000c 	.word	0x2000000c
 8000dd8:	2000358c 	.word	0x2000358c

08000ddc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b02      	ldr	r3, [pc, #8]	; (8000dec <HAL_GetTick+0x10>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr
 8000dec:	2000358c 	.word	0x2000358c

08000df0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000df8:	f7ff fff0 	bl	8000ddc <HAL_GetTick>
 8000dfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e08:	d005      	beq.n	8000e16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <HAL_Delay+0x40>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4413      	add	r3, r2
 8000e14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e16:	bf00      	nop
 8000e18:	f7ff ffe0 	bl	8000ddc <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d8f7      	bhi.n	8000e18 <HAL_Delay+0x28>
  {
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	2000000c 	.word	0x2000000c

08000e34 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000e40:	2300      	movs	r3, #0
 8000e42:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000e44:	2300      	movs	r3, #0
 8000e46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d101      	bne.n	8000e56 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e0be      	b.n	8000fd4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d109      	bne.n	8000e78 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2200      	movs	r2, #0
 8000e68:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f7ff fdec 	bl	8000a50 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 fbe3 	bl	8001644 <ADC_ConversionStop_Disable>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e86:	f003 0310 	and.w	r3, r3, #16
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f040 8099 	bne.w	8000fc2 <HAL_ADC_Init+0x18e>
 8000e90:	7dfb      	ldrb	r3, [r7, #23]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	f040 8095 	bne.w	8000fc2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ea0:	f023 0302 	bic.w	r3, r3, #2
 8000ea4:	f043 0202 	orr.w	r2, r3, #2
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000eb4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	7b1b      	ldrb	r3, [r3, #12]
 8000eba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ebc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ecc:	d003      	beq.n	8000ed6 <HAL_ADC_Init+0xa2>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d102      	bne.n	8000edc <HAL_ADC_Init+0xa8>
 8000ed6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eda:	e000      	b.n	8000ede <HAL_ADC_Init+0xaa>
 8000edc:	2300      	movs	r3, #0
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	7d1b      	ldrb	r3, [r3, #20]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d119      	bne.n	8000f20 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	7b1b      	ldrb	r3, [r3, #12]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d109      	bne.n	8000f08 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	035a      	lsls	r2, r3, #13
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f04:	613b      	str	r3, [r7, #16]
 8000f06:	e00b      	b.n	8000f20 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f0c:	f043 0220 	orr.w	r2, r3, #32
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f18:	f043 0201 	orr.w	r2, r3, #1
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	430a      	orrs	r2, r1
 8000f32:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	689a      	ldr	r2, [r3, #8]
 8000f3a:	4b28      	ldr	r3, [pc, #160]	; (8000fdc <HAL_ADC_Init+0x1a8>)
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	6812      	ldr	r2, [r2, #0]
 8000f42:	68b9      	ldr	r1, [r7, #8]
 8000f44:	430b      	orrs	r3, r1
 8000f46:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f50:	d003      	beq.n	8000f5a <HAL_ADC_Init+0x126>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d104      	bne.n	8000f64 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	691b      	ldr	r3, [r3, #16]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	051b      	lsls	r3, r3, #20
 8000f62:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f6a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	430a      	orrs	r2, r1
 8000f76:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	689a      	ldr	r2, [r3, #8]
 8000f7e:	4b18      	ldr	r3, [pc, #96]	; (8000fe0 <HAL_ADC_Init+0x1ac>)
 8000f80:	4013      	ands	r3, r2
 8000f82:	68ba      	ldr	r2, [r7, #8]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d10b      	bne.n	8000fa0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f92:	f023 0303 	bic.w	r3, r3, #3
 8000f96:	f043 0201 	orr.w	r2, r3, #1
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f9e:	e018      	b.n	8000fd2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fa4:	f023 0312 	bic.w	r3, r3, #18
 8000fa8:	f043 0210 	orr.w	r2, r3, #16
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb4:	f043 0201 	orr.w	r2, r3, #1
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000fc0:	e007      	b.n	8000fd2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fc6:	f043 0210 	orr.w	r2, r3, #16
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3718      	adds	r7, #24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	ffe1f7fd 	.word	0xffe1f7fd
 8000fe0:	ff1f0efe 	.word	0xff1f0efe

08000fe4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d101      	bne.n	8000ffe <HAL_ADC_Start+0x1a>
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	e098      	b.n	8001130 <HAL_ADC_Start+0x14c>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2201      	movs	r2, #1
 8001002:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 faca 	bl	80015a0 <ADC_Enable>
 800100c:	4603      	mov	r3, r0
 800100e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	2b00      	cmp	r3, #0
 8001014:	f040 8087 	bne.w	8001126 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001020:	f023 0301 	bic.w	r3, r3, #1
 8001024:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a41      	ldr	r2, [pc, #260]	; (8001138 <HAL_ADC_Start+0x154>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d105      	bne.n	8001042 <HAL_ADC_Start+0x5e>
 8001036:	4b41      	ldr	r3, [pc, #260]	; (800113c <HAL_ADC_Start+0x158>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d115      	bne.n	800106e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001046:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001058:	2b00      	cmp	r3, #0
 800105a:	d026      	beq.n	80010aa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001060:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001064:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800106c:	e01d      	b.n	80010aa <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001072:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a2f      	ldr	r2, [pc, #188]	; (800113c <HAL_ADC_Start+0x158>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d004      	beq.n	800108e <HAL_ADC_Start+0xaa>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a2b      	ldr	r2, [pc, #172]	; (8001138 <HAL_ADC_Start+0x154>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d10d      	bne.n	80010aa <HAL_ADC_Start+0xc6>
 800108e:	4b2b      	ldr	r3, [pc, #172]	; (800113c <HAL_ADC_Start+0x158>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001096:	2b00      	cmp	r3, #0
 8001098:	d007      	beq.n	80010aa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800109e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d006      	beq.n	80010c4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ba:	f023 0206 	bic.w	r2, r3, #6
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80010c2:	e002      	b.n	80010ca <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f06f 0202 	mvn.w	r2, #2
 80010da:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80010e6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80010ea:	d113      	bne.n	8001114 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80010f0:	4a11      	ldr	r2, [pc, #68]	; (8001138 <HAL_ADC_Start+0x154>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d105      	bne.n	8001102 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80010f6:	4b11      	ldr	r3, [pc, #68]	; (800113c <HAL_ADC_Start+0x158>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d108      	bne.n	8001114 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	e00c      	b.n	800112e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	e003      	b.n	800112e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2200      	movs	r2, #0
 800112a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40012800 	.word	0x40012800
 800113c:	40012400 	.word	0x40012400

08001140 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800114c:	2300      	movs	r3, #0
 800114e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a64      	ldr	r2, [pc, #400]	; (80012e8 <HAL_ADC_Start_DMA+0x1a8>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d004      	beq.n	8001164 <HAL_ADC_Start_DMA+0x24>
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a63      	ldr	r2, [pc, #396]	; (80012ec <HAL_ADC_Start_DMA+0x1ac>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d106      	bne.n	8001172 <HAL_ADC_Start_DMA+0x32>
 8001164:	4b60      	ldr	r3, [pc, #384]	; (80012e8 <HAL_ADC_Start_DMA+0x1a8>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800116c:	2b00      	cmp	r3, #0
 800116e:	f040 80b3 	bne.w	80012d8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001178:	2b01      	cmp	r3, #1
 800117a:	d101      	bne.n	8001180 <HAL_ADC_Start_DMA+0x40>
 800117c:	2302      	movs	r3, #2
 800117e:	e0ae      	b.n	80012de <HAL_ADC_Start_DMA+0x19e>
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2201      	movs	r2, #1
 8001184:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f000 fa09 	bl	80015a0 <ADC_Enable>
 800118e:	4603      	mov	r3, r0
 8001190:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001192:	7dfb      	ldrb	r3, [r7, #23]
 8001194:	2b00      	cmp	r3, #0
 8001196:	f040 809a 	bne.w	80012ce <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800119e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011a2:	f023 0301 	bic.w	r3, r3, #1
 80011a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a4e      	ldr	r2, [pc, #312]	; (80012ec <HAL_ADC_Start_DMA+0x1ac>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d105      	bne.n	80011c4 <HAL_ADC_Start_DMA+0x84>
 80011b8:	4b4b      	ldr	r3, [pc, #300]	; (80012e8 <HAL_ADC_Start_DMA+0x1a8>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d115      	bne.n	80011f0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d026      	beq.n	800122c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011e6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011ee:	e01d      	b.n	800122c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a39      	ldr	r2, [pc, #228]	; (80012e8 <HAL_ADC_Start_DMA+0x1a8>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d004      	beq.n	8001210 <HAL_ADC_Start_DMA+0xd0>
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a38      	ldr	r2, [pc, #224]	; (80012ec <HAL_ADC_Start_DMA+0x1ac>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d10d      	bne.n	800122c <HAL_ADC_Start_DMA+0xec>
 8001210:	4b35      	ldr	r3, [pc, #212]	; (80012e8 <HAL_ADC_Start_DMA+0x1a8>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001218:	2b00      	cmp	r3, #0
 800121a:	d007      	beq.n	800122c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001220:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001224:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001230:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d006      	beq.n	8001246 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123c:	f023 0206 	bic.w	r2, r3, #6
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	62da      	str	r2, [r3, #44]	; 0x2c
 8001244:	e002      	b.n	800124c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2200      	movs	r2, #0
 800124a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2200      	movs	r2, #0
 8001250:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	4a25      	ldr	r2, [pc, #148]	; (80012f0 <HAL_ADC_Start_DMA+0x1b0>)
 800125a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6a1b      	ldr	r3, [r3, #32]
 8001260:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <HAL_ADC_Start_DMA+0x1b4>)
 8001262:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	4a23      	ldr	r2, [pc, #140]	; (80012f8 <HAL_ADC_Start_DMA+0x1b8>)
 800126a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f06f 0202 	mvn.w	r2, #2
 8001274:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001284:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6a18      	ldr	r0, [r3, #32]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	334c      	adds	r3, #76	; 0x4c
 8001290:	4619      	mov	r1, r3
 8001292:	68ba      	ldr	r2, [r7, #8]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f000 fc79 	bl	8001b8c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80012a4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80012a8:	d108      	bne.n	80012bc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80012b8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80012ba:	e00f      	b.n	80012dc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689a      	ldr	r2, [r3, #8]
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80012ca:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80012cc:	e006      	b.n	80012dc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2200      	movs	r2, #0
 80012d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80012d6:	e001      	b.n	80012dc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40012400 	.word	0x40012400
 80012ec:	40012800 	.word	0x40012800
 80012f0:	080016b9 	.word	0x080016b9
 80012f4:	08001735 	.word	0x08001735
 80012f8:	08001751 	.word	0x08001751

080012fc <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001304:	2300      	movs	r3, #0
 8001306:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800130e:	2b01      	cmp	r3, #1
 8001310:	d101      	bne.n	8001316 <HAL_ADC_Stop_DMA+0x1a>
 8001312:	2302      	movs	r3, #2
 8001314:	e033      	b.n	800137e <HAL_ADC_Stop_DMA+0x82>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2201      	movs	r2, #1
 800131a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 f990 	bl	8001644 <ADC_ConversionStop_Disable>
 8001324:	4603      	mov	r3, r0
 8001326:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d122      	bne.n	8001374 <HAL_ADC_Stop_DMA+0x78>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800133c:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fc81 	bl	8001c4a <HAL_DMA_Abort>
 8001348:	4603      	mov	r3, r0
 800134a:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d10a      	bne.n	8001368 <HAL_ADC_Stop_DMA+0x6c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001356:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800135a:	f023 0301 	bic.w	r3, r3, #1
 800135e:	f043 0201 	orr.w	r2, r3, #1
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	629a      	str	r2, [r3, #40]	; 0x28
 8001366:	e005      	b.n	8001374 <HAL_ADC_Stop_DMA+0x78>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800136c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 800137c:	7bfb      	ldrb	r3, [r7, #15]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001394:	4618      	mov	r0, r3
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr

0800139e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80013a6:	bf00      	nop
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr

080013b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d101      	bne.n	80013d0 <HAL_ADC_ConfigChannel+0x20>
 80013cc:	2302      	movs	r3, #2
 80013ce:	e0dc      	b.n	800158a <HAL_ADC_ConfigChannel+0x1da>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2201      	movs	r2, #1
 80013d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2b06      	cmp	r3, #6
 80013de:	d81c      	bhi.n	800141a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	3b05      	subs	r3, #5
 80013f2:	221f      	movs	r2, #31
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	43db      	mvns	r3, r3
 80013fa:	4019      	ands	r1, r3
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	6818      	ldr	r0, [r3, #0]
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	3b05      	subs	r3, #5
 800140c:	fa00 f203 	lsl.w	r2, r0, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	430a      	orrs	r2, r1
 8001416:	635a      	str	r2, [r3, #52]	; 0x34
 8001418:	e03c      	b.n	8001494 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2b0c      	cmp	r3, #12
 8001420:	d81c      	bhi.n	800145c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685a      	ldr	r2, [r3, #4]
 800142c:	4613      	mov	r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4413      	add	r3, r2
 8001432:	3b23      	subs	r3, #35	; 0x23
 8001434:	221f      	movs	r2, #31
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	4019      	ands	r1, r3
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	6818      	ldr	r0, [r3, #0]
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	3b23      	subs	r3, #35	; 0x23
 800144e:	fa00 f203 	lsl.w	r2, r0, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	430a      	orrs	r2, r1
 8001458:	631a      	str	r2, [r3, #48]	; 0x30
 800145a:	e01b      	b.n	8001494 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	3b41      	subs	r3, #65	; 0x41
 800146e:	221f      	movs	r2, #31
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	43db      	mvns	r3, r3
 8001476:	4019      	ands	r1, r3
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	6818      	ldr	r0, [r3, #0]
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	3b41      	subs	r3, #65	; 0x41
 8001488:	fa00 f203 	lsl.w	r2, r0, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	430a      	orrs	r2, r1
 8001492:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b09      	cmp	r3, #9
 800149a:	d91c      	bls.n	80014d6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	68d9      	ldr	r1, [r3, #12]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	4613      	mov	r3, r2
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	3b1e      	subs	r3, #30
 80014ae:	2207      	movs	r2, #7
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	4019      	ands	r1, r3
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	6898      	ldr	r0, [r3, #8]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4613      	mov	r3, r2
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4413      	add	r3, r2
 80014c6:	3b1e      	subs	r3, #30
 80014c8:	fa00 f203 	lsl.w	r2, r0, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	60da      	str	r2, [r3, #12]
 80014d4:	e019      	b.n	800150a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	6919      	ldr	r1, [r3, #16]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	2207      	movs	r2, #7
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	43db      	mvns	r3, r3
 80014ee:	4019      	ands	r1, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	6898      	ldr	r0, [r3, #8]
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4613      	mov	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4413      	add	r3, r2
 80014fe:	fa00 f203 	lsl.w	r2, r0, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	430a      	orrs	r2, r1
 8001508:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b10      	cmp	r3, #16
 8001510:	d003      	beq.n	800151a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001516:	2b11      	cmp	r3, #17
 8001518:	d132      	bne.n	8001580 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a1d      	ldr	r2, [pc, #116]	; (8001594 <HAL_ADC_ConfigChannel+0x1e4>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d125      	bne.n	8001570 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d126      	bne.n	8001580 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001540:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b10      	cmp	r3, #16
 8001548:	d11a      	bne.n	8001580 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <HAL_ADC_ConfigChannel+0x1e8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a13      	ldr	r2, [pc, #76]	; (800159c <HAL_ADC_ConfigChannel+0x1ec>)
 8001550:	fba2 2303 	umull	r2, r3, r2, r3
 8001554:	0c9a      	lsrs	r2, r3, #18
 8001556:	4613      	mov	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001560:	e002      	b.n	8001568 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	3b01      	subs	r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1f9      	bne.n	8001562 <HAL_ADC_ConfigChannel+0x1b2>
 800156e:	e007      	b.n	8001580 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001574:	f043 0220 	orr.w	r2, r3, #32
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001588:	7bfb      	ldrb	r3, [r7, #15]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	40012400 	.word	0x40012400
 8001598:	20000004 	.word	0x20000004
 800159c:	431bde83 	.word	0x431bde83

080015a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d039      	beq.n	8001632 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f042 0201 	orr.w	r2, r2, #1
 80015cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80015ce:	4b1b      	ldr	r3, [pc, #108]	; (800163c <ADC_Enable+0x9c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a1b      	ldr	r2, [pc, #108]	; (8001640 <ADC_Enable+0xa0>)
 80015d4:	fba2 2303 	umull	r2, r3, r2, r3
 80015d8:	0c9b      	lsrs	r3, r3, #18
 80015da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80015dc:	e002      	b.n	80015e4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	3b01      	subs	r3, #1
 80015e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f9      	bne.n	80015de <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80015ea:	f7ff fbf7 	bl	8000ddc <HAL_GetTick>
 80015ee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80015f0:	e018      	b.n	8001624 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80015f2:	f7ff fbf3 	bl	8000ddc <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d911      	bls.n	8001624 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001604:	f043 0210 	orr.w	r2, r3, #16
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001610:	f043 0201 	orr.w	r2, r3, #1
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e007      	b.n	8001634 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	2b01      	cmp	r3, #1
 8001630:	d1df      	bne.n	80015f2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000004 	.word	0x20000004
 8001640:	431bde83 	.word	0x431bde83

08001644 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b01      	cmp	r3, #1
 800165c:	d127      	bne.n	80016ae <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 0201 	bic.w	r2, r2, #1
 800166c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800166e:	f7ff fbb5 	bl	8000ddc <HAL_GetTick>
 8001672:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001674:	e014      	b.n	80016a0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001676:	f7ff fbb1 	bl	8000ddc <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d90d      	bls.n	80016a0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001688:	f043 0210 	orr.w	r2, r3, #16
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001694:	f043 0201 	orr.w	r2, r3, #1
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e007      	b.n	80016b0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d0e3      	beq.n	8001676 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d127      	bne.n	8001722 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80016e8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80016ec:	d115      	bne.n	800171a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d111      	bne.n	800171a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001706:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d105      	bne.n	800171a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001712:	f043 0201 	orr.w	r2, r3, #1
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800171a:	68f8      	ldr	r0, [r7, #12]
 800171c:	f7ff f838 	bl	8000790 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001720:	e004      	b.n	800172c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	6a1b      	ldr	r3, [r3, #32]
 8001726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	4798      	blx	r3
}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001740:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f7ff f8b8 	bl	80008b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001762:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176e:	f043 0204 	orr.w	r2, r3, #4
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f7ff fe11 	bl	800139e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b087      	sub	sp, #28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800179a:	2b01      	cmp	r3, #1
 800179c:	d101      	bne.n	80017a2 <HAL_ADCEx_Calibration_Start+0x1e>
 800179e:	2302      	movs	r3, #2
 80017a0:	e086      	b.n	80018b0 <HAL_ADCEx_Calibration_Start+0x12c>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2201      	movs	r2, #1
 80017a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ff4a 	bl	8001644 <ADC_ConversionStop_Disable>
 80017b0:	4603      	mov	r3, r0
 80017b2:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d175      	bne.n	80018a6 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017c2:	f023 0302 	bic.w	r3, r3, #2
 80017c6:	f043 0202 	orr.w	r2, r3, #2
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80017ce:	4b3a      	ldr	r3, [pc, #232]	; (80018b8 <HAL_ADCEx_Calibration_Start+0x134>)
 80017d0:	681c      	ldr	r4, [r3, #0]
 80017d2:	2002      	movs	r0, #2
 80017d4:	f002 f8d2 	bl	800397c <HAL_RCCEx_GetPeriphCLKFreq>
 80017d8:	4603      	mov	r3, r0
 80017da:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80017de:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80017e0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80017e2:	e002      	b.n	80017ea <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	3b01      	subs	r3, #1
 80017e8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1f9      	bne.n	80017e4 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff fed5 	bl	80015a0 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	689a      	ldr	r2, [r3, #8]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f042 0208 	orr.w	r2, r2, #8
 8001804:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001806:	f7ff fae9 	bl	8000ddc <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800180c:	e014      	b.n	8001838 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800180e:	f7ff fae5 	bl	8000ddc <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b0a      	cmp	r3, #10
 800181a:	d90d      	bls.n	8001838 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001820:	f023 0312 	bic.w	r3, r3, #18
 8001824:	f043 0210 	orr.w	r2, r3, #16
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e03b      	b.n	80018b0 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 0308 	and.w	r3, r3, #8
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1e3      	bne.n	800180e <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f042 0204 	orr.w	r2, r2, #4
 8001854:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001856:	f7ff fac1 	bl	8000ddc <HAL_GetTick>
 800185a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800185c:	e014      	b.n	8001888 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800185e:	f7ff fabd 	bl	8000ddc <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b0a      	cmp	r3, #10
 800186a:	d90d      	bls.n	8001888 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001870:	f023 0312 	bic.w	r3, r3, #18
 8001874:	f043 0210 	orr.w	r2, r3, #16
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2200      	movs	r2, #0
 8001880:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e013      	b.n	80018b0 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1e3      	bne.n	800185e <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189a:	f023 0303 	bic.w	r3, r3, #3
 800189e:	f043 0201 	orr.w	r2, r3, #1
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80018ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	371c      	adds	r7, #28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd90      	pop	{r4, r7, pc}
 80018b8:	20000004 	.word	0x20000004

080018bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018d8:	4013      	ands	r3, r2
 80018da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <__NVIC_GetPriorityGrouping+0x18>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	f003 0307 	and.w	r3, r3, #7
}
 8001912:	4618      	mov	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	2b00      	cmp	r3, #0
 8001930:	db0b      	blt.n	800194a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f003 021f 	and.w	r2, r3, #31
 8001938:	4906      	ldr	r1, [pc, #24]	; (8001954 <__NVIC_EnableIRQ+0x34>)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	2001      	movs	r0, #1
 8001942:	fa00 f202 	lsl.w	r2, r0, r2
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	e000e100 	.word	0xe000e100

08001958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	6039      	str	r1, [r7, #0]
 8001962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001968:	2b00      	cmp	r3, #0
 800196a:	db0a      	blt.n	8001982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	b2da      	uxtb	r2, r3
 8001970:	490c      	ldr	r1, [pc, #48]	; (80019a4 <__NVIC_SetPriority+0x4c>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	0112      	lsls	r2, r2, #4
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	440b      	add	r3, r1
 800197c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001980:	e00a      	b.n	8001998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	b2da      	uxtb	r2, r3
 8001986:	4908      	ldr	r1, [pc, #32]	; (80019a8 <__NVIC_SetPriority+0x50>)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	3b04      	subs	r3, #4
 8001990:	0112      	lsls	r2, r2, #4
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	440b      	add	r3, r1
 8001996:	761a      	strb	r2, [r3, #24]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000e100 	.word	0xe000e100
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b089      	sub	sp, #36	; 0x24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f1c3 0307 	rsb	r3, r3, #7
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	bf28      	it	cs
 80019ca:	2304      	movcs	r3, #4
 80019cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	3304      	adds	r3, #4
 80019d2:	2b06      	cmp	r3, #6
 80019d4:	d902      	bls.n	80019dc <NVIC_EncodePriority+0x30>
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3b03      	subs	r3, #3
 80019da:	e000      	b.n	80019de <NVIC_EncodePriority+0x32>
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43da      	mvns	r2, r3
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	401a      	ands	r2, r3
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f4:	f04f 31ff 	mov.w	r1, #4294967295
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	fa01 f303 	lsl.w	r3, r1, r3
 80019fe:	43d9      	mvns	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a04:	4313      	orrs	r3, r2
         );
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3724      	adds	r7, #36	; 0x24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a20:	d301      	bcc.n	8001a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00f      	b.n	8001a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <SysTick_Config+0x40>)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a2e:	210f      	movs	r1, #15
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295
 8001a34:	f7ff ff90 	bl	8001958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <SysTick_Config+0x40>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <SysTick_Config+0x40>)
 8001a40:	2207      	movs	r2, #7
 8001a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	e000e010 	.word	0xe000e010

08001a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff2d 	bl	80018bc <__NVIC_SetPriorityGrouping>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
 8001a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a7c:	f7ff ff42 	bl	8001904 <__NVIC_GetPriorityGrouping>
 8001a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	68b9      	ldr	r1, [r7, #8]
 8001a86:	6978      	ldr	r0, [r7, #20]
 8001a88:	f7ff ff90 	bl	80019ac <NVIC_EncodePriority>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff5f 	bl	8001958 <__NVIC_SetPriority>
}
 8001a9a:	bf00      	nop
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff ff35 	bl	8001920 <__NVIC_EnableIRQ>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f7ff ffa2 	bl	8001a10 <SysTick_Config>
 8001acc:	4603      	mov	r3, r0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e043      	b.n	8001b76 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	4b22      	ldr	r3, [pc, #136]	; (8001b80 <HAL_DMA_Init+0xa8>)
 8001af6:	4413      	add	r3, r2
 8001af8:	4a22      	ldr	r2, [pc, #136]	; (8001b84 <HAL_DMA_Init+0xac>)
 8001afa:	fba2 2303 	umull	r2, r3, r2, r3
 8001afe:	091b      	lsrs	r3, r3, #4
 8001b00:	009a      	lsls	r2, r3, #2
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a1f      	ldr	r2, [pc, #124]	; (8001b88 <HAL_DMA_Init+0xb0>)
 8001b0a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2202      	movs	r2, #2
 8001b10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b22:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001b26:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	bffdfff8 	.word	0xbffdfff8
 8001b84:	cccccccd 	.word	0xcccccccd
 8001b88:	40020000 	.word	0x40020000

08001b8c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
 8001b98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d101      	bne.n	8001bac <HAL_DMA_Start_IT+0x20>
 8001ba8:	2302      	movs	r3, #2
 8001baa:	e04a      	b.n	8001c42 <HAL_DMA_Start_IT+0xb6>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d13a      	bne.n	8001c34 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f022 0201 	bic.w	r2, r2, #1
 8001bda:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 f972 	bl	8001ecc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 020e 	orr.w	r2, r2, #14
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	e00f      	b.n	8001c22 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 0204 	bic.w	r2, r2, #4
 8001c10:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 020a 	orr.w	r2, r2, #10
 8001c20:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f042 0201 	orr.w	r2, r2, #1
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	e005      	b.n	8001c40 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001c40:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b085      	sub	sp, #20
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c52:	2300      	movs	r3, #0
 8001c54:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d008      	beq.n	8001c72 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2204      	movs	r2, #4
 8001c64:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e020      	b.n	8001cb4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f022 020e 	bic.w	r2, r2, #14
 8001c80:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 0201 	bic.w	r2, r2, #1
 8001c90:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
	...

08001cc0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cdc:	2204      	movs	r2, #4
 8001cde:	409a      	lsls	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d04f      	beq.n	8001d88 <HAL_DMA_IRQHandler+0xc8>
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d04a      	beq.n	8001d88 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0320 	and.w	r3, r3, #32
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d107      	bne.n	8001d10 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0204 	bic.w	r2, r2, #4
 8001d0e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a66      	ldr	r2, [pc, #408]	; (8001eb0 <HAL_DMA_IRQHandler+0x1f0>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d029      	beq.n	8001d6e <HAL_DMA_IRQHandler+0xae>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a65      	ldr	r2, [pc, #404]	; (8001eb4 <HAL_DMA_IRQHandler+0x1f4>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d022      	beq.n	8001d6a <HAL_DMA_IRQHandler+0xaa>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a63      	ldr	r2, [pc, #396]	; (8001eb8 <HAL_DMA_IRQHandler+0x1f8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d01a      	beq.n	8001d64 <HAL_DMA_IRQHandler+0xa4>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a62      	ldr	r2, [pc, #392]	; (8001ebc <HAL_DMA_IRQHandler+0x1fc>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d012      	beq.n	8001d5e <HAL_DMA_IRQHandler+0x9e>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a60      	ldr	r2, [pc, #384]	; (8001ec0 <HAL_DMA_IRQHandler+0x200>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d00a      	beq.n	8001d58 <HAL_DMA_IRQHandler+0x98>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a5f      	ldr	r2, [pc, #380]	; (8001ec4 <HAL_DMA_IRQHandler+0x204>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d102      	bne.n	8001d52 <HAL_DMA_IRQHandler+0x92>
 8001d4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d50:	e00e      	b.n	8001d70 <HAL_DMA_IRQHandler+0xb0>
 8001d52:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001d56:	e00b      	b.n	8001d70 <HAL_DMA_IRQHandler+0xb0>
 8001d58:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001d5c:	e008      	b.n	8001d70 <HAL_DMA_IRQHandler+0xb0>
 8001d5e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d62:	e005      	b.n	8001d70 <HAL_DMA_IRQHandler+0xb0>
 8001d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d68:	e002      	b.n	8001d70 <HAL_DMA_IRQHandler+0xb0>
 8001d6a:	2340      	movs	r3, #64	; 0x40
 8001d6c:	e000      	b.n	8001d70 <HAL_DMA_IRQHandler+0xb0>
 8001d6e:	2304      	movs	r3, #4
 8001d70:	4a55      	ldr	r2, [pc, #340]	; (8001ec8 <HAL_DMA_IRQHandler+0x208>)
 8001d72:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 8094 	beq.w	8001ea6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001d86:	e08e      	b.n	8001ea6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	4013      	ands	r3, r2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d056      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x186>
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d051      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0320 	and.w	r3, r3, #32
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10b      	bne.n	8001dc8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 020a 	bic.w	r2, r2, #10
 8001dbe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a38      	ldr	r2, [pc, #224]	; (8001eb0 <HAL_DMA_IRQHandler+0x1f0>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d029      	beq.n	8001e26 <HAL_DMA_IRQHandler+0x166>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a37      	ldr	r2, [pc, #220]	; (8001eb4 <HAL_DMA_IRQHandler+0x1f4>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d022      	beq.n	8001e22 <HAL_DMA_IRQHandler+0x162>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a35      	ldr	r2, [pc, #212]	; (8001eb8 <HAL_DMA_IRQHandler+0x1f8>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d01a      	beq.n	8001e1c <HAL_DMA_IRQHandler+0x15c>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a34      	ldr	r2, [pc, #208]	; (8001ebc <HAL_DMA_IRQHandler+0x1fc>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d012      	beq.n	8001e16 <HAL_DMA_IRQHandler+0x156>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a32      	ldr	r2, [pc, #200]	; (8001ec0 <HAL_DMA_IRQHandler+0x200>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d00a      	beq.n	8001e10 <HAL_DMA_IRQHandler+0x150>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a31      	ldr	r2, [pc, #196]	; (8001ec4 <HAL_DMA_IRQHandler+0x204>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d102      	bne.n	8001e0a <HAL_DMA_IRQHandler+0x14a>
 8001e04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001e08:	e00e      	b.n	8001e28 <HAL_DMA_IRQHandler+0x168>
 8001e0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e0e:	e00b      	b.n	8001e28 <HAL_DMA_IRQHandler+0x168>
 8001e10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e14:	e008      	b.n	8001e28 <HAL_DMA_IRQHandler+0x168>
 8001e16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e1a:	e005      	b.n	8001e28 <HAL_DMA_IRQHandler+0x168>
 8001e1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e20:	e002      	b.n	8001e28 <HAL_DMA_IRQHandler+0x168>
 8001e22:	2320      	movs	r3, #32
 8001e24:	e000      	b.n	8001e28 <HAL_DMA_IRQHandler+0x168>
 8001e26:	2302      	movs	r3, #2
 8001e28:	4a27      	ldr	r2, [pc, #156]	; (8001ec8 <HAL_DMA_IRQHandler+0x208>)
 8001e2a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d034      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001e44:	e02f      	b.n	8001ea6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	2208      	movs	r2, #8
 8001e4c:	409a      	lsls	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d028      	beq.n	8001ea8 <HAL_DMA_IRQHandler+0x1e8>
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d023      	beq.n	8001ea8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 020e 	bic.w	r2, r2, #14
 8001e6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e78:	2101      	movs	r1, #1
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d004      	beq.n	8001ea8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	4798      	blx	r3
    }
  }
  return;
 8001ea6:	bf00      	nop
 8001ea8:	bf00      	nop
}
 8001eaa:	3710      	adds	r7, #16
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40020008 	.word	0x40020008
 8001eb4:	4002001c 	.word	0x4002001c
 8001eb8:	40020030 	.word	0x40020030
 8001ebc:	40020044 	.word	0x40020044
 8001ec0:	40020058 	.word	0x40020058
 8001ec4:	4002006c 	.word	0x4002006c
 8001ec8:	40020000 	.word	0x40020000

08001ecc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
 8001ed8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b10      	cmp	r3, #16
 8001ef8:	d108      	bne.n	8001f0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f0a:	e007      	b.n	8001f1c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	60da      	str	r2, [r3, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bc80      	pop	{r7}
 8001f24:	4770      	bx	lr
	...

08001f28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b08b      	sub	sp, #44	; 0x2c
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f36:	2300      	movs	r3, #0
 8001f38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f3a:	e127      	b.n	800218c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	69fa      	ldr	r2, [r7, #28]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	f040 8116 	bne.w	8002186 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b12      	cmp	r3, #18
 8001f60:	d034      	beq.n	8001fcc <HAL_GPIO_Init+0xa4>
 8001f62:	2b12      	cmp	r3, #18
 8001f64:	d80d      	bhi.n	8001f82 <HAL_GPIO_Init+0x5a>
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d02b      	beq.n	8001fc2 <HAL_GPIO_Init+0x9a>
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d804      	bhi.n	8001f78 <HAL_GPIO_Init+0x50>
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d031      	beq.n	8001fd6 <HAL_GPIO_Init+0xae>
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d01c      	beq.n	8001fb0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f76:	e048      	b.n	800200a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f78:	2b03      	cmp	r3, #3
 8001f7a:	d043      	beq.n	8002004 <HAL_GPIO_Init+0xdc>
 8001f7c:	2b11      	cmp	r3, #17
 8001f7e:	d01b      	beq.n	8001fb8 <HAL_GPIO_Init+0x90>
          break;
 8001f80:	e043      	b.n	800200a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f82:	4a89      	ldr	r2, [pc, #548]	; (80021a8 <HAL_GPIO_Init+0x280>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d026      	beq.n	8001fd6 <HAL_GPIO_Init+0xae>
 8001f88:	4a87      	ldr	r2, [pc, #540]	; (80021a8 <HAL_GPIO_Init+0x280>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d806      	bhi.n	8001f9c <HAL_GPIO_Init+0x74>
 8001f8e:	4a87      	ldr	r2, [pc, #540]	; (80021ac <HAL_GPIO_Init+0x284>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d020      	beq.n	8001fd6 <HAL_GPIO_Init+0xae>
 8001f94:	4a86      	ldr	r2, [pc, #536]	; (80021b0 <HAL_GPIO_Init+0x288>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d01d      	beq.n	8001fd6 <HAL_GPIO_Init+0xae>
          break;
 8001f9a:	e036      	b.n	800200a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f9c:	4a85      	ldr	r2, [pc, #532]	; (80021b4 <HAL_GPIO_Init+0x28c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d019      	beq.n	8001fd6 <HAL_GPIO_Init+0xae>
 8001fa2:	4a85      	ldr	r2, [pc, #532]	; (80021b8 <HAL_GPIO_Init+0x290>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d016      	beq.n	8001fd6 <HAL_GPIO_Init+0xae>
 8001fa8:	4a84      	ldr	r2, [pc, #528]	; (80021bc <HAL_GPIO_Init+0x294>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d013      	beq.n	8001fd6 <HAL_GPIO_Init+0xae>
          break;
 8001fae:	e02c      	b.n	800200a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	623b      	str	r3, [r7, #32]
          break;
 8001fb6:	e028      	b.n	800200a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	623b      	str	r3, [r7, #32]
          break;
 8001fc0:	e023      	b.n	800200a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	3308      	adds	r3, #8
 8001fc8:	623b      	str	r3, [r7, #32]
          break;
 8001fca:	e01e      	b.n	800200a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	330c      	adds	r3, #12
 8001fd2:	623b      	str	r3, [r7, #32]
          break;
 8001fd4:	e019      	b.n	800200a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d102      	bne.n	8001fe4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fde:	2304      	movs	r3, #4
 8001fe0:	623b      	str	r3, [r7, #32]
          break;
 8001fe2:	e012      	b.n	800200a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d105      	bne.n	8001ff8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fec:	2308      	movs	r3, #8
 8001fee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69fa      	ldr	r2, [r7, #28]
 8001ff4:	611a      	str	r2, [r3, #16]
          break;
 8001ff6:	e008      	b.n	800200a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff8:	2308      	movs	r3, #8
 8001ffa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	615a      	str	r2, [r3, #20]
          break;
 8002002:	e002      	b.n	800200a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002004:	2300      	movs	r3, #0
 8002006:	623b      	str	r3, [r7, #32]
          break;
 8002008:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	2bff      	cmp	r3, #255	; 0xff
 800200e:	d801      	bhi.n	8002014 <HAL_GPIO_Init+0xec>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	e001      	b.n	8002018 <HAL_GPIO_Init+0xf0>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3304      	adds	r3, #4
 8002018:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	2bff      	cmp	r3, #255	; 0xff
 800201e:	d802      	bhi.n	8002026 <HAL_GPIO_Init+0xfe>
 8002020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	e002      	b.n	800202c <HAL_GPIO_Init+0x104>
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	3b08      	subs	r3, #8
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	210f      	movs	r1, #15
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	fa01 f303 	lsl.w	r3, r1, r3
 800203a:	43db      	mvns	r3, r3
 800203c:	401a      	ands	r2, r3
 800203e:	6a39      	ldr	r1, [r7, #32]
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	431a      	orrs	r2, r3
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 8096 	beq.w	8002186 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800205a:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_GPIO_Init+0x298>)
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	4a58      	ldr	r2, [pc, #352]	; (80021c0 <HAL_GPIO_Init+0x298>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6193      	str	r3, [r2, #24]
 8002066:	4b56      	ldr	r3, [pc, #344]	; (80021c0 <HAL_GPIO_Init+0x298>)
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002072:	4a54      	ldr	r2, [pc, #336]	; (80021c4 <HAL_GPIO_Init+0x29c>)
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	089b      	lsrs	r3, r3, #2
 8002078:	3302      	adds	r3, #2
 800207a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	220f      	movs	r2, #15
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	4013      	ands	r3, r2
 8002094:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a4b      	ldr	r2, [pc, #300]	; (80021c8 <HAL_GPIO_Init+0x2a0>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d013      	beq.n	80020c6 <HAL_GPIO_Init+0x19e>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a4a      	ldr	r2, [pc, #296]	; (80021cc <HAL_GPIO_Init+0x2a4>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d00d      	beq.n	80020c2 <HAL_GPIO_Init+0x19a>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a49      	ldr	r2, [pc, #292]	; (80021d0 <HAL_GPIO_Init+0x2a8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d007      	beq.n	80020be <HAL_GPIO_Init+0x196>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a48      	ldr	r2, [pc, #288]	; (80021d4 <HAL_GPIO_Init+0x2ac>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d101      	bne.n	80020ba <HAL_GPIO_Init+0x192>
 80020b6:	2303      	movs	r3, #3
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x1a0>
 80020ba:	2304      	movs	r3, #4
 80020bc:	e004      	b.n	80020c8 <HAL_GPIO_Init+0x1a0>
 80020be:	2302      	movs	r3, #2
 80020c0:	e002      	b.n	80020c8 <HAL_GPIO_Init+0x1a0>
 80020c2:	2301      	movs	r3, #1
 80020c4:	e000      	b.n	80020c8 <HAL_GPIO_Init+0x1a0>
 80020c6:	2300      	movs	r3, #0
 80020c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020ca:	f002 0203 	and.w	r2, r2, #3
 80020ce:	0092      	lsls	r2, r2, #2
 80020d0:	4093      	lsls	r3, r2
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020d8:	493a      	ldr	r1, [pc, #232]	; (80021c4 <HAL_GPIO_Init+0x29c>)
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	089b      	lsrs	r3, r3, #2
 80020de:	3302      	adds	r3, #2
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d006      	beq.n	8002100 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020f2:	4b39      	ldr	r3, [pc, #228]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	4938      	ldr	r1, [pc, #224]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	600b      	str	r3, [r1, #0]
 80020fe:	e006      	b.n	800210e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002100:	4b35      	ldr	r3, [pc, #212]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	43db      	mvns	r3, r3
 8002108:	4933      	ldr	r1, [pc, #204]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 800210a:	4013      	ands	r3, r2
 800210c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d006      	beq.n	8002128 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800211a:	4b2f      	ldr	r3, [pc, #188]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 800211c:	685a      	ldr	r2, [r3, #4]
 800211e:	492e      	ldr	r1, [pc, #184]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	4313      	orrs	r3, r2
 8002124:	604b      	str	r3, [r1, #4]
 8002126:	e006      	b.n	8002136 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002128:	4b2b      	ldr	r3, [pc, #172]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	43db      	mvns	r3, r3
 8002130:	4929      	ldr	r1, [pc, #164]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002132:	4013      	ands	r3, r2
 8002134:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d006      	beq.n	8002150 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002142:	4b25      	ldr	r3, [pc, #148]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002144:	689a      	ldr	r2, [r3, #8]
 8002146:	4924      	ldr	r1, [pc, #144]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	4313      	orrs	r3, r2
 800214c:	608b      	str	r3, [r1, #8]
 800214e:	e006      	b.n	800215e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002150:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	43db      	mvns	r3, r3
 8002158:	491f      	ldr	r1, [pc, #124]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 800215a:	4013      	ands	r3, r2
 800215c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d006      	beq.n	8002178 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800216a:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	491a      	ldr	r1, [pc, #104]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	4313      	orrs	r3, r2
 8002174:	60cb      	str	r3, [r1, #12]
 8002176:	e006      	b.n	8002186 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002178:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	43db      	mvns	r3, r3
 8002180:	4915      	ldr	r1, [pc, #84]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8002182:	4013      	ands	r3, r2
 8002184:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002188:	3301      	adds	r3, #1
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	fa22 f303 	lsr.w	r3, r2, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	f47f aed0 	bne.w	8001f3c <HAL_GPIO_Init+0x14>
  }
}
 800219c:	bf00      	nop
 800219e:	372c      	adds	r7, #44	; 0x2c
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bc80      	pop	{r7}
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	10210000 	.word	0x10210000
 80021ac:	10110000 	.word	0x10110000
 80021b0:	10120000 	.word	0x10120000
 80021b4:	10310000 	.word	0x10310000
 80021b8:	10320000 	.word	0x10320000
 80021bc:	10220000 	.word	0x10220000
 80021c0:	40021000 	.word	0x40021000
 80021c4:	40010000 	.word	0x40010000
 80021c8:	40010800 	.word	0x40010800
 80021cc:	40010c00 	.word	0x40010c00
 80021d0:	40011000 	.word	0x40011000
 80021d4:	40011400 	.word	0x40011400
 80021d8:	40010400 	.word	0x40010400

080021dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	460b      	mov	r3, r1
 80021e6:	807b      	strh	r3, [r7, #2]
 80021e8:	4613      	mov	r3, r2
 80021ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021ec:	787b      	ldrb	r3, [r7, #1]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021f2:	887a      	ldrh	r2, [r7, #2]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021f8:	e003      	b.n	8002202 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021fa:	887b      	ldrh	r3, [r7, #2]
 80021fc:	041a      	lsls	r2, r3, #16
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	611a      	str	r2, [r3, #16]
}
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	bc80      	pop	{r7}
 800220a:	4770      	bx	lr

0800220c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002216:	4b08      	ldr	r3, [pc, #32]	; (8002238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002218:	695a      	ldr	r2, [r3, #20]
 800221a:	88fb      	ldrh	r3, [r7, #6]
 800221c:	4013      	ands	r3, r2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d006      	beq.n	8002230 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002222:	4a05      	ldr	r2, [pc, #20]	; (8002238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002228:	88fb      	ldrh	r3, [r7, #6]
 800222a:	4618      	mov	r0, r3
 800222c:	f7fe fa94 	bl	8000758 <HAL_GPIO_EXTI_Callback>
  }
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40010400 	.word	0x40010400

0800223c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800223c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800223e:	b08b      	sub	sp, #44	; 0x2c
 8002240:	af06      	add	r7, sp, #24
 8002242:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e0d3      	b.n	80023f6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d106      	bne.n	8002268 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f004 fd10 	bl	8006c88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2203      	movs	r2, #3
 800226c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f001 fe81 	bl	8003f7c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	603b      	str	r3, [r7, #0]
 8002280:	687e      	ldr	r6, [r7, #4]
 8002282:	466d      	mov	r5, sp
 8002284:	f106 0410 	add.w	r4, r6, #16
 8002288:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800228a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800228c:	6823      	ldr	r3, [r4, #0]
 800228e:	602b      	str	r3, [r5, #0]
 8002290:	1d33      	adds	r3, r6, #4
 8002292:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002294:	6838      	ldr	r0, [r7, #0]
 8002296:	f001 fe4a 	bl	8003f2e <USB_CoreInit>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d005      	beq.n	80022ac <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2202      	movs	r2, #2
 80022a4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e0a4      	b.n	80023f6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2100      	movs	r1, #0
 80022b2:	4618      	mov	r0, r3
 80022b4:	f001 fe7e 	bl	8003fb4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022b8:	2300      	movs	r3, #0
 80022ba:	73fb      	strb	r3, [r7, #15]
 80022bc:	e035      	b.n	800232a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	015b      	lsls	r3, r3, #5
 80022c4:	4413      	add	r3, r2
 80022c6:	3329      	adds	r3, #41	; 0x29
 80022c8:	2201      	movs	r2, #1
 80022ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	015b      	lsls	r3, r3, #5
 80022d2:	4413      	add	r3, r2
 80022d4:	3328      	adds	r3, #40	; 0x28
 80022d6:	7bfa      	ldrb	r2, [r7, #15]
 80022d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	7bfa      	ldrb	r2, [r7, #15]
 80022de:	b291      	uxth	r1, r2
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	015b      	lsls	r3, r3, #5
 80022e4:	4413      	add	r3, r2
 80022e6:	3336      	adds	r3, #54	; 0x36
 80022e8:	460a      	mov	r2, r1
 80022ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	015b      	lsls	r3, r3, #5
 80022f2:	4413      	add	r3, r2
 80022f4:	332b      	adds	r3, #43	; 0x2b
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	015b      	lsls	r3, r3, #5
 8002300:	4413      	add	r3, r2
 8002302:	3338      	adds	r3, #56	; 0x38
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002308:	7bfb      	ldrb	r3, [r7, #15]
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	015b      	lsls	r3, r3, #5
 800230e:	4413      	add	r3, r2
 8002310:	333c      	adds	r3, #60	; 0x3c
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	3302      	adds	r3, #2
 800231c:	015b      	lsls	r3, r3, #5
 800231e:	4413      	add	r3, r2
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	3301      	adds	r3, #1
 8002328:	73fb      	strb	r3, [r7, #15]
 800232a:	7bfa      	ldrb	r2, [r7, #15]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	429a      	cmp	r2, r3
 8002332:	d3c4      	bcc.n	80022be <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002334:	2300      	movs	r3, #0
 8002336:	73fb      	strb	r3, [r7, #15]
 8002338:	e031      	b.n	800239e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	015b      	lsls	r3, r3, #5
 8002340:	4413      	add	r3, r2
 8002342:	f203 1329 	addw	r3, r3, #297	; 0x129
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800234a:	7bfb      	ldrb	r3, [r7, #15]
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	015b      	lsls	r3, r3, #5
 8002350:	4413      	add	r3, r2
 8002352:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002356:	7bfa      	ldrb	r2, [r7, #15]
 8002358:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	015b      	lsls	r3, r3, #5
 8002360:	4413      	add	r3, r2
 8002362:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800236a:	7bfb      	ldrb	r3, [r7, #15]
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	015b      	lsls	r3, r3, #5
 8002370:	4413      	add	r3, r2
 8002372:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8002376:	2200      	movs	r2, #0
 8002378:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	015b      	lsls	r3, r3, #5
 8002380:	4413      	add	r3, r2
 8002382:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	330a      	adds	r3, #10
 8002390:	015b      	lsls	r3, r3, #5
 8002392:	4413      	add	r3, r2
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002398:	7bfb      	ldrb	r3, [r7, #15]
 800239a:	3301      	adds	r3, #1
 800239c:	73fb      	strb	r3, [r7, #15]
 800239e:	7bfa      	ldrb	r2, [r7, #15]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d3c8      	bcc.n	800233a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	603b      	str	r3, [r7, #0]
 80023ae:	687e      	ldr	r6, [r7, #4]
 80023b0:	466d      	mov	r5, sp
 80023b2:	f106 0410 	add.w	r4, r6, #16
 80023b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023ba:	6823      	ldr	r3, [r4, #0]
 80023bc:	602b      	str	r3, [r5, #0]
 80023be:	1d33      	adds	r3, r6, #4
 80023c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023c2:	6838      	ldr	r0, [r7, #0]
 80023c4:	f001 fe02 	bl	8003fcc <USB_DevInit>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d005      	beq.n	80023da <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2202      	movs	r2, #2
 80023d2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e00d      	b.n	80023f6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f002 fe3f 	bl	8005072 <USB_DevDisconnect>

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3714      	adds	r7, #20
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023fe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800240c:	2b01      	cmp	r3, #1
 800240e:	d101      	bne.n	8002414 <HAL_PCD_Start+0x16>
 8002410:	2302      	movs	r3, #2
 8002412:	e016      	b.n	8002442 <HAL_PCD_Start+0x44>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800241c:	2101      	movs	r1, #1
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f004 fea1 	bl	8007166 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4618      	mov	r0, r3
 800242a:	f002 fe18 	bl	800505e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f001 fd8b 	bl	8003f4e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f002 fe15 	bl	8005086 <USB_ReadInterrupts>
 800245c:	4603      	mov	r3, r0
 800245e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002466:	d102      	bne.n	800246e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 faf3 	bl	8002a54 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f002 fe07 	bl	8005086 <USB_ReadInterrupts>
 8002478:	4603      	mov	r3, r0
 800247a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002482:	d112      	bne.n	80024aa <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800248c:	b29a      	uxth	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002496:	b292      	uxth	r2, r2
 8002498:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f004 fc70 	bl	8006d82 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80024a2:	2100      	movs	r1, #0
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f8de 	bl	8002666 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f002 fde9 	bl	8005086 <USB_ReadInterrupts>
 80024b4:	4603      	mov	r3, r0
 80024b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024be:	d10b      	bne.n	80024d8 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80024d2:	b292      	uxth	r2, r2
 80024d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f002 fdd2 	bl	8005086 <USB_ReadInterrupts>
 80024e2:	4603      	mov	r3, r0
 80024e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024ec:	d10b      	bne.n	8002506 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002500:	b292      	uxth	r2, r2
 8002502:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f002 fdbb 	bl	8005086 <USB_ReadInterrupts>
 8002510:	4603      	mov	r3, r0
 8002512:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800251a:	d126      	bne.n	800256a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002524:	b29a      	uxth	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 0204 	bic.w	r2, r2, #4
 800252e:	b292      	uxth	r2, r2
 8002530:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800253c:	b29a      	uxth	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0208 	bic.w	r2, r2, #8
 8002546:	b292      	uxth	r2, r2
 8002548:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f004 fc51 	bl	8006df4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800255a:	b29a      	uxth	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002564:	b292      	uxth	r2, r2
 8002566:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f002 fd89 	bl	8005086 <USB_ReadInterrupts>
 8002574:	4603      	mov	r3, r0
 8002576:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800257a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800257e:	d13d      	bne.n	80025fc <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002588:	b29a      	uxth	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0208 	orr.w	r2, r2, #8
 8002592:	b292      	uxth	r2, r2
 8002594:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025aa:	b292      	uxth	r2, r2
 80025ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f042 0204 	orr.w	r2, r2, #4
 80025c2:	b292      	uxth	r2, r2
 80025c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f002 fd5a 	bl	8005086 <USB_ReadInterrupts>
 80025d2:	4603      	mov	r3, r0
 80025d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025dc:	d10b      	bne.n	80025f6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80025f0:	b292      	uxth	r2, r2
 80025f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f004 fbe2 	bl	8006dc0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4618      	mov	r0, r3
 8002602:	f002 fd40 	bl	8005086 <USB_ReadInterrupts>
 8002606:	4603      	mov	r3, r0
 8002608:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800260c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002610:	d10e      	bne.n	8002630 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800261a:	b29a      	uxth	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002624:	b292      	uxth	r2, r2
 8002626:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f004 fb9b 	bl	8006d66 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	f002 fd26 	bl	8005086 <USB_ReadInterrupts>
 800263a:	4603      	mov	r3, r0
 800263c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002640:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002644:	d10b      	bne.n	800265e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800264e:	b29a      	uxth	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002658:	b292      	uxth	r2, r2
 800265a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	460b      	mov	r3, r1
 8002670:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_PCD_SetAddress+0x1a>
 800267c:	2302      	movs	r3, #2
 800267e:	e013      	b.n	80026a8 <HAL_PCD_SetAddress+0x42>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	78fa      	ldrb	r2, [r7, #3]
 800268c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f002 fccd 	bl	8005038 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	4608      	mov	r0, r1
 80026ba:	4611      	mov	r1, r2
 80026bc:	461a      	mov	r2, r3
 80026be:	4603      	mov	r3, r0
 80026c0:	70fb      	strb	r3, [r7, #3]
 80026c2:	460b      	mov	r3, r1
 80026c4:	803b      	strh	r3, [r7, #0]
 80026c6:	4613      	mov	r3, r2
 80026c8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80026ca:	2300      	movs	r3, #0
 80026cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	da0b      	bge.n	80026ee <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026d6:	78fb      	ldrb	r3, [r7, #3]
 80026d8:	f003 0307 	and.w	r3, r3, #7
 80026dc:	015b      	lsls	r3, r3, #5
 80026de:	3328      	adds	r3, #40	; 0x28
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	4413      	add	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2201      	movs	r2, #1
 80026ea:	705a      	strb	r2, [r3, #1]
 80026ec:	e00b      	b.n	8002706 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	015b      	lsls	r3, r3, #5
 80026f6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	4413      	add	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002706:	78fb      	ldrb	r3, [r7, #3]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	b2da      	uxtb	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002712:	883a      	ldrh	r2, [r7, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	78ba      	ldrb	r2, [r7, #2]
 800271c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	785b      	ldrb	r3, [r3, #1]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d004      	beq.n	8002730 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	b29a      	uxth	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002730:	78bb      	ldrb	r3, [r7, #2]
 8002732:	2b02      	cmp	r3, #2
 8002734:	d102      	bne.n	800273c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_PCD_EP_Open+0x9a>
 8002746:	2302      	movs	r3, #2
 8002748:	e00e      	b.n	8002768 <HAL_PCD_EP_Open+0xb8>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68f9      	ldr	r1, [r7, #12]
 8002758:	4618      	mov	r0, r3
 800275a:	f001 fc5b 	bl	8004014 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8002766:	7afb      	ldrb	r3, [r7, #11]
}
 8002768:	4618      	mov	r0, r3
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800277c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002780:	2b00      	cmp	r3, #0
 8002782:	da0b      	bge.n	800279c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002784:	78fb      	ldrb	r3, [r7, #3]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	015b      	lsls	r3, r3, #5
 800278c:	3328      	adds	r3, #40	; 0x28
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	4413      	add	r3, r2
 8002792:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2201      	movs	r2, #1
 8002798:	705a      	strb	r2, [r3, #1]
 800279a:	e00b      	b.n	80027b4 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800279c:	78fb      	ldrb	r3, [r7, #3]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	015b      	lsls	r3, r3, #5
 80027a4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	4413      	add	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80027b4:	78fb      	ldrb	r3, [r7, #3]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_PCD_EP_Close+0x5e>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e00e      	b.n	80027ec <HAL_PCD_EP_Close+0x7c>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68f9      	ldr	r1, [r7, #12]
 80027dc:	4618      	mov	r0, r3
 80027de:	f001 ff07 	bl	80045f0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	607a      	str	r2, [r7, #4]
 80027fe:	603b      	str	r3, [r7, #0]
 8002800:	460b      	mov	r3, r1
 8002802:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002804:	7afb      	ldrb	r3, [r7, #11]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	015b      	lsls	r3, r3, #5
 800280c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	4413      	add	r3, r2
 8002814:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	683a      	ldr	r2, [r7, #0]
 8002820:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	2200      	movs	r2, #0
 8002826:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2200      	movs	r2, #0
 800282c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800282e:	7afb      	ldrb	r3, [r7, #11]
 8002830:	f003 0307 	and.w	r3, r3, #7
 8002834:	b2da      	uxtb	r2, r3
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800283a:	7afb      	ldrb	r3, [r7, #11]
 800283c:	f003 0307 	and.w	r3, r3, #7
 8002840:	2b00      	cmp	r3, #0
 8002842:	d106      	bne.n	8002852 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6979      	ldr	r1, [r7, #20]
 800284a:	4618      	mov	r0, r3
 800284c:	f002 f866 	bl	800491c <USB_EPStartXfer>
 8002850:	e005      	b.n	800285e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6979      	ldr	r1, [r7, #20]
 8002858:	4618      	mov	r0, r3
 800285a:	f002 f85f 	bl	800491c <USB_EPStartXfer>
  }

  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	460b      	mov	r3, r1
 8002872:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002874:	78fb      	ldrb	r3, [r7, #3]
 8002876:	f003 0307 	and.w	r3, r3, #7
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	330a      	adds	r3, #10
 800287e:	015b      	lsls	r3, r3, #5
 8002880:	4413      	add	r3, r2
 8002882:	3304      	adds	r3, #4
 8002884:	681b      	ldr	r3, [r3, #0]
}
 8002886:	4618      	mov	r0, r3
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr

08002890 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	607a      	str	r2, [r7, #4]
 800289a:	603b      	str	r3, [r7, #0]
 800289c:	460b      	mov	r3, r1
 800289e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028a0:	7afb      	ldrb	r3, [r7, #11]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	015b      	lsls	r3, r3, #5
 80028a8:	3328      	adds	r3, #40	; 0x28
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	4413      	add	r3, r2
 80028ae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	2200      	movs	r2, #0
 80028c0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	2201      	movs	r2, #1
 80028c6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028c8:	7afb      	ldrb	r3, [r7, #11]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80028d4:	7afb      	ldrb	r3, [r7, #11]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6979      	ldr	r1, [r7, #20]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f002 f819 	bl	800491c <USB_EPStartXfer>
 80028ea:	e005      	b.n	80028f8 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6979      	ldr	r1, [r7, #20]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f002 f812 	bl	800491c <USB_EPStartXfer>
  }

  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b084      	sub	sp, #16
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
 800290a:	460b      	mov	r3, r1
 800290c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800290e:	78fb      	ldrb	r3, [r7, #3]
 8002910:	f003 0207 	and.w	r2, r3, #7
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	429a      	cmp	r2, r3
 800291a:	d901      	bls.n	8002920 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e046      	b.n	80029ae <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002920:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002924:	2b00      	cmp	r3, #0
 8002926:	da0b      	bge.n	8002940 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002928:	78fb      	ldrb	r3, [r7, #3]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	015b      	lsls	r3, r3, #5
 8002930:	3328      	adds	r3, #40	; 0x28
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	4413      	add	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2201      	movs	r2, #1
 800293c:	705a      	strb	r2, [r3, #1]
 800293e:	e009      	b.n	8002954 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	015b      	lsls	r3, r3, #5
 8002944:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	4413      	add	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2201      	movs	r2, #1
 8002958:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800295a:	78fb      	ldrb	r3, [r7, #3]
 800295c:	f003 0307 	and.w	r3, r3, #7
 8002960:	b2da      	uxtb	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800296c:	2b01      	cmp	r3, #1
 800296e:	d101      	bne.n	8002974 <HAL_PCD_EP_SetStall+0x72>
 8002970:	2302      	movs	r3, #2
 8002972:	e01c      	b.n	80029ae <HAL_PCD_EP_SetStall+0xac>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68f9      	ldr	r1, [r7, #12]
 8002982:	4618      	mov	r0, r3
 8002984:	f002 fa82 	bl	8004e8c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002988:	78fb      	ldrb	r3, [r7, #3]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	2b00      	cmp	r3, #0
 8002990:	d108      	bne.n	80029a4 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800299c:	4619      	mov	r1, r3
 800299e:	4610      	mov	r0, r2
 80029a0:	f002 fb80 	bl	80050a4 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	460b      	mov	r3, r1
 80029c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80029c2:	78fb      	ldrb	r3, [r7, #3]
 80029c4:	f003 020f 	and.w	r2, r3, #15
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d901      	bls.n	80029d4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e03a      	b.n	8002a4a <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80029d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	da0b      	bge.n	80029f4 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029dc:	78fb      	ldrb	r3, [r7, #3]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	015b      	lsls	r3, r3, #5
 80029e4:	3328      	adds	r3, #40	; 0x28
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	4413      	add	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2201      	movs	r2, #1
 80029f0:	705a      	strb	r2, [r3, #1]
 80029f2:	e00b      	b.n	8002a0c <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029f4:	78fb      	ldrb	r3, [r7, #3]
 80029f6:	f003 0307 	and.w	r3, r3, #7
 80029fa:	015b      	lsls	r3, r3, #5
 80029fc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a12:	78fb      	ldrb	r3, [r7, #3]
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d101      	bne.n	8002a2c <HAL_PCD_EP_ClrStall+0x76>
 8002a28:	2302      	movs	r3, #2
 8002a2a:	e00e      	b.n	8002a4a <HAL_PCD_EP_ClrStall+0x94>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68f9      	ldr	r1, [r7, #12]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f002 fa68 	bl	8004f10 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
	...

08002a54 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b089      	sub	sp, #36	; 0x24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a5c:	e282      	b.n	8002f64 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002a66:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002a68:	8afb      	ldrh	r3, [r7, #22]
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	f003 030f 	and.w	r3, r3, #15
 8002a70:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8002a72:	7d7b      	ldrb	r3, [r7, #21]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f040 8142 	bne.w	8002cfe <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002a7a:	8afb      	ldrh	r3, [r7, #22]
 8002a7c:	f003 0310 	and.w	r3, r3, #16
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d151      	bne.n	8002b28 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a94:	b29c      	uxth	r4, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8002a9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	3328      	adds	r3, #40	; 0x28
 8002aaa:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	4413      	add	r3, r2
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	6812      	ldr	r2, [r2, #0]
 8002ac8:	4413      	add	r3, r2
 8002aca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ace:	881b      	ldrh	r3, [r3, #0]
 8002ad0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	695a      	ldr	r2, [r3, #20]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	441a      	add	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f004 f925 	bl	8006d38 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 8234 	beq.w	8002f64 <PCD_EP_ISR_Handler+0x510>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f040 822f 	bne.w	8002f64 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b12:	b2da      	uxtb	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	b292      	uxth	r2, r2
 8002b1a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002b26:	e21d      	b.n	8002f64 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002b2e:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	881b      	ldrh	r3, [r3, #0]
 8002b36:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002b38:	8a7b      	ldrh	r3, [r7, #18]
 8002b3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d033      	beq.n	8002baa <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	4413      	add	r3, r2
 8002b56:	3306      	adds	r3, #6
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	4413      	add	r3, r2
 8002b60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b64:	881b      	ldrh	r3, [r3, #0]
 8002b66:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6818      	ldr	r0, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	f002 fade 	bl	8005142 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	881b      	ldrh	r3, [r3, #0]
 8002b8c:	b29a      	uxth	r2, r3
 8002b8e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002b92:	4013      	ands	r3, r2
 8002b94:	b29c      	uxth	r4, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002b9e:	b292      	uxth	r2, r2
 8002ba0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f004 f89e 	bl	8006ce4 <HAL_PCD_SetupStageCallback>
 8002ba8:	e1dc      	b.n	8002f64 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002baa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f280 81d8 	bge.w	8002f64 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	b29c      	uxth	r4, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002bcc:	b292      	uxth	r2, r2
 8002bce:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	00db      	lsls	r3, r3, #3
 8002be2:	4413      	add	r3, r2
 8002be4:	3306      	adds	r3, #6
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6812      	ldr	r2, [r2, #0]
 8002bec:	4413      	add	r3, r2
 8002bee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d019      	beq.n	8002c38 <PCD_EP_ISR_Handler+0x1e4>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d015      	beq.n	8002c38 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6818      	ldr	r0, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6959      	ldr	r1, [r3, #20]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	f002 fa90 	bl	8005142 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	695a      	ldr	r2, [r3, #20]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	441a      	add	r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002c30:	2100      	movs	r1, #0
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f004 f868 	bl	8006d08 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	461c      	mov	r4, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	441c      	add	r4, r3
 8002c4a:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8002c4e:	461c      	mov	r4, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10e      	bne.n	8002c76 <PCD_EP_ISR_Handler+0x222>
 8002c58:	8823      	ldrh	r3, [r4, #0]
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	8023      	strh	r3, [r4, #0]
 8002c64:	8823      	ldrh	r3, [r4, #0]
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	8023      	strh	r3, [r4, #0]
 8002c74:	e02d      	b.n	8002cd2 <PCD_EP_ISR_Handler+0x27e>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	2b3e      	cmp	r3, #62	; 0x3e
 8002c7c:	d812      	bhi.n	8002ca4 <PCD_EP_ISR_Handler+0x250>
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	085b      	lsrs	r3, r3, #1
 8002c84:	61bb      	str	r3, [r7, #24]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d002      	beq.n	8002c98 <PCD_EP_ISR_Handler+0x244>
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	3301      	adds	r3, #1
 8002c96:	61bb      	str	r3, [r7, #24]
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	029b      	lsls	r3, r3, #10
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	8023      	strh	r3, [r4, #0]
 8002ca2:	e016      	b.n	8002cd2 <PCD_EP_ISR_Handler+0x27e>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	095b      	lsrs	r3, r3, #5
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <PCD_EP_ISR_Handler+0x26a>
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	61bb      	str	r3, [r7, #24]
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	029b      	lsls	r3, r3, #10
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	881b      	ldrh	r3, [r3, #0]
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ce2:	b29c      	uxth	r4, r3
 8002ce4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002ce8:	b29c      	uxth	r4, r3
 8002cea:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002cee:	b29c      	uxth	r4, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	4ba2      	ldr	r3, [pc, #648]	; (8002f80 <PCD_EP_ISR_Handler+0x52c>)
 8002cf6:	4323      	orrs	r3, r4
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	8013      	strh	r3, [r2, #0]
 8002cfc:	e132      	b.n	8002f64 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	461a      	mov	r2, r3
 8002d04:	7d7b      	ldrb	r3, [r7, #21]
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002d0e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	f280 80d1 	bge.w	8002eba <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	7d7b      	ldrb	r3, [r7, #21]
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4413      	add	r3, r2
 8002d24:	881b      	ldrh	r3, [r3, #0]
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	b29c      	uxth	r4, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	461a      	mov	r2, r3
 8002d36:	7d7b      	ldrb	r3, [r7, #21]
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002d40:	b292      	uxth	r2, r2
 8002d42:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002d44:	7d7b      	ldrb	r3, [r7, #21]
 8002d46:	015b      	lsls	r3, r3, #5
 8002d48:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	4413      	add	r3, r2
 8002d50:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	7b1b      	ldrb	r3, [r3, #12]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d121      	bne.n	8002d9e <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	461a      	mov	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	4413      	add	r3, r2
 8002d6e:	3306      	adds	r3, #6
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	6812      	ldr	r2, [r2, #0]
 8002d76:	4413      	add	r3, r2
 8002d78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d82:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002d84:	8bfb      	ldrh	r3, [r7, #30]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d072      	beq.n	8002e70 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6818      	ldr	r0, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6959      	ldr	r1, [r3, #20]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	88da      	ldrh	r2, [r3, #6]
 8002d96:	8bfb      	ldrh	r3, [r7, #30]
 8002d98:	f002 f9d3 	bl	8005142 <USB_ReadPMA>
 8002d9c:	e068      	b.n	8002e70 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	461a      	mov	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	4413      	add	r3, r2
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d021      	beq.n	8002dfc <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	4413      	add	r3, r2
 8002dcc:	3302      	adds	r3, #2
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6812      	ldr	r2, [r2, #0]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002dda:	881b      	ldrh	r3, [r3, #0]
 8002ddc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002de0:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002de2:	8bfb      	ldrh	r3, [r7, #30]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d02a      	beq.n	8002e3e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6959      	ldr	r1, [r3, #20]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	891a      	ldrh	r2, [r3, #8]
 8002df4:	8bfb      	ldrh	r3, [r7, #30]
 8002df6:	f002 f9a4 	bl	8005142 <USB_ReadPMA>
 8002dfa:	e020      	b.n	8002e3e <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	461a      	mov	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	4413      	add	r3, r2
 8002e10:	3306      	adds	r3, #6
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	4413      	add	r3, r2
 8002e1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e1e:	881b      	ldrh	r3, [r3, #0]
 8002e20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e24:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002e26:	8bfb      	ldrh	r3, [r7, #30]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d008      	beq.n	8002e3e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6818      	ldr	r0, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6959      	ldr	r1, [r3, #20]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	895a      	ldrh	r2, [r3, #10]
 8002e38:	8bfb      	ldrh	r3, [r7, #30]
 8002e3a:	f002 f982 	bl	8005142 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e58:	b29c      	uxth	r4, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	441a      	add	r2, r3
 8002e68:	4b46      	ldr	r3, [pc, #280]	; (8002f84 <PCD_EP_ISR_Handler+0x530>)
 8002e6a:	4323      	orrs	r3, r4
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	69da      	ldr	r2, [r3, #28]
 8002e74:	8bfb      	ldrh	r3, [r7, #30]
 8002e76:	441a      	add	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	8bfb      	ldrh	r3, [r7, #30]
 8002e82:	441a      	add	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d004      	beq.n	8002e9a <PCD_EP_ISR_Handler+0x446>
 8002e90:	8bfa      	ldrh	r2, [r7, #30]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d206      	bcs.n	8002ea8 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f003 ff31 	bl	8006d08 <HAL_PCD_DataOutStageCallback>
 8002ea6:	e008      	b.n	8002eba <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	7819      	ldrb	r1, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	695a      	ldr	r2, [r3, #20]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff fc9d 	bl	80027f4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002eba:	8a7b      	ldrh	r3, [r7, #18]
 8002ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d04f      	beq.n	8002f64 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8002ec4:	7d7b      	ldrb	r3, [r7, #21]
 8002ec6:	015b      	lsls	r3, r3, #5
 8002ec8:	3328      	adds	r3, #40	; 0x28
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	4413      	add	r3, r2
 8002ece:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	7d7b      	ldrb	r3, [r7, #21]
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	881b      	ldrh	r3, [r3, #0]
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002ee4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ee8:	b29c      	uxth	r4, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	7d7b      	ldrb	r3, [r7, #21]
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	441a      	add	r2, r3
 8002ef6:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8002efa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4413      	add	r3, r2
 8002f16:	3302      	adds	r3, #2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	6812      	ldr	r2, [r2, #0]
 8002f1e:	4413      	add	r3, r2
 8002f20:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f24:	881b      	ldrh	r3, [r3, #0]
 8002f26:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	695a      	ldr	r2, [r3, #20]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	441a      	add	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d106      	bne.n	8002f52 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	4619      	mov	r1, r3
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f003 fef4 	bl	8006d38 <HAL_PCD_DataInStageCallback>
 8002f50:	e008      	b.n	8002f64 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	7819      	ldrb	r1, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	695a      	ldr	r2, [r3, #20]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7ff fc96 	bl	8002890 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	b21b      	sxth	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f6ff ad74 	blt.w	8002a5e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3724      	adds	r7, #36	; 0x24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd90      	pop	{r4, r7, pc}
 8002f80:	ffff8080 	.word	0xffff8080
 8002f84:	ffff80c0 	.word	0xffff80c0

08002f88 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b087      	sub	sp, #28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	607b      	str	r3, [r7, #4]
 8002f92:	460b      	mov	r3, r1
 8002f94:	817b      	strh	r3, [r7, #10]
 8002f96:	4613      	mov	r3, r2
 8002f98:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002f9a:	897b      	ldrh	r3, [r7, #10]
 8002f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d008      	beq.n	8002fb8 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fa6:	897b      	ldrh	r3, [r7, #10]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	015b      	lsls	r3, r3, #5
 8002fae:	3328      	adds	r3, #40	; 0x28
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	617b      	str	r3, [r7, #20]
 8002fb6:	e006      	b.n	8002fc6 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002fb8:	897b      	ldrh	r3, [r7, #10]
 8002fba:	015b      	lsls	r3, r3, #5
 8002fbc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002fc6:	893b      	ldrh	r3, [r7, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d107      	bne.n	8002fdc <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	80da      	strh	r2, [r3, #6]
 8002fda:	e00b      	b.n	8002ff4 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	0c1b      	lsrs	r3, r3, #16
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	371c      	adds	r7, #28
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr

08003000 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e26c      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 8087 	beq.w	800312e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003020:	4b92      	ldr	r3, [pc, #584]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 030c 	and.w	r3, r3, #12
 8003028:	2b04      	cmp	r3, #4
 800302a:	d00c      	beq.n	8003046 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800302c:	4b8f      	ldr	r3, [pc, #572]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 030c 	and.w	r3, r3, #12
 8003034:	2b08      	cmp	r3, #8
 8003036:	d112      	bne.n	800305e <HAL_RCC_OscConfig+0x5e>
 8003038:	4b8c      	ldr	r3, [pc, #560]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003044:	d10b      	bne.n	800305e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003046:	4b89      	ldr	r3, [pc, #548]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d06c      	beq.n	800312c <HAL_RCC_OscConfig+0x12c>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d168      	bne.n	800312c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e246      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003066:	d106      	bne.n	8003076 <HAL_RCC_OscConfig+0x76>
 8003068:	4b80      	ldr	r3, [pc, #512]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a7f      	ldr	r2, [pc, #508]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 800306e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	e02e      	b.n	80030d4 <HAL_RCC_OscConfig+0xd4>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10c      	bne.n	8003098 <HAL_RCC_OscConfig+0x98>
 800307e:	4b7b      	ldr	r3, [pc, #492]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a7a      	ldr	r2, [pc, #488]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003084:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003088:	6013      	str	r3, [r2, #0]
 800308a:	4b78      	ldr	r3, [pc, #480]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a77      	ldr	r2, [pc, #476]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003090:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003094:	6013      	str	r3, [r2, #0]
 8003096:	e01d      	b.n	80030d4 <HAL_RCC_OscConfig+0xd4>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030a0:	d10c      	bne.n	80030bc <HAL_RCC_OscConfig+0xbc>
 80030a2:	4b72      	ldr	r3, [pc, #456]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a71      	ldr	r2, [pc, #452]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	4b6f      	ldr	r3, [pc, #444]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a6e      	ldr	r2, [pc, #440]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	e00b      	b.n	80030d4 <HAL_RCC_OscConfig+0xd4>
 80030bc:	4b6b      	ldr	r3, [pc, #428]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a6a      	ldr	r2, [pc, #424]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030c6:	6013      	str	r3, [r2, #0]
 80030c8:	4b68      	ldr	r3, [pc, #416]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a67      	ldr	r2, [pc, #412]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d013      	beq.n	8003104 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030dc:	f7fd fe7e 	bl	8000ddc <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030e4:	f7fd fe7a 	bl	8000ddc <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b64      	cmp	r3, #100	; 0x64
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e1fa      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f6:	4b5d      	ldr	r3, [pc, #372]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0f0      	beq.n	80030e4 <HAL_RCC_OscConfig+0xe4>
 8003102:	e014      	b.n	800312e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003104:	f7fd fe6a 	bl	8000ddc <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800310c:	f7fd fe66 	bl	8000ddc <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b64      	cmp	r3, #100	; 0x64
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e1e6      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800311e:	4b53      	ldr	r3, [pc, #332]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d1f0      	bne.n	800310c <HAL_RCC_OscConfig+0x10c>
 800312a:	e000      	b.n	800312e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800312c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d063      	beq.n	8003202 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800313a:	4b4c      	ldr	r3, [pc, #304]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 030c 	and.w	r3, r3, #12
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00b      	beq.n	800315e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003146:	4b49      	ldr	r3, [pc, #292]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 030c 	and.w	r3, r3, #12
 800314e:	2b08      	cmp	r3, #8
 8003150:	d11c      	bne.n	800318c <HAL_RCC_OscConfig+0x18c>
 8003152:	4b46      	ldr	r3, [pc, #280]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d116      	bne.n	800318c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800315e:	4b43      	ldr	r3, [pc, #268]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d005      	beq.n	8003176 <HAL_RCC_OscConfig+0x176>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d001      	beq.n	8003176 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e1ba      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003176:	4b3d      	ldr	r3, [pc, #244]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4939      	ldr	r1, [pc, #228]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003186:	4313      	orrs	r3, r2
 8003188:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800318a:	e03a      	b.n	8003202 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d020      	beq.n	80031d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003194:	4b36      	ldr	r3, [pc, #216]	; (8003270 <HAL_RCC_OscConfig+0x270>)
 8003196:	2201      	movs	r2, #1
 8003198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319a:	f7fd fe1f 	bl	8000ddc <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031a2:	f7fd fe1b 	bl	8000ddc <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e19b      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031b4:	4b2d      	ldr	r3, [pc, #180]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0f0      	beq.n	80031a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c0:	4b2a      	ldr	r3, [pc, #168]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	00db      	lsls	r3, r3, #3
 80031ce:	4927      	ldr	r1, [pc, #156]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	600b      	str	r3, [r1, #0]
 80031d4:	e015      	b.n	8003202 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031d6:	4b26      	ldr	r3, [pc, #152]	; (8003270 <HAL_RCC_OscConfig+0x270>)
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031dc:	f7fd fdfe 	bl	8000ddc <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e4:	f7fd fdfa 	bl	8000ddc <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e17a      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f6:	4b1d      	ldr	r3, [pc, #116]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0308 	and.w	r3, r3, #8
 800320a:	2b00      	cmp	r3, #0
 800320c:	d03a      	beq.n	8003284 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d019      	beq.n	800324a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003216:	4b17      	ldr	r3, [pc, #92]	; (8003274 <HAL_RCC_OscConfig+0x274>)
 8003218:	2201      	movs	r2, #1
 800321a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321c:	f7fd fdde 	bl	8000ddc <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003224:	f7fd fdda 	bl	8000ddc <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e15a      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003236:	4b0d      	ldr	r3, [pc, #52]	; (800326c <HAL_RCC_OscConfig+0x26c>)
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003242:	2001      	movs	r0, #1
 8003244:	f000 fac6 	bl	80037d4 <RCC_Delay>
 8003248:	e01c      	b.n	8003284 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800324a:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <HAL_RCC_OscConfig+0x274>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003250:	f7fd fdc4 	bl	8000ddc <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003256:	e00f      	b.n	8003278 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003258:	f7fd fdc0 	bl	8000ddc <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d908      	bls.n	8003278 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e140      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
 800326a:	bf00      	nop
 800326c:	40021000 	.word	0x40021000
 8003270:	42420000 	.word	0x42420000
 8003274:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003278:	4b9e      	ldr	r3, [pc, #632]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1e9      	bne.n	8003258 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 80a6 	beq.w	80033de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003296:	4b97      	ldr	r3, [pc, #604]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10d      	bne.n	80032be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032a2:	4b94      	ldr	r3, [pc, #592]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	4a93      	ldr	r2, [pc, #588]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80032a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ac:	61d3      	str	r3, [r2, #28]
 80032ae:	4b91      	ldr	r3, [pc, #580]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b6:	60bb      	str	r3, [r7, #8]
 80032b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ba:	2301      	movs	r3, #1
 80032bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032be:	4b8e      	ldr	r3, [pc, #568]	; (80034f8 <HAL_RCC_OscConfig+0x4f8>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d118      	bne.n	80032fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ca:	4b8b      	ldr	r3, [pc, #556]	; (80034f8 <HAL_RCC_OscConfig+0x4f8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a8a      	ldr	r2, [pc, #552]	; (80034f8 <HAL_RCC_OscConfig+0x4f8>)
 80032d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032d6:	f7fd fd81 	bl	8000ddc <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032de:	f7fd fd7d 	bl	8000ddc <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b64      	cmp	r3, #100	; 0x64
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e0fd      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f0:	4b81      	ldr	r3, [pc, #516]	; (80034f8 <HAL_RCC_OscConfig+0x4f8>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d106      	bne.n	8003312 <HAL_RCC_OscConfig+0x312>
 8003304:	4b7b      	ldr	r3, [pc, #492]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	4a7a      	ldr	r2, [pc, #488]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800330a:	f043 0301 	orr.w	r3, r3, #1
 800330e:	6213      	str	r3, [r2, #32]
 8003310:	e02d      	b.n	800336e <HAL_RCC_OscConfig+0x36e>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10c      	bne.n	8003334 <HAL_RCC_OscConfig+0x334>
 800331a:	4b76      	ldr	r3, [pc, #472]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	4a75      	ldr	r2, [pc, #468]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003320:	f023 0301 	bic.w	r3, r3, #1
 8003324:	6213      	str	r3, [r2, #32]
 8003326:	4b73      	ldr	r3, [pc, #460]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	4a72      	ldr	r2, [pc, #456]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800332c:	f023 0304 	bic.w	r3, r3, #4
 8003330:	6213      	str	r3, [r2, #32]
 8003332:	e01c      	b.n	800336e <HAL_RCC_OscConfig+0x36e>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	2b05      	cmp	r3, #5
 800333a:	d10c      	bne.n	8003356 <HAL_RCC_OscConfig+0x356>
 800333c:	4b6d      	ldr	r3, [pc, #436]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	4a6c      	ldr	r2, [pc, #432]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003342:	f043 0304 	orr.w	r3, r3, #4
 8003346:	6213      	str	r3, [r2, #32]
 8003348:	4b6a      	ldr	r3, [pc, #424]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	4a69      	ldr	r2, [pc, #420]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6213      	str	r3, [r2, #32]
 8003354:	e00b      	b.n	800336e <HAL_RCC_OscConfig+0x36e>
 8003356:	4b67      	ldr	r3, [pc, #412]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	4a66      	ldr	r2, [pc, #408]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800335c:	f023 0301 	bic.w	r3, r3, #1
 8003360:	6213      	str	r3, [r2, #32]
 8003362:	4b64      	ldr	r3, [pc, #400]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	4a63      	ldr	r2, [pc, #396]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003368:	f023 0304 	bic.w	r3, r3, #4
 800336c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d015      	beq.n	80033a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003376:	f7fd fd31 	bl	8000ddc <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337c:	e00a      	b.n	8003394 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800337e:	f7fd fd2d 	bl	8000ddc <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	f241 3288 	movw	r2, #5000	; 0x1388
 800338c:	4293      	cmp	r3, r2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e0ab      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003394:	4b57      	ldr	r3, [pc, #348]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0ee      	beq.n	800337e <HAL_RCC_OscConfig+0x37e>
 80033a0:	e014      	b.n	80033cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a2:	f7fd fd1b 	bl	8000ddc <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a8:	e00a      	b.n	80033c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033aa:	f7fd fd17 	bl	8000ddc <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e095      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c0:	4b4c      	ldr	r3, [pc, #304]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1ee      	bne.n	80033aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d105      	bne.n	80033de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033d2:	4b48      	ldr	r3, [pc, #288]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	4a47      	ldr	r2, [pc, #284]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80033d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69db      	ldr	r3, [r3, #28]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 8081 	beq.w	80034ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033e8:	4b42      	ldr	r3, [pc, #264]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d061      	beq.n	80034b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d146      	bne.n	800348a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fc:	4b3f      	ldr	r3, [pc, #252]	; (80034fc <HAL_RCC_OscConfig+0x4fc>)
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003402:	f7fd fceb 	bl	8000ddc <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800340a:	f7fd fce7 	bl	8000ddc <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e067      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800341c:	4b35      	ldr	r3, [pc, #212]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1f0      	bne.n	800340a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003430:	d108      	bne.n	8003444 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003432:	4b30      	ldr	r3, [pc, #192]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	492d      	ldr	r1, [pc, #180]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003444:	4b2b      	ldr	r3, [pc, #172]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a19      	ldr	r1, [r3, #32]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	430b      	orrs	r3, r1
 8003456:	4927      	ldr	r1, [pc, #156]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 8003458:	4313      	orrs	r3, r2
 800345a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800345c:	4b27      	ldr	r3, [pc, #156]	; (80034fc <HAL_RCC_OscConfig+0x4fc>)
 800345e:	2201      	movs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003462:	f7fd fcbb 	bl	8000ddc <HAL_GetTick>
 8003466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003468:	e008      	b.n	800347c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346a:	f7fd fcb7 	bl	8000ddc <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e037      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800347c:	4b1d      	ldr	r3, [pc, #116]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0f0      	beq.n	800346a <HAL_RCC_OscConfig+0x46a>
 8003488:	e02f      	b.n	80034ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800348a:	4b1c      	ldr	r3, [pc, #112]	; (80034fc <HAL_RCC_OscConfig+0x4fc>)
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003490:	f7fd fca4 	bl	8000ddc <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003498:	f7fd fca0 	bl	8000ddc <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e020      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034aa:	4b12      	ldr	r3, [pc, #72]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f0      	bne.n	8003498 <HAL_RCC_OscConfig+0x498>
 80034b6:	e018      	b.n	80034ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69db      	ldr	r3, [r3, #28]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d101      	bne.n	80034c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e013      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034c4:	4b0b      	ldr	r3, [pc, #44]	; (80034f4 <HAL_RCC_OscConfig+0x4f4>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d106      	bne.n	80034e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d001      	beq.n	80034ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e000      	b.n	80034ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40007000 	.word	0x40007000
 80034fc:	42420060 	.word	0x42420060

08003500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d101      	bne.n	8003514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e0d0      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003514:	4b6a      	ldr	r3, [pc, #424]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0307 	and.w	r3, r3, #7
 800351c:	683a      	ldr	r2, [r7, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d910      	bls.n	8003544 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003522:	4b67      	ldr	r3, [pc, #412]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f023 0207 	bic.w	r2, r3, #7
 800352a:	4965      	ldr	r1, [pc, #404]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	4313      	orrs	r3, r2
 8003530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003532:	4b63      	ldr	r3, [pc, #396]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e0b8      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d020      	beq.n	8003592 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	2b00      	cmp	r3, #0
 800355a:	d005      	beq.n	8003568 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800355c:	4b59      	ldr	r3, [pc, #356]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	4a58      	ldr	r2, [pc, #352]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003566:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0308 	and.w	r3, r3, #8
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003574:	4b53      	ldr	r3, [pc, #332]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	4a52      	ldr	r2, [pc, #328]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 800357a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800357e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003580:	4b50      	ldr	r3, [pc, #320]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	494d      	ldr	r1, [pc, #308]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 800358e:	4313      	orrs	r3, r2
 8003590:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d040      	beq.n	8003620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d107      	bne.n	80035b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a6:	4b47      	ldr	r3, [pc, #284]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d115      	bne.n	80035de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e07f      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d107      	bne.n	80035ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035be:	4b41      	ldr	r3, [pc, #260]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d109      	bne.n	80035de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e073      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ce:	4b3d      	ldr	r3, [pc, #244]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e06b      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035de:	4b39      	ldr	r3, [pc, #228]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f023 0203 	bic.w	r2, r3, #3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	4936      	ldr	r1, [pc, #216]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035f0:	f7fd fbf4 	bl	8000ddc <HAL_GetTick>
 80035f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f6:	e00a      	b.n	800360e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035f8:	f7fd fbf0 	bl	8000ddc <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	f241 3288 	movw	r2, #5000	; 0x1388
 8003606:	4293      	cmp	r3, r2
 8003608:	d901      	bls.n	800360e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e053      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360e:	4b2d      	ldr	r3, [pc, #180]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f003 020c 	and.w	r2, r3, #12
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	429a      	cmp	r2, r3
 800361e:	d1eb      	bne.n	80035f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003620:	4b27      	ldr	r3, [pc, #156]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	429a      	cmp	r2, r3
 800362c:	d210      	bcs.n	8003650 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800362e:	4b24      	ldr	r3, [pc, #144]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f023 0207 	bic.w	r2, r3, #7
 8003636:	4922      	ldr	r1, [pc, #136]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	4313      	orrs	r3, r2
 800363c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800363e:	4b20      	ldr	r3, [pc, #128]	; (80036c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0307 	and.w	r3, r3, #7
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d001      	beq.n	8003650 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e032      	b.n	80036b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d008      	beq.n	800366e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800365c:	4b19      	ldr	r3, [pc, #100]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4916      	ldr	r1, [pc, #88]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 800366a:	4313      	orrs	r3, r2
 800366c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d009      	beq.n	800368e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800367a:	4b12      	ldr	r3, [pc, #72]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	490e      	ldr	r1, [pc, #56]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 800368a:	4313      	orrs	r3, r2
 800368c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800368e:	f000 f821 	bl	80036d4 <HAL_RCC_GetSysClockFreq>
 8003692:	4601      	mov	r1, r0
 8003694:	4b0b      	ldr	r3, [pc, #44]	; (80036c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	f003 030f 	and.w	r3, r3, #15
 800369e:	4a0a      	ldr	r2, [pc, #40]	; (80036c8 <HAL_RCC_ClockConfig+0x1c8>)
 80036a0:	5cd3      	ldrb	r3, [r2, r3]
 80036a2:	fa21 f303 	lsr.w	r3, r1, r3
 80036a6:	4a09      	ldr	r2, [pc, #36]	; (80036cc <HAL_RCC_ClockConfig+0x1cc>)
 80036a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036aa:	4b09      	ldr	r3, [pc, #36]	; (80036d0 <HAL_RCC_ClockConfig+0x1d0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7fd fb52 	bl	8000d58 <HAL_InitTick>

  return HAL_OK;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	40022000 	.word	0x40022000
 80036c4:	40021000 	.word	0x40021000
 80036c8:	08007438 	.word	0x08007438
 80036cc:	20000004 	.word	0x20000004
 80036d0:	20000008 	.word	0x20000008

080036d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036d4:	b490      	push	{r4, r7}
 80036d6:	b08a      	sub	sp, #40	; 0x28
 80036d8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80036da:	4b2a      	ldr	r3, [pc, #168]	; (8003784 <HAL_RCC_GetSysClockFreq+0xb0>)
 80036dc:	1d3c      	adds	r4, r7, #4
 80036de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036e4:	4b28      	ldr	r3, [pc, #160]	; (8003788 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036e6:	881b      	ldrh	r3, [r3, #0]
 80036e8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	61fb      	str	r3, [r7, #28]
 80036ee:	2300      	movs	r3, #0
 80036f0:	61bb      	str	r3, [r7, #24]
 80036f2:	2300      	movs	r3, #0
 80036f4:	627b      	str	r3, [r7, #36]	; 0x24
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036fe:	4b23      	ldr	r3, [pc, #140]	; (800378c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	f003 030c 	and.w	r3, r3, #12
 800370a:	2b04      	cmp	r3, #4
 800370c:	d002      	beq.n	8003714 <HAL_RCC_GetSysClockFreq+0x40>
 800370e:	2b08      	cmp	r3, #8
 8003710:	d003      	beq.n	800371a <HAL_RCC_GetSysClockFreq+0x46>
 8003712:	e02d      	b.n	8003770 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003714:	4b1e      	ldr	r3, [pc, #120]	; (8003790 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003716:	623b      	str	r3, [r7, #32]
      break;
 8003718:	e02d      	b.n	8003776 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	0c9b      	lsrs	r3, r3, #18
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003726:	4413      	add	r3, r2
 8003728:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800372c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d013      	beq.n	8003760 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003738:	4b14      	ldr	r3, [pc, #80]	; (800378c <HAL_RCC_GetSysClockFreq+0xb8>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	0c5b      	lsrs	r3, r3, #17
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003746:	4413      	add	r3, r2
 8003748:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800374c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	4a0f      	ldr	r2, [pc, #60]	; (8003790 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003752:	fb02 f203 	mul.w	r2, r2, r3
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	fbb2 f3f3 	udiv	r3, r2, r3
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
 800375e:	e004      	b.n	800376a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	4a0c      	ldr	r2, [pc, #48]	; (8003794 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003764:	fb02 f303 	mul.w	r3, r2, r3
 8003768:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	623b      	str	r3, [r7, #32]
      break;
 800376e:	e002      	b.n	8003776 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003770:	4b07      	ldr	r3, [pc, #28]	; (8003790 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003772:	623b      	str	r3, [r7, #32]
      break;
 8003774:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003776:	6a3b      	ldr	r3, [r7, #32]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3728      	adds	r7, #40	; 0x28
 800377c:	46bd      	mov	sp, r7
 800377e:	bc90      	pop	{r4, r7}
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	080073c8 	.word	0x080073c8
 8003788:	080073d8 	.word	0x080073d8
 800378c:	40021000 	.word	0x40021000
 8003790:	007a1200 	.word	0x007a1200
 8003794:	003d0900 	.word	0x003d0900

08003798 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800379c:	4b02      	ldr	r3, [pc, #8]	; (80037a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800379e:	681b      	ldr	r3, [r3, #0]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bc80      	pop	{r7}
 80037a6:	4770      	bx	lr
 80037a8:	20000004 	.word	0x20000004

080037ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037b0:	f7ff fff2 	bl	8003798 <HAL_RCC_GetHCLKFreq>
 80037b4:	4601      	mov	r1, r0
 80037b6:	4b05      	ldr	r3, [pc, #20]	; (80037cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	0adb      	lsrs	r3, r3, #11
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	4a03      	ldr	r2, [pc, #12]	; (80037d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037c2:	5cd3      	ldrb	r3, [r2, r3]
 80037c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40021000 	.word	0x40021000
 80037d0:	08007448 	.word	0x08007448

080037d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037dc:	4b0a      	ldr	r3, [pc, #40]	; (8003808 <RCC_Delay+0x34>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a0a      	ldr	r2, [pc, #40]	; (800380c <RCC_Delay+0x38>)
 80037e2:	fba2 2303 	umull	r2, r3, r2, r3
 80037e6:	0a5b      	lsrs	r3, r3, #9
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	fb02 f303 	mul.w	r3, r2, r3
 80037ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037f0:	bf00      	nop
  }
  while (Delay --);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1e5a      	subs	r2, r3, #1
 80037f6:	60fa      	str	r2, [r7, #12]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1f9      	bne.n	80037f0 <RCC_Delay+0x1c>
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	20000004 	.word	0x20000004
 800380c:	10624dd3 	.word	0x10624dd3

08003810 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	2300      	movs	r3, #0
 800381e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b00      	cmp	r3, #0
 800382a:	d07d      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800382c:	2300      	movs	r3, #0
 800382e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003830:	4b4f      	ldr	r3, [pc, #316]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003832:	69db      	ldr	r3, [r3, #28]
 8003834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10d      	bne.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800383c:	4b4c      	ldr	r3, [pc, #304]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	4a4b      	ldr	r2, [pc, #300]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003846:	61d3      	str	r3, [r2, #28]
 8003848:	4b49      	ldr	r3, [pc, #292]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003850:	60bb      	str	r3, [r7, #8]
 8003852:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003854:	2301      	movs	r3, #1
 8003856:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003858:	4b46      	ldr	r3, [pc, #280]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003860:	2b00      	cmp	r3, #0
 8003862:	d118      	bne.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003864:	4b43      	ldr	r3, [pc, #268]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a42      	ldr	r2, [pc, #264]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800386a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800386e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003870:	f7fd fab4 	bl	8000ddc <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003876:	e008      	b.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003878:	f7fd fab0 	bl	8000ddc <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b64      	cmp	r3, #100	; 0x64
 8003884:	d901      	bls.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e06d      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388a:	4b3a      	ldr	r3, [pc, #232]	; (8003974 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003892:	2b00      	cmp	r3, #0
 8003894:	d0f0      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003896:	4b36      	ldr	r3, [pc, #216]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800389e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d02e      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d027      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038b4:	4b2e      	ldr	r3, [pc, #184]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038be:	4b2e      	ldr	r3, [pc, #184]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038c0:	2201      	movs	r2, #1
 80038c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038c4:	4b2c      	ldr	r3, [pc, #176]	; (8003978 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038ca:	4a29      	ldr	r2, [pc, #164]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d014      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038da:	f7fd fa7f 	bl	8000ddc <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e0:	e00a      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e2:	f7fd fa7b 	bl	8000ddc <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e036      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f8:	4b1d      	ldr	r3, [pc, #116]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0ee      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003904:	4b1a      	ldr	r3, [pc, #104]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	4917      	ldr	r1, [pc, #92]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003912:	4313      	orrs	r3, r2
 8003914:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003916:	7dfb      	ldrb	r3, [r7, #23]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d105      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800391c:	4b14      	ldr	r3, [pc, #80]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391e:	69db      	ldr	r3, [r3, #28]
 8003920:	4a13      	ldr	r2, [pc, #76]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003922:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003926:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d008      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003934:	4b0e      	ldr	r3, [pc, #56]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	490b      	ldr	r1, [pc, #44]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003942:	4313      	orrs	r3, r2
 8003944:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0310 	and.w	r3, r3, #16
 800394e:	2b00      	cmp	r3, #0
 8003950:	d008      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003952:	4b07      	ldr	r3, [pc, #28]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	4904      	ldr	r1, [pc, #16]	; (8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003960:	4313      	orrs	r3, r2
 8003962:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	40007000 	.word	0x40007000
 8003978:	42420440 	.word	0x42420440

0800397c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800397c:	b590      	push	{r4, r7, lr}
 800397e:	b08d      	sub	sp, #52	; 0x34
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003984:	4b55      	ldr	r3, [pc, #340]	; (8003adc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003986:	f107 040c 	add.w	r4, r7, #12
 800398a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800398c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003990:	4b53      	ldr	r3, [pc, #332]	; (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003996:	2300      	movs	r3, #0
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
 800399a:	2300      	movs	r3, #0
 800399c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800399e:	2300      	movs	r3, #0
 80039a0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80039a2:	2300      	movs	r3, #0
 80039a4:	61fb      	str	r3, [r7, #28]
 80039a6:	2300      	movs	r3, #0
 80039a8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d07f      	beq.n	8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80039b0:	2b10      	cmp	r3, #16
 80039b2:	d002      	beq.n	80039ba <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d048      	beq.n	8003a4a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80039b8:	e08b      	b.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 80039ba:	4b4a      	ldr	r3, [pc, #296]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80039c0:	4b48      	ldr	r3, [pc, #288]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d07f      	beq.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	0c9b      	lsrs	r3, r3, #18
 80039d0:	f003 030f 	and.w	r3, r3, #15
 80039d4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80039d8:	4413      	add	r3, r2
 80039da:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80039de:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d018      	beq.n	8003a1c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039ea:	4b3e      	ldr	r3, [pc, #248]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	0c5b      	lsrs	r3, r3, #17
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80039f8:	4413      	add	r3, r2
 80039fa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039fe:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00d      	beq.n	8003a26 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003a0a:	4a37      	ldr	r2, [pc, #220]	; (8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a12:	6a3b      	ldr	r3, [r7, #32]
 8003a14:	fb02 f303 	mul.w	r3, r2, r3
 8003a18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a1a:	e004      	b.n	8003a26 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	4a33      	ldr	r2, [pc, #204]	; (8003aec <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003a20:	fb02 f303 	mul.w	r3, r2, r3
 8003a24:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003a26:	4b2f      	ldr	r3, [pc, #188]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a32:	d102      	bne.n	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a36:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003a38:	e048      	b.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8003a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	4a2c      	ldr	r2, [pc, #176]	; (8003af0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003a40:	fba2 2303 	umull	r2, r3, r2, r3
 8003a44:	085b      	lsrs	r3, r3, #1
 8003a46:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003a48:	e040      	b.n	8003acc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8003a4a:	4b26      	ldr	r3, [pc, #152]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a5a:	d108      	bne.n	8003a6e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a6c:	e01f      	b.n	8003aae <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a78:	d109      	bne.n	8003a8e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8003a7a:	4b1a      	ldr	r3, [pc, #104]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003a86:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003a8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a8c:	e00f      	b.n	8003aae <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a98:	d11a      	bne.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003a9a:	4b12      	ldr	r3, [pc, #72]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d014      	beq.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003aa6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003aaa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003aac:	e010      	b.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003aae:	e00f      	b.n	8003ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003ab0:	f7ff fe7c 	bl	80037ac <HAL_RCC_GetPCLK2Freq>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	0b9b      	lsrs	r3, r3, #14
 8003abc:	f003 0303 	and.w	r3, r3, #3
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003aca:	e002      	b.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003acc:	bf00      	nop
 8003ace:	e000      	b.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003ad0:	bf00      	nop
    }
  }
  return (frequency);
 8003ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3734      	adds	r7, #52	; 0x34
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd90      	pop	{r4, r7, pc}
 8003adc:	080073dc 	.word	0x080073dc
 8003ae0:	080073ec 	.word	0x080073ec
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	007a1200 	.word	0x007a1200
 8003aec:	003d0900 	.word	0x003d0900
 8003af0:	aaaaaaab 	.word	0xaaaaaaab

08003af4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e053      	b.n	8003bae <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d106      	bne.n	8003b26 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f7fc ffff 	bl	8000b24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2202      	movs	r2, #2
 8003b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b3c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b62:	431a      	orrs	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	ea42 0103 	orr.w	r1, r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	0c1a      	lsrs	r2, r3, #16
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f002 0204 	and.w	r2, r2, #4
 8003b8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	69da      	ldr	r2, [r3, #28]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3708      	adds	r7, #8
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b088      	sub	sp, #32
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	60f8      	str	r0, [r7, #12]
 8003bbe:	60b9      	str	r1, [r7, #8]
 8003bc0:	603b      	str	r3, [r7, #0]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d101      	bne.n	8003bd8 <HAL_SPI_Transmit+0x22>
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	e11e      	b.n	8003e16 <HAL_SPI_Transmit+0x260>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003be0:	f7fd f8fc 	bl	8000ddc <HAL_GetTick>
 8003be4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003be6:	88fb      	ldrh	r3, [r7, #6]
 8003be8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d002      	beq.n	8003bfc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003bfa:	e103      	b.n	8003e04 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <HAL_SPI_Transmit+0x52>
 8003c02:	88fb      	ldrh	r3, [r7, #6]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d102      	bne.n	8003c0e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c0c:	e0fa      	b.n	8003e04 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2203      	movs	r2, #3
 8003c12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	88fa      	ldrh	r2, [r7, #6]
 8003c26:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	88fa      	ldrh	r2, [r7, #6]
 8003c2c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c54:	d107      	bne.n	8003c66 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c70:	2b40      	cmp	r3, #64	; 0x40
 8003c72:	d007      	beq.n	8003c84 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c8c:	d14b      	bne.n	8003d26 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d002      	beq.n	8003c9c <HAL_SPI_Transmit+0xe6>
 8003c96:	8afb      	ldrh	r3, [r7, #22]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d13e      	bne.n	8003d1a <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca0:	881a      	ldrh	r2, [r3, #0]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cac:	1c9a      	adds	r2, r3, #2
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003cc0:	e02b      	b.n	8003d1a <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d112      	bne.n	8003cf6 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd4:	881a      	ldrh	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce0:	1c9a      	adds	r2, r3, #2
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	3b01      	subs	r3, #1
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	86da      	strh	r2, [r3, #54]	; 0x36
 8003cf4:	e011      	b.n	8003d1a <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cf6:	f7fd f871 	bl	8000ddc <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	683a      	ldr	r2, [r7, #0]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d803      	bhi.n	8003d0e <HAL_SPI_Transmit+0x158>
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0c:	d102      	bne.n	8003d14 <HAL_SPI_Transmit+0x15e>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d102      	bne.n	8003d1a <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d18:	e074      	b.n	8003e04 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1ce      	bne.n	8003cc2 <HAL_SPI_Transmit+0x10c>
 8003d24:	e04c      	b.n	8003dc0 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d002      	beq.n	8003d34 <HAL_SPI_Transmit+0x17e>
 8003d2e:	8afb      	ldrh	r3, [r7, #22]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d140      	bne.n	8003db6 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	330c      	adds	r3, #12
 8003d3e:	7812      	ldrb	r2, [r2, #0]
 8003d40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d5a:	e02c      	b.n	8003db6 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d113      	bne.n	8003d92 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	330c      	adds	r3, #12
 8003d74:	7812      	ldrb	r2, [r2, #0]
 8003d76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7c:	1c5a      	adds	r2, r3, #1
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d90:	e011      	b.n	8003db6 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d92:	f7fd f823 	bl	8000ddc <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d803      	bhi.n	8003daa <HAL_SPI_Transmit+0x1f4>
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da8:	d102      	bne.n	8003db0 <HAL_SPI_Transmit+0x1fa>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d102      	bne.n	8003db6 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003db4:	e026      	b.n	8003e04 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1cd      	bne.n	8003d5c <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	6839      	ldr	r1, [r7, #0]
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f000 f894 	bl	8003ef2 <SPI_EndRxTxTransaction>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d002      	beq.n	8003dd6 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10a      	bne.n	8003df4 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	77fb      	strb	r3, [r7, #31]
 8003e00:	e000      	b.n	8003e04 <HAL_SPI_Transmit+0x24e>
  }

error:
 8003e02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e14:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3720      	adds	r7, #32
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b084      	sub	sp, #16
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	60f8      	str	r0, [r7, #12]
 8003e26:	60b9      	str	r1, [r7, #8]
 8003e28:	603b      	str	r3, [r7, #0]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e2e:	e04c      	b.n	8003eca <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e36:	d048      	beq.n	8003eca <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003e38:	f7fc ffd0 	bl	8000ddc <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d902      	bls.n	8003e4e <SPI_WaitFlagStateUntilTimeout+0x30>
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d13d      	bne.n	8003eca <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e66:	d111      	bne.n	8003e8c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e70:	d004      	beq.n	8003e7c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e7a:	d107      	bne.n	8003e8c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e94:	d10f      	bne.n	8003eb6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003eb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e00f      	b.n	8003eea <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	bf0c      	ite	eq
 8003eda:	2301      	moveq	r3, #1
 8003edc:	2300      	movne	r3, #0
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	79fb      	ldrb	r3, [r7, #7]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d1a3      	bne.n	8003e30 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b086      	sub	sp, #24
 8003ef6:	af02      	add	r7, sp, #8
 8003ef8:	60f8      	str	r0, [r7, #12]
 8003efa:	60b9      	str	r1, [r7, #8]
 8003efc:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2200      	movs	r2, #0
 8003f06:	2180      	movs	r1, #128	; 0x80
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f7ff ff88 	bl	8003e1e <SPI_WaitFlagStateUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d007      	beq.n	8003f24 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f18:	f043 0220 	orr.w	r2, r3, #32
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e000      	b.n	8003f26 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003f2e:	b084      	sub	sp, #16
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	f107 0014 	add.w	r0, r7, #20
 8003f3c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bc80      	pop	{r7}
 8003f4a:	b004      	add	sp, #16
 8003f4c:	4770      	bx	lr

08003f4e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b085      	sub	sp, #20
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003f56:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003f5a:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	89fb      	ldrh	r3, [r7, #14]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003f84:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003f88:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	b21a      	sxth	r2, r3
 8003f94:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	b21b      	sxth	r3, r3
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	b21b      	sxth	r3, r3
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bc80      	pop	{r7}
 8003fb2:	4770      	bx	lr

08003fb4 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003fcc:	b084      	sub	sp, #16
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
 8003fd6:	f107 0014 	add.w	r0, r7, #20
 8003fda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f7ff ffa5 	bl	8003f4e <USB_EnableGlobalInt>

  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004010:	b004      	add	sp, #16
 8004012:	4770      	bx	lr

08004014 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004014:	b490      	push	{r4, r7}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800401e:	2300      	movs	r3, #0
 8004020:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4413      	add	r3, r2
 800402c:	881b      	ldrh	r3, [r3, #0]
 800402e:	b29b      	uxth	r3, r3
 8004030:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004038:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	78db      	ldrb	r3, [r3, #3]
 800403e:	2b03      	cmp	r3, #3
 8004040:	d819      	bhi.n	8004076 <USB_ActivateEndpoint+0x62>
 8004042:	a201      	add	r2, pc, #4	; (adr r2, 8004048 <USB_ActivateEndpoint+0x34>)
 8004044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004048:	08004059 	.word	0x08004059
 800404c:	0800406d 	.word	0x0800406d
 8004050:	0800407d 	.word	0x0800407d
 8004054:	08004063 	.word	0x08004063
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004058:	89bb      	ldrh	r3, [r7, #12]
 800405a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800405e:	81bb      	strh	r3, [r7, #12]
      break;
 8004060:	e00d      	b.n	800407e <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004062:	89bb      	ldrh	r3, [r7, #12]
 8004064:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004068:	81bb      	strh	r3, [r7, #12]
      break;
 800406a:	e008      	b.n	800407e <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800406c:	89bb      	ldrh	r3, [r7, #12]
 800406e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004072:	81bb      	strh	r3, [r7, #12]
      break;
 8004074:	e003      	b.n	800407e <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	73fb      	strb	r3, [r7, #15]
      break;
 800407a:	e000      	b.n	800407e <USB_ActivateEndpoint+0x6a>
      break;
 800407c:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	441a      	add	r2, r3
 8004088:	89bb      	ldrh	r3, [r7, #12]
 800408a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800408e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800409a:	b29b      	uxth	r3, r3
 800409c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	4313      	orrs	r3, r2
 80040be:	b29c      	uxth	r4, r3
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	441a      	add	r2, r3
 80040ca:	4b8a      	ldr	r3, [pc, #552]	; (80042f4 <USB_ActivateEndpoint+0x2e0>)
 80040cc:	4323      	orrs	r3, r4
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	7b1b      	ldrb	r3, [r3, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f040 8112 	bne.w	8004300 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	785b      	ldrb	r3, [r3, #1]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d067      	beq.n	80041b4 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80040e4:	687c      	ldr	r4, [r7, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	441c      	add	r4, r3
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	4423      	add	r3, r4
 80040f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040fc:	461c      	mov	r4, r3
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	88db      	ldrh	r3, [r3, #6]
 8004102:	085b      	lsrs	r3, r3, #1
 8004104:	b29b      	uxth	r3, r3
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	b29b      	uxth	r3, r3
 800410a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	b29c      	uxth	r4, r3
 800411a:	4623      	mov	r3, r4
 800411c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004120:	2b00      	cmp	r3, #0
 8004122:	d014      	beq.n	800414e <USB_ActivateEndpoint+0x13a>
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	4413      	add	r3, r2
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	b29b      	uxth	r3, r3
 8004132:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800413a:	b29c      	uxth	r4, r3
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	441a      	add	r2, r3
 8004146:	4b6c      	ldr	r3, [pc, #432]	; (80042f8 <USB_ActivateEndpoint+0x2e4>)
 8004148:	4323      	orrs	r3, r4
 800414a:	b29b      	uxth	r3, r3
 800414c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	78db      	ldrb	r3, [r3, #3]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d018      	beq.n	8004188 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	4413      	add	r3, r2
 8004160:	881b      	ldrh	r3, [r3, #0]
 8004162:	b29b      	uxth	r3, r3
 8004164:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004168:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800416c:	b29c      	uxth	r4, r3
 800416e:	f084 0320 	eor.w	r3, r4, #32
 8004172:	b29c      	uxth	r4, r3
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	441a      	add	r2, r3
 800417e:	4b5d      	ldr	r3, [pc, #372]	; (80042f4 <USB_ActivateEndpoint+0x2e0>)
 8004180:	4323      	orrs	r3, r4
 8004182:	b29b      	uxth	r3, r3
 8004184:	8013      	strh	r3, [r2, #0]
 8004186:	e22b      	b.n	80045e0 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4413      	add	r3, r2
 8004192:	881b      	ldrh	r3, [r3, #0]
 8004194:	b29b      	uxth	r3, r3
 8004196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800419a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800419e:	b29c      	uxth	r4, r3
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	441a      	add	r2, r3
 80041aa:	4b52      	ldr	r3, [pc, #328]	; (80042f4 <USB_ActivateEndpoint+0x2e0>)
 80041ac:	4323      	orrs	r3, r4
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	8013      	strh	r3, [r2, #0]
 80041b2:	e215      	b.n	80045e0 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80041b4:	687c      	ldr	r4, [r7, #4]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041bc:	b29b      	uxth	r3, r3
 80041be:	441c      	add	r4, r3
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	4423      	add	r3, r4
 80041c8:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80041cc:	461c      	mov	r4, r3
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	88db      	ldrh	r3, [r3, #6]
 80041d2:	085b      	lsrs	r3, r3, #1
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	b29b      	uxth	r3, r3
 80041da:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80041dc:	687c      	ldr	r4, [r7, #4]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	441c      	add	r4, r3
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	4423      	add	r3, r4
 80041f0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80041f4:	461c      	mov	r4, r3
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10e      	bne.n	800421c <USB_ActivateEndpoint+0x208>
 80041fe:	8823      	ldrh	r3, [r4, #0]
 8004200:	b29b      	uxth	r3, r3
 8004202:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004206:	b29b      	uxth	r3, r3
 8004208:	8023      	strh	r3, [r4, #0]
 800420a:	8823      	ldrh	r3, [r4, #0]
 800420c:	b29b      	uxth	r3, r3
 800420e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004212:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004216:	b29b      	uxth	r3, r3
 8004218:	8023      	strh	r3, [r4, #0]
 800421a:	e02d      	b.n	8004278 <USB_ActivateEndpoint+0x264>
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	2b3e      	cmp	r3, #62	; 0x3e
 8004222:	d812      	bhi.n	800424a <USB_ActivateEndpoint+0x236>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	085b      	lsrs	r3, r3, #1
 800422a:	60bb      	str	r3, [r7, #8]
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <USB_ActivateEndpoint+0x22a>
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	3301      	adds	r3, #1
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	b29b      	uxth	r3, r3
 8004242:	029b      	lsls	r3, r3, #10
 8004244:	b29b      	uxth	r3, r3
 8004246:	8023      	strh	r3, [r4, #0]
 8004248:	e016      	b.n	8004278 <USB_ActivateEndpoint+0x264>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	095b      	lsrs	r3, r3, #5
 8004250:	60bb      	str	r3, [r7, #8]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	f003 031f 	and.w	r3, r3, #31
 800425a:	2b00      	cmp	r3, #0
 800425c:	d102      	bne.n	8004264 <USB_ActivateEndpoint+0x250>
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	3b01      	subs	r3, #1
 8004262:	60bb      	str	r3, [r7, #8]
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	b29b      	uxth	r3, r3
 8004268:	029b      	lsls	r3, r3, #10
 800426a:	b29b      	uxth	r3, r3
 800426c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004270:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004274:	b29b      	uxth	r3, r3
 8004276:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	881b      	ldrh	r3, [r3, #0]
 8004284:	b29c      	uxth	r4, r3
 8004286:	4623      	mov	r3, r4
 8004288:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d014      	beq.n	80042ba <USB_ActivateEndpoint+0x2a6>
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4413      	add	r3, r2
 800429a:	881b      	ldrh	r3, [r3, #0]
 800429c:	b29b      	uxth	r3, r3
 800429e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042a6:	b29c      	uxth	r4, r3
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	441a      	add	r2, r3
 80042b2:	4b12      	ldr	r3, [pc, #72]	; (80042fc <USB_ActivateEndpoint+0x2e8>)
 80042b4:	4323      	orrs	r3, r4
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	4413      	add	r3, r2
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042d0:	b29c      	uxth	r4, r3
 80042d2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80042d6:	b29c      	uxth	r4, r3
 80042d8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80042dc:	b29c      	uxth	r4, r3
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	781b      	ldrb	r3, [r3, #0]
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	441a      	add	r2, r3
 80042e8:	4b02      	ldr	r3, [pc, #8]	; (80042f4 <USB_ActivateEndpoint+0x2e0>)
 80042ea:	4323      	orrs	r3, r4
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	8013      	strh	r3, [r2, #0]
 80042f0:	e176      	b.n	80045e0 <USB_ActivateEndpoint+0x5cc>
 80042f2:	bf00      	nop
 80042f4:	ffff8080 	.word	0xffff8080
 80042f8:	ffff80c0 	.word	0xffff80c0
 80042fc:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	4413      	add	r3, r2
 800430a:	881b      	ldrh	r3, [r3, #0]
 800430c:	b29b      	uxth	r3, r3
 800430e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004316:	b29c      	uxth	r4, r3
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	441a      	add	r2, r3
 8004322:	4b96      	ldr	r3, [pc, #600]	; (800457c <USB_ActivateEndpoint+0x568>)
 8004324:	4323      	orrs	r3, r4
 8004326:	b29b      	uxth	r3, r3
 8004328:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800432a:	687c      	ldr	r4, [r7, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004332:	b29b      	uxth	r3, r3
 8004334:	441c      	add	r4, r3
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	011b      	lsls	r3, r3, #4
 800433c:	4423      	add	r3, r4
 800433e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004342:	461c      	mov	r4, r3
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	891b      	ldrh	r3, [r3, #8]
 8004348:	085b      	lsrs	r3, r3, #1
 800434a:	b29b      	uxth	r3, r3
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	b29b      	uxth	r3, r3
 8004350:	8023      	strh	r3, [r4, #0]
 8004352:	687c      	ldr	r4, [r7, #4]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800435a:	b29b      	uxth	r3, r3
 800435c:	441c      	add	r4, r3
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	011b      	lsls	r3, r3, #4
 8004364:	4423      	add	r3, r4
 8004366:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800436a:	461c      	mov	r4, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	895b      	ldrh	r3, [r3, #10]
 8004370:	085b      	lsrs	r3, r3, #1
 8004372:	b29b      	uxth	r3, r3
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	b29b      	uxth	r3, r3
 8004378:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	785b      	ldrb	r3, [r3, #1]
 800437e:	2b00      	cmp	r3, #0
 8004380:	f040 8088 	bne.w	8004494 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	b29c      	uxth	r4, r3
 8004392:	4623      	mov	r3, r4
 8004394:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d014      	beq.n	80043c6 <USB_ActivateEndpoint+0x3b2>
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	881b      	ldrh	r3, [r3, #0]
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043b2:	b29c      	uxth	r4, r3
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	441a      	add	r2, r3
 80043be:	4b70      	ldr	r3, [pc, #448]	; (8004580 <USB_ActivateEndpoint+0x56c>)
 80043c0:	4323      	orrs	r3, r4
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4413      	add	r3, r2
 80043d0:	881b      	ldrh	r3, [r3, #0]
 80043d2:	b29c      	uxth	r4, r3
 80043d4:	4623      	mov	r3, r4
 80043d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d014      	beq.n	8004408 <USB_ActivateEndpoint+0x3f4>
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	881b      	ldrh	r3, [r3, #0]
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f4:	b29c      	uxth	r4, r3
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	441a      	add	r2, r3
 8004400:	4b60      	ldr	r3, [pc, #384]	; (8004584 <USB_ActivateEndpoint+0x570>)
 8004402:	4323      	orrs	r3, r4
 8004404:	b29b      	uxth	r3, r3
 8004406:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	881b      	ldrh	r3, [r3, #0]
 8004414:	b29b      	uxth	r3, r3
 8004416:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800441a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800441e:	b29c      	uxth	r4, r3
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	441a      	add	r2, r3
 800442a:	4b56      	ldr	r3, [pc, #344]	; (8004584 <USB_ActivateEndpoint+0x570>)
 800442c:	4323      	orrs	r3, r4
 800442e:	b29b      	uxth	r3, r3
 8004430:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	4413      	add	r3, r2
 800443c:	881b      	ldrh	r3, [r3, #0]
 800443e:	b29b      	uxth	r3, r3
 8004440:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004448:	b29c      	uxth	r4, r3
 800444a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800444e:	b29c      	uxth	r4, r3
 8004450:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004454:	b29c      	uxth	r4, r3
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	441a      	add	r2, r3
 8004460:	4b49      	ldr	r3, [pc, #292]	; (8004588 <USB_ActivateEndpoint+0x574>)
 8004462:	4323      	orrs	r3, r4
 8004464:	b29b      	uxth	r3, r3
 8004466:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4413      	add	r3, r2
 8004472:	881b      	ldrh	r3, [r3, #0]
 8004474:	b29b      	uxth	r3, r3
 8004476:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800447a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800447e:	b29c      	uxth	r4, r3
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	441a      	add	r2, r3
 800448a:	4b3f      	ldr	r3, [pc, #252]	; (8004588 <USB_ActivateEndpoint+0x574>)
 800448c:	4323      	orrs	r3, r4
 800448e:	b29b      	uxth	r3, r3
 8004490:	8013      	strh	r3, [r2, #0]
 8004492:	e0a5      	b.n	80045e0 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	4413      	add	r3, r2
 800449e:	881b      	ldrh	r3, [r3, #0]
 80044a0:	b29c      	uxth	r4, r3
 80044a2:	4623      	mov	r3, r4
 80044a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d014      	beq.n	80044d6 <USB_ActivateEndpoint+0x4c2>
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4413      	add	r3, r2
 80044b6:	881b      	ldrh	r3, [r3, #0]
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044c2:	b29c      	uxth	r4, r3
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	441a      	add	r2, r3
 80044ce:	4b2c      	ldr	r3, [pc, #176]	; (8004580 <USB_ActivateEndpoint+0x56c>)
 80044d0:	4323      	orrs	r3, r4
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	4413      	add	r3, r2
 80044e0:	881b      	ldrh	r3, [r3, #0]
 80044e2:	b29c      	uxth	r4, r3
 80044e4:	4623      	mov	r3, r4
 80044e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d014      	beq.n	8004518 <USB_ActivateEndpoint+0x504>
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4413      	add	r3, r2
 80044f8:	881b      	ldrh	r3, [r3, #0]
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004504:	b29c      	uxth	r4, r3
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	441a      	add	r2, r3
 8004510:	4b1c      	ldr	r3, [pc, #112]	; (8004584 <USB_ActivateEndpoint+0x570>)
 8004512:	4323      	orrs	r3, r4
 8004514:	b29b      	uxth	r3, r3
 8004516:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	881b      	ldrh	r3, [r3, #0]
 8004524:	b29b      	uxth	r3, r3
 8004526:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800452a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800452e:	b29c      	uxth	r4, r3
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	441a      	add	r2, r3
 800453a:	4b11      	ldr	r3, [pc, #68]	; (8004580 <USB_ActivateEndpoint+0x56c>)
 800453c:	4323      	orrs	r3, r4
 800453e:	b29b      	uxth	r3, r3
 8004540:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	78db      	ldrb	r3, [r3, #3]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d020      	beq.n	800458c <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4413      	add	r3, r2
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	b29b      	uxth	r3, r3
 8004558:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800455c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004560:	b29c      	uxth	r4, r3
 8004562:	f084 0320 	eor.w	r3, r4, #32
 8004566:	b29c      	uxth	r4, r3
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	441a      	add	r2, r3
 8004572:	4b05      	ldr	r3, [pc, #20]	; (8004588 <USB_ActivateEndpoint+0x574>)
 8004574:	4323      	orrs	r3, r4
 8004576:	b29b      	uxth	r3, r3
 8004578:	8013      	strh	r3, [r2, #0]
 800457a:	e01c      	b.n	80045b6 <USB_ActivateEndpoint+0x5a2>
 800457c:	ffff8180 	.word	0xffff8180
 8004580:	ffffc080 	.word	0xffffc080
 8004584:	ffff80c0 	.word	0xffff80c0
 8004588:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	4413      	add	r3, r2
 8004596:	881b      	ldrh	r3, [r3, #0]
 8004598:	b29b      	uxth	r3, r3
 800459a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800459e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045a2:	b29c      	uxth	r4, r3
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	441a      	add	r2, r3
 80045ae:	4b0f      	ldr	r3, [pc, #60]	; (80045ec <USB_ActivateEndpoint+0x5d8>)
 80045b0:	4323      	orrs	r3, r4
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	881b      	ldrh	r3, [r3, #0]
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045cc:	b29c      	uxth	r4, r3
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	441a      	add	r2, r3
 80045d8:	4b04      	ldr	r3, [pc, #16]	; (80045ec <USB_ActivateEndpoint+0x5d8>)
 80045da:	4323      	orrs	r3, r4
 80045dc:	b29b      	uxth	r3, r3
 80045de:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bc90      	pop	{r4, r7}
 80045ea:	4770      	bx	lr
 80045ec:	ffff8080 	.word	0xffff8080

080045f0 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80045f0:	b490      	push	{r4, r7}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	7b1b      	ldrb	r3, [r3, #12]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d171      	bne.n	80046e6 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	785b      	ldrb	r3, [r3, #1]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d036      	beq.n	8004678 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	4413      	add	r3, r2
 8004614:	881b      	ldrh	r3, [r3, #0]
 8004616:	b29c      	uxth	r4, r3
 8004618:	4623      	mov	r3, r4
 800461a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461e:	2b00      	cmp	r3, #0
 8004620:	d014      	beq.n	800464c <USB_DeactivateEndpoint+0x5c>
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4413      	add	r3, r2
 800462c:	881b      	ldrh	r3, [r3, #0]
 800462e:	b29b      	uxth	r3, r3
 8004630:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004634:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004638:	b29c      	uxth	r4, r3
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	441a      	add	r2, r3
 8004644:	4b6b      	ldr	r3, [pc, #428]	; (80047f4 <USB_DeactivateEndpoint+0x204>)
 8004646:	4323      	orrs	r3, r4
 8004648:	b29b      	uxth	r3, r3
 800464a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	881b      	ldrh	r3, [r3, #0]
 8004658:	b29b      	uxth	r3, r3
 800465a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800465e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004662:	b29c      	uxth	r4, r3
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	441a      	add	r2, r3
 800466e:	4b62      	ldr	r3, [pc, #392]	; (80047f8 <USB_DeactivateEndpoint+0x208>)
 8004670:	4323      	orrs	r3, r4
 8004672:	b29b      	uxth	r3, r3
 8004674:	8013      	strh	r3, [r2, #0]
 8004676:	e144      	b.n	8004902 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	b29c      	uxth	r4, r3
 8004686:	4623      	mov	r3, r4
 8004688:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d014      	beq.n	80046ba <USB_DeactivateEndpoint+0xca>
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	4413      	add	r3, r2
 800469a:	881b      	ldrh	r3, [r3, #0]
 800469c:	b29b      	uxth	r3, r3
 800469e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046a6:	b29c      	uxth	r4, r3
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	441a      	add	r2, r3
 80046b2:	4b52      	ldr	r3, [pc, #328]	; (80047fc <USB_DeactivateEndpoint+0x20c>)
 80046b4:	4323      	orrs	r3, r4
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	4413      	add	r3, r2
 80046c4:	881b      	ldrh	r3, [r3, #0]
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d0:	b29c      	uxth	r4, r3
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	441a      	add	r2, r3
 80046dc:	4b46      	ldr	r3, [pc, #280]	; (80047f8 <USB_DeactivateEndpoint+0x208>)
 80046de:	4323      	orrs	r3, r4
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	8013      	strh	r3, [r2, #0]
 80046e4:	e10d      	b.n	8004902 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	785b      	ldrb	r3, [r3, #1]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f040 8088 	bne.w	8004800 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4413      	add	r3, r2
 80046fa:	881b      	ldrh	r3, [r3, #0]
 80046fc:	b29c      	uxth	r4, r3
 80046fe:	4623      	mov	r3, r4
 8004700:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d014      	beq.n	8004732 <USB_DeactivateEndpoint+0x142>
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	4413      	add	r3, r2
 8004712:	881b      	ldrh	r3, [r3, #0]
 8004714:	b29b      	uxth	r3, r3
 8004716:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800471a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800471e:	b29c      	uxth	r4, r3
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	441a      	add	r2, r3
 800472a:	4b34      	ldr	r3, [pc, #208]	; (80047fc <USB_DeactivateEndpoint+0x20c>)
 800472c:	4323      	orrs	r3, r4
 800472e:	b29b      	uxth	r3, r3
 8004730:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	4413      	add	r3, r2
 800473c:	881b      	ldrh	r3, [r3, #0]
 800473e:	b29c      	uxth	r4, r3
 8004740:	4623      	mov	r3, r4
 8004742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004746:	2b00      	cmp	r3, #0
 8004748:	d014      	beq.n	8004774 <USB_DeactivateEndpoint+0x184>
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	4413      	add	r3, r2
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	b29b      	uxth	r3, r3
 8004758:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800475c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004760:	b29c      	uxth	r4, r3
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	441a      	add	r2, r3
 800476c:	4b21      	ldr	r3, [pc, #132]	; (80047f4 <USB_DeactivateEndpoint+0x204>)
 800476e:	4323      	orrs	r3, r4
 8004770:	b29b      	uxth	r3, r3
 8004772:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	881b      	ldrh	r3, [r3, #0]
 8004780:	b29b      	uxth	r3, r3
 8004782:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478a:	b29c      	uxth	r4, r3
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	441a      	add	r2, r3
 8004796:	4b17      	ldr	r3, [pc, #92]	; (80047f4 <USB_DeactivateEndpoint+0x204>)
 8004798:	4323      	orrs	r3, r4
 800479a:	b29b      	uxth	r3, r3
 800479c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b4:	b29c      	uxth	r4, r3
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	441a      	add	r2, r3
 80047c0:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <USB_DeactivateEndpoint+0x208>)
 80047c2:	4323      	orrs	r3, r4
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	4413      	add	r3, r2
 80047d2:	881b      	ldrh	r3, [r3, #0]
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047de:	b29c      	uxth	r4, r3
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	441a      	add	r2, r3
 80047ea:	4b03      	ldr	r3, [pc, #12]	; (80047f8 <USB_DeactivateEndpoint+0x208>)
 80047ec:	4323      	orrs	r3, r4
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	8013      	strh	r3, [r2, #0]
 80047f2:	e086      	b.n	8004902 <USB_DeactivateEndpoint+0x312>
 80047f4:	ffff80c0 	.word	0xffff80c0
 80047f8:	ffff8080 	.word	0xffff8080
 80047fc:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4413      	add	r3, r2
 800480a:	881b      	ldrh	r3, [r3, #0]
 800480c:	b29c      	uxth	r4, r3
 800480e:	4623      	mov	r3, r4
 8004810:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d014      	beq.n	8004842 <USB_DeactivateEndpoint+0x252>
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	881b      	ldrh	r3, [r3, #0]
 8004824:	b29b      	uxth	r3, r3
 8004826:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800482a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800482e:	b29c      	uxth	r4, r3
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	441a      	add	r2, r3
 800483a:	4b35      	ldr	r3, [pc, #212]	; (8004910 <USB_DeactivateEndpoint+0x320>)
 800483c:	4323      	orrs	r3, r4
 800483e:	b29b      	uxth	r3, r3
 8004840:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4413      	add	r3, r2
 800484c:	881b      	ldrh	r3, [r3, #0]
 800484e:	b29c      	uxth	r4, r3
 8004850:	4623      	mov	r3, r4
 8004852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004856:	2b00      	cmp	r3, #0
 8004858:	d014      	beq.n	8004884 <USB_DeactivateEndpoint+0x294>
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	881b      	ldrh	r3, [r3, #0]
 8004866:	b29b      	uxth	r3, r3
 8004868:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800486c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004870:	b29c      	uxth	r4, r3
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	441a      	add	r2, r3
 800487c:	4b25      	ldr	r3, [pc, #148]	; (8004914 <USB_DeactivateEndpoint+0x324>)
 800487e:	4323      	orrs	r3, r4
 8004880:	b29b      	uxth	r3, r3
 8004882:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	881b      	ldrh	r3, [r3, #0]
 8004890:	b29b      	uxth	r3, r3
 8004892:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800489a:	b29c      	uxth	r4, r3
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	441a      	add	r2, r3
 80048a6:	4b1a      	ldr	r3, [pc, #104]	; (8004910 <USB_DeactivateEndpoint+0x320>)
 80048a8:	4323      	orrs	r3, r4
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048c4:	b29c      	uxth	r4, r3
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	441a      	add	r2, r3
 80048d0:	4b11      	ldr	r3, [pc, #68]	; (8004918 <USB_DeactivateEndpoint+0x328>)
 80048d2:	4323      	orrs	r3, r4
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	881b      	ldrh	r3, [r3, #0]
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ee:	b29c      	uxth	r4, r3
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	441a      	add	r2, r3
 80048fa:	4b07      	ldr	r3, [pc, #28]	; (8004918 <USB_DeactivateEndpoint+0x328>)
 80048fc:	4323      	orrs	r3, r4
 80048fe:	b29b      	uxth	r3, r3
 8004900:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3708      	adds	r7, #8
 8004908:	46bd      	mov	sp, r7
 800490a:	bc90      	pop	{r4, r7}
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	ffffc080 	.word	0xffffc080
 8004914:	ffff80c0 	.word	0xffff80c0
 8004918:	ffff8080 	.word	0xffff8080

0800491c <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800491c:	b590      	push	{r4, r7, lr}
 800491e:	b08d      	sub	sp, #52	; 0x34
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	785b      	ldrb	r3, [r3, #1]
 800492a:	2b01      	cmp	r3, #1
 800492c:	f040 8160 	bne.w	8004bf0 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	699a      	ldr	r2, [r3, #24]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	429a      	cmp	r2, r3
 800493a:	d909      	bls.n	8004950 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	699a      	ldr	r2, [r3, #24]
 8004946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004948:	1ad2      	subs	r2, r2, r3
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	619a      	str	r2, [r3, #24]
 800494e:	e005      	b.n	800495c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2200      	movs	r2, #0
 800495a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	7b1b      	ldrb	r3, [r3, #12]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d119      	bne.n	8004998 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	6959      	ldr	r1, [r3, #20]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	88da      	ldrh	r2, [r3, #6]
 800496c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800496e:	b29b      	uxth	r3, r3
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 fba2 	bl	80050ba <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004976:	687c      	ldr	r4, [r7, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800497e:	b29b      	uxth	r3, r3
 8004980:	441c      	add	r4, r3
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	4423      	add	r3, r4
 800498a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800498e:	461c      	mov	r4, r3
 8004990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004992:	b29b      	uxth	r3, r3
 8004994:	8023      	strh	r3, [r4, #0]
 8004996:	e10f      	b.n	8004bb8 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4413      	add	r3, r2
 80049a2:	881b      	ldrh	r3, [r3, #0]
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d065      	beq.n	8004a7a <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80049ae:	687c      	ldr	r4, [r7, #4]
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	785b      	ldrb	r3, [r3, #1]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d148      	bne.n	8004a4a <USB_EPStartXfer+0x12e>
 80049b8:	687c      	ldr	r4, [r7, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	441c      	add	r4, r3
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	4423      	add	r3, r4
 80049cc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80049d0:	461c      	mov	r4, r3
 80049d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10e      	bne.n	80049f6 <USB_EPStartXfer+0xda>
 80049d8:	8823      	ldrh	r3, [r4, #0]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	8023      	strh	r3, [r4, #0]
 80049e4:	8823      	ldrh	r3, [r4, #0]
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	8023      	strh	r3, [r4, #0]
 80049f4:	e03d      	b.n	8004a72 <USB_EPStartXfer+0x156>
 80049f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f8:	2b3e      	cmp	r3, #62	; 0x3e
 80049fa:	d810      	bhi.n	8004a1e <USB_EPStartXfer+0x102>
 80049fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fe:	085b      	lsrs	r3, r3, #1
 8004a00:	627b      	str	r3, [r7, #36]	; 0x24
 8004a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d002      	beq.n	8004a12 <USB_EPStartXfer+0xf6>
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0e:	3301      	adds	r3, #1
 8004a10:	627b      	str	r3, [r7, #36]	; 0x24
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	029b      	lsls	r3, r3, #10
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	8023      	strh	r3, [r4, #0]
 8004a1c:	e029      	b.n	8004a72 <USB_EPStartXfer+0x156>
 8004a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a20:	095b      	lsrs	r3, r3, #5
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
 8004a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a26:	f003 031f 	and.w	r3, r3, #31
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d102      	bne.n	8004a34 <USB_EPStartXfer+0x118>
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	3b01      	subs	r3, #1
 8004a32:	627b      	str	r3, [r7, #36]	; 0x24
 8004a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	029b      	lsls	r3, r3, #10
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	8023      	strh	r3, [r4, #0]
 8004a48:	e013      	b.n	8004a72 <USB_EPStartXfer+0x156>
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	785b      	ldrb	r3, [r3, #1]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d10f      	bne.n	8004a72 <USB_EPStartXfer+0x156>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	441c      	add	r4, r3
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	011b      	lsls	r3, r3, #4
 8004a62:	4423      	add	r3, r4
 8004a64:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a6c:	b29a      	uxth	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	895b      	ldrh	r3, [r3, #10]
 8004a76:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004a78:	e063      	b.n	8004b42 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	785b      	ldrb	r3, [r3, #1]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d148      	bne.n	8004b14 <USB_EPStartXfer+0x1f8>
 8004a82:	687c      	ldr	r4, [r7, #4]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	441c      	add	r4, r3
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	4423      	add	r3, r4
 8004a96:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a9a:	461c      	mov	r4, r3
 8004a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10e      	bne.n	8004ac0 <USB_EPStartXfer+0x1a4>
 8004aa2:	8823      	ldrh	r3, [r4, #0]
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	8023      	strh	r3, [r4, #0]
 8004aae:	8823      	ldrh	r3, [r4, #0]
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ab6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	8023      	strh	r3, [r4, #0]
 8004abe:	e03d      	b.n	8004b3c <USB_EPStartXfer+0x220>
 8004ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac2:	2b3e      	cmp	r3, #62	; 0x3e
 8004ac4:	d810      	bhi.n	8004ae8 <USB_EPStartXfer+0x1cc>
 8004ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac8:	085b      	lsrs	r3, r3, #1
 8004aca:	623b      	str	r3, [r7, #32]
 8004acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d002      	beq.n	8004adc <USB_EPStartXfer+0x1c0>
 8004ad6:	6a3b      	ldr	r3, [r7, #32]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	623b      	str	r3, [r7, #32]
 8004adc:	6a3b      	ldr	r3, [r7, #32]
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	029b      	lsls	r3, r3, #10
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	8023      	strh	r3, [r4, #0]
 8004ae6:	e029      	b.n	8004b3c <USB_EPStartXfer+0x220>
 8004ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aea:	095b      	lsrs	r3, r3, #5
 8004aec:	623b      	str	r3, [r7, #32]
 8004aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af0:	f003 031f 	and.w	r3, r3, #31
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d102      	bne.n	8004afe <USB_EPStartXfer+0x1e2>
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	623b      	str	r3, [r7, #32]
 8004afe:	6a3b      	ldr	r3, [r7, #32]
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	029b      	lsls	r3, r3, #10
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	8023      	strh	r3, [r4, #0]
 8004b12:	e013      	b.n	8004b3c <USB_EPStartXfer+0x220>
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	785b      	ldrb	r3, [r3, #1]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d10f      	bne.n	8004b3c <USB_EPStartXfer+0x220>
 8004b1c:	687c      	ldr	r4, [r7, #4]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	441c      	add	r4, r3
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	4423      	add	r3, r4
 8004b30:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004b34:	461c      	mov	r4, r3
 8004b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	891b      	ldrh	r3, [r3, #8]
 8004b40:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	6959      	ldr	r1, [r3, #20]
 8004b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 fab4 	bl	80050ba <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	785b      	ldrb	r3, [r3, #1]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d115      	bne.n	8004b86 <USB_EPStartXfer+0x26a>
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4413      	add	r3, r2
 8004b64:	881b      	ldrh	r3, [r3, #0]
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b70:	b29c      	uxth	r4, r3
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	441a      	add	r2, r3
 8004b7c:	4b9a      	ldr	r3, [pc, #616]	; (8004de8 <USB_EPStartXfer+0x4cc>)
 8004b7e:	4323      	orrs	r3, r4
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	8013      	strh	r3, [r2, #0]
 8004b84:	e018      	b.n	8004bb8 <USB_EPStartXfer+0x29c>
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	785b      	ldrb	r3, [r3, #1]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d114      	bne.n	8004bb8 <USB_EPStartXfer+0x29c>
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	881b      	ldrh	r3, [r3, #0]
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ba0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ba4:	b29c      	uxth	r4, r3
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	441a      	add	r2, r3
 8004bb0:	4b8e      	ldr	r3, [pc, #568]	; (8004dec <USB_EPStartXfer+0x4d0>)
 8004bb2:	4323      	orrs	r3, r4
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4413      	add	r3, r2
 8004bc2:	881b      	ldrh	r3, [r3, #0]
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bce:	b29c      	uxth	r4, r3
 8004bd0:	f084 0310 	eor.w	r3, r4, #16
 8004bd4:	b29c      	uxth	r4, r3
 8004bd6:	f084 0320 	eor.w	r3, r4, #32
 8004bda:	b29c      	uxth	r4, r3
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	441a      	add	r2, r3
 8004be6:	4b82      	ldr	r3, [pc, #520]	; (8004df0 <USB_EPStartXfer+0x4d4>)
 8004be8:	4323      	orrs	r3, r4
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	8013      	strh	r3, [r2, #0]
 8004bee:	e146      	b.n	8004e7e <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	699a      	ldr	r2, [r3, #24]
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d909      	bls.n	8004c10 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	699a      	ldr	r2, [r3, #24]
 8004c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c08:	1ad2      	subs	r2, r2, r3
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	619a      	str	r2, [r3, #24]
 8004c0e:	e005      	b.n	8004c1c <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	7b1b      	ldrb	r3, [r3, #12]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d148      	bne.n	8004cb6 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004c24:	687c      	ldr	r4, [r7, #4]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	441c      	add	r4, r3
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	4423      	add	r3, r4
 8004c38:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c3c:	461c      	mov	r4, r3
 8004c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10e      	bne.n	8004c62 <USB_EPStartXfer+0x346>
 8004c44:	8823      	ldrh	r3, [r4, #0]
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	8023      	strh	r3, [r4, #0]
 8004c50:	8823      	ldrh	r3, [r4, #0]
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	8023      	strh	r3, [r4, #0]
 8004c60:	e0f2      	b.n	8004e48 <USB_EPStartXfer+0x52c>
 8004c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c64:	2b3e      	cmp	r3, #62	; 0x3e
 8004c66:	d810      	bhi.n	8004c8a <USB_EPStartXfer+0x36e>
 8004c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	61fb      	str	r3, [r7, #28]
 8004c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <USB_EPStartXfer+0x362>
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	61fb      	str	r3, [r7, #28]
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	029b      	lsls	r3, r3, #10
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	8023      	strh	r3, [r4, #0]
 8004c88:	e0de      	b.n	8004e48 <USB_EPStartXfer+0x52c>
 8004c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8c:	095b      	lsrs	r3, r3, #5
 8004c8e:	61fb      	str	r3, [r7, #28]
 8004c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c92:	f003 031f 	and.w	r3, r3, #31
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d102      	bne.n	8004ca0 <USB_EPStartXfer+0x384>
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	61fb      	str	r3, [r7, #28]
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	029b      	lsls	r3, r3, #10
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	8023      	strh	r3, [r4, #0]
 8004cb4:	e0c8      	b.n	8004e48 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	785b      	ldrb	r3, [r3, #1]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d148      	bne.n	8004d50 <USB_EPStartXfer+0x434>
 8004cbe:	687c      	ldr	r4, [r7, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	441c      	add	r4, r3
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	011b      	lsls	r3, r3, #4
 8004cd0:	4423      	add	r3, r4
 8004cd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004cd6:	461c      	mov	r4, r3
 8004cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10e      	bne.n	8004cfc <USB_EPStartXfer+0x3e0>
 8004cde:	8823      	ldrh	r3, [r4, #0]
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	8023      	strh	r3, [r4, #0]
 8004cea:	8823      	ldrh	r3, [r4, #0]
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	8023      	strh	r3, [r4, #0]
 8004cfa:	e03d      	b.n	8004d78 <USB_EPStartXfer+0x45c>
 8004cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfe:	2b3e      	cmp	r3, #62	; 0x3e
 8004d00:	d810      	bhi.n	8004d24 <USB_EPStartXfer+0x408>
 8004d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d04:	085b      	lsrs	r3, r3, #1
 8004d06:	61bb      	str	r3, [r7, #24]
 8004d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <USB_EPStartXfer+0x3fc>
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	3301      	adds	r3, #1
 8004d16:	61bb      	str	r3, [r7, #24]
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	029b      	lsls	r3, r3, #10
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	8023      	strh	r3, [r4, #0]
 8004d22:	e029      	b.n	8004d78 <USB_EPStartXfer+0x45c>
 8004d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d26:	095b      	lsrs	r3, r3, #5
 8004d28:	61bb      	str	r3, [r7, #24]
 8004d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d102      	bne.n	8004d3a <USB_EPStartXfer+0x41e>
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	61bb      	str	r3, [r7, #24]
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	029b      	lsls	r3, r3, #10
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	8023      	strh	r3, [r4, #0]
 8004d4e:	e013      	b.n	8004d78 <USB_EPStartXfer+0x45c>
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	785b      	ldrb	r3, [r3, #1]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d10f      	bne.n	8004d78 <USB_EPStartXfer+0x45c>
 8004d58:	687c      	ldr	r4, [r7, #4]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	441c      	add	r4, r3
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	011b      	lsls	r3, r3, #4
 8004d6a:	4423      	add	r3, r4
 8004d6c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004d70:	461c      	mov	r4, r3
 8004d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	8023      	strh	r3, [r4, #0]
 8004d78:	687c      	ldr	r4, [r7, #4]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	785b      	ldrb	r3, [r3, #1]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d14e      	bne.n	8004e20 <USB_EPStartXfer+0x504>
 8004d82:	687c      	ldr	r4, [r7, #4]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	441c      	add	r4, r3
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	4423      	add	r3, r4
 8004d96:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d9a:	461c      	mov	r4, r3
 8004d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10e      	bne.n	8004dc0 <USB_EPStartXfer+0x4a4>
 8004da2:	8823      	ldrh	r3, [r4, #0]
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	8023      	strh	r3, [r4, #0]
 8004dae:	8823      	ldrh	r3, [r4, #0]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004db6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	8023      	strh	r3, [r4, #0]
 8004dbe:	e043      	b.n	8004e48 <USB_EPStartXfer+0x52c>
 8004dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc2:	2b3e      	cmp	r3, #62	; 0x3e
 8004dc4:	d816      	bhi.n	8004df4 <USB_EPStartXfer+0x4d8>
 8004dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc8:	085b      	lsrs	r3, r3, #1
 8004dca:	617b      	str	r3, [r7, #20]
 8004dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <USB_EPStartXfer+0x4c0>
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	029b      	lsls	r3, r3, #10
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	8023      	strh	r3, [r4, #0]
 8004de6:	e02f      	b.n	8004e48 <USB_EPStartXfer+0x52c>
 8004de8:	ffff80c0 	.word	0xffff80c0
 8004dec:	ffffc080 	.word	0xffffc080
 8004df0:	ffff8080 	.word	0xffff8080
 8004df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	617b      	str	r3, [r7, #20]
 8004dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfc:	f003 031f 	and.w	r3, r3, #31
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <USB_EPStartXfer+0x4ee>
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	3b01      	subs	r3, #1
 8004e08:	617b      	str	r3, [r7, #20]
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	029b      	lsls	r3, r3, #10
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	8023      	strh	r3, [r4, #0]
 8004e1e:	e013      	b.n	8004e48 <USB_EPStartXfer+0x52c>
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	785b      	ldrb	r3, [r3, #1]
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d10f      	bne.n	8004e48 <USB_EPStartXfer+0x52c>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	441c      	add	r4, r3
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	011b      	lsls	r3, r3, #4
 8004e38:	4423      	add	r3, r4
 8004e3a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004e3e:	613b      	str	r3, [r7, #16]
 8004e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e42:	b29a      	uxth	r2, r3
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	4413      	add	r3, r2
 8004e52:	881b      	ldrh	r3, [r3, #0]
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5e:	b29c      	uxth	r4, r3
 8004e60:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004e64:	b29c      	uxth	r4, r3
 8004e66:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004e6a:	b29c      	uxth	r4, r3
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	441a      	add	r2, r3
 8004e76:	4b04      	ldr	r3, [pc, #16]	; (8004e88 <USB_EPStartXfer+0x56c>)
 8004e78:	4323      	orrs	r3, r4
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3734      	adds	r7, #52	; 0x34
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd90      	pop	{r4, r7, pc}
 8004e88:	ffff8080 	.word	0xffff8080

08004e8c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004e8c:	b490      	push	{r4, r7}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	785b      	ldrb	r3, [r3, #1]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d018      	beq.n	8004ed0 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	881b      	ldrh	r3, [r3, #0]
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004eb4:	b29c      	uxth	r4, r3
 8004eb6:	f084 0310 	eor.w	r3, r4, #16
 8004eba:	b29c      	uxth	r4, r3
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	441a      	add	r2, r3
 8004ec6:	4b11      	ldr	r3, [pc, #68]	; (8004f0c <USB_EPSetStall+0x80>)
 8004ec8:	4323      	orrs	r3, r4
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	8013      	strh	r3, [r2, #0]
 8004ece:	e017      	b.n	8004f00 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4413      	add	r3, r2
 8004eda:	881b      	ldrh	r3, [r3, #0]
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee6:	b29c      	uxth	r4, r3
 8004ee8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004eec:	b29c      	uxth	r4, r3
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	441a      	add	r2, r3
 8004ef8:	4b04      	ldr	r3, [pc, #16]	; (8004f0c <USB_EPSetStall+0x80>)
 8004efa:	4323      	orrs	r3, r4
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc90      	pop	{r4, r7}
 8004f0a:	4770      	bx	lr
 8004f0c:	ffff8080 	.word	0xffff8080

08004f10 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004f10:	b490      	push	{r4, r7}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	7b1b      	ldrb	r3, [r3, #12]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d17d      	bne.n	800501e <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	785b      	ldrb	r3, [r3, #1]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d03d      	beq.n	8004fa6 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	b29c      	uxth	r4, r3
 8004f38:	4623      	mov	r3, r4
 8004f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d014      	beq.n	8004f6c <USB_EPClearStall+0x5c>
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f58:	b29c      	uxth	r4, r3
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	441a      	add	r2, r3
 8004f64:	4b31      	ldr	r3, [pc, #196]	; (800502c <USB_EPClearStall+0x11c>)
 8004f66:	4323      	orrs	r3, r4
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	78db      	ldrb	r3, [r3, #3]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d054      	beq.n	800501e <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4413      	add	r3, r2
 8004f7e:	881b      	ldrh	r3, [r3, #0]
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f8a:	b29c      	uxth	r4, r3
 8004f8c:	f084 0320 	eor.w	r3, r4, #32
 8004f90:	b29c      	uxth	r4, r3
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	441a      	add	r2, r3
 8004f9c:	4b24      	ldr	r3, [pc, #144]	; (8005030 <USB_EPClearStall+0x120>)
 8004f9e:	4323      	orrs	r3, r4
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	8013      	strh	r3, [r2, #0]
 8004fa4:	e03b      	b.n	800501e <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	781b      	ldrb	r3, [r3, #0]
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	4413      	add	r3, r2
 8004fb0:	881b      	ldrh	r3, [r3, #0]
 8004fb2:	b29c      	uxth	r4, r3
 8004fb4:	4623      	mov	r3, r4
 8004fb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d014      	beq.n	8004fe8 <USB_EPClearStall+0xd8>
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4413      	add	r3, r2
 8004fc8:	881b      	ldrh	r3, [r3, #0]
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd4:	b29c      	uxth	r4, r3
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	441a      	add	r2, r3
 8004fe0:	4b14      	ldr	r3, [pc, #80]	; (8005034 <USB_EPClearStall+0x124>)
 8004fe2:	4323      	orrs	r3, r4
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	881b      	ldrh	r3, [r3, #0]
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ffe:	b29c      	uxth	r4, r3
 8005000:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005004:	b29c      	uxth	r4, r3
 8005006:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800500a:	b29c      	uxth	r4, r3
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	441a      	add	r2, r3
 8005016:	4b06      	ldr	r3, [pc, #24]	; (8005030 <USB_EPClearStall+0x120>)
 8005018:	4323      	orrs	r3, r4
 800501a:	b29b      	uxth	r3, r3
 800501c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3708      	adds	r7, #8
 8005024:	46bd      	mov	sp, r7
 8005026:	bc90      	pop	{r4, r7}
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	ffff80c0 	.word	0xffff80c0
 8005030:	ffff8080 	.word	0xffff8080
 8005034:	ffffc080 	.word	0xffffc080

08005038 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	460b      	mov	r3, r1
 8005042:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005044:	78fb      	ldrb	r3, [r7, #3]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d103      	bne.n	8005052 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2280      	movs	r2, #128	; 0x80
 800504e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	bc80      	pop	{r7}
 800505c:	4770      	bx	lr

0800505e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800505e:	b480      	push	{r7}
 8005060:	b083      	sub	sp, #12
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	bc80      	pop	{r7}
 8005070:	4770      	bx	lr

08005072 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005072:	b480      	push	{r7}
 8005074:	b083      	sub	sp, #12
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	bc80      	pop	{r7}
 8005084:	4770      	bx	lr

08005086 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005086:	b480      	push	{r7}
 8005088:	b085      	sub	sp, #20
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005094:	b29b      	uxth	r3, r3
 8005096:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005098:	68fb      	ldr	r3, [r7, #12]
}
 800509a:	4618      	mov	r0, r3
 800509c:	3714      	adds	r7, #20
 800509e:	46bd      	mov	sp, r7
 80050a0:	bc80      	pop	{r7}
 80050a2:	4770      	bx	lr

080050a4 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr

080050ba <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b08d      	sub	sp, #52	; 0x34
 80050be:	af00      	add	r7, sp, #0
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	60b9      	str	r1, [r7, #8]
 80050c4:	4611      	mov	r1, r2
 80050c6:	461a      	mov	r2, r3
 80050c8:	460b      	mov	r3, r1
 80050ca:	80fb      	strh	r3, [r7, #6]
 80050cc:	4613      	mov	r3, r2
 80050ce:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80050d0:	88bb      	ldrh	r3, [r7, #4]
 80050d2:	3301      	adds	r3, #1
 80050d4:	085b      	lsrs	r3, r3, #1
 80050d6:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80050e0:	88fb      	ldrh	r3, [r7, #6]
 80050e2:	005a      	lsls	r2, r3, #1
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	4413      	add	r3, r2
 80050e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050ec:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050f2:	e01e      	b.n	8005132 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80050f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80050fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fc:	3301      	adds	r3, #1
 80050fe:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8005100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	b29b      	uxth	r3, r3
 8005106:	021b      	lsls	r3, r3, #8
 8005108:	b29b      	uxth	r3, r3
 800510a:	461a      	mov	r2, r3
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	4313      	orrs	r3, r2
 8005110:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	b29a      	uxth	r2, r3
 8005116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005118:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800511a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800511c:	3302      	adds	r3, #2
 800511e:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8005120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005122:	3302      	adds	r3, #2
 8005124:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8005126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005128:	3301      	adds	r3, #1
 800512a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800512c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800512e:	3b01      	subs	r3, #1
 8005130:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1dd      	bne.n	80050f4 <USB_WritePMA+0x3a>
  }
}
 8005138:	bf00      	nop
 800513a:	3734      	adds	r7, #52	; 0x34
 800513c:	46bd      	mov	sp, r7
 800513e:	bc80      	pop	{r7}
 8005140:	4770      	bx	lr

08005142 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005142:	b480      	push	{r7}
 8005144:	b08b      	sub	sp, #44	; 0x2c
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	4611      	mov	r1, r2
 800514e:	461a      	mov	r2, r3
 8005150:	460b      	mov	r3, r1
 8005152:	80fb      	strh	r3, [r7, #6]
 8005154:	4613      	mov	r3, r2
 8005156:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005158:	88bb      	ldrh	r3, [r7, #4]
 800515a:	085b      	lsrs	r3, r3, #1
 800515c:	b29b      	uxth	r3, r3
 800515e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005168:	88fb      	ldrh	r3, [r7, #6]
 800516a:	005a      	lsls	r2, r3, #1
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	4413      	add	r3, r2
 8005170:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005174:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	627b      	str	r3, [r7, #36]	; 0x24
 800517a:	e01b      	b.n	80051b4 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	881b      	ldrh	r3, [r3, #0]
 8005180:	b29b      	uxth	r3, r3
 8005182:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005184:	6a3b      	ldr	r3, [r7, #32]
 8005186:	3302      	adds	r3, #2
 8005188:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	b2da      	uxtb	r2, r3
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	3301      	adds	r3, #1
 8005196:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	0a1b      	lsrs	r3, r3, #8
 800519c:	b2da      	uxtb	r2, r3
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	3301      	adds	r3, #1
 80051a6:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80051a8:	6a3b      	ldr	r3, [r7, #32]
 80051aa:	3302      	adds	r3, #2
 80051ac:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80051ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b0:	3b01      	subs	r3, #1
 80051b2:	627b      	str	r3, [r7, #36]	; 0x24
 80051b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1e0      	bne.n	800517c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80051ba:	88bb      	ldrh	r3, [r7, #4]
 80051bc:	f003 0301 	and.w	r3, r3, #1
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d007      	beq.n	80051d6 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	881b      	ldrh	r3, [r3, #0]
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	b2da      	uxtb	r2, r3
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	701a      	strb	r2, [r3, #0]
  }
}
 80051d6:	bf00      	nop
 80051d8:	372c      	adds	r7, #44	; 0x2c
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr

080051e0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	460b      	mov	r3, r1
 80051ea:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	7c1b      	ldrb	r3, [r3, #16]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d115      	bne.n	8005224 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80051f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051fc:	2202      	movs	r2, #2
 80051fe:	2181      	movs	r1, #129	; 0x81
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f001 fe7a 	bl	8006efa <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800520c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005210:	2202      	movs	r2, #2
 8005212:	2101      	movs	r1, #1
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f001 fe70 	bl	8006efa <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2201      	movs	r2, #1
 800521e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8005222:	e012      	b.n	800524a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005224:	2340      	movs	r3, #64	; 0x40
 8005226:	2202      	movs	r2, #2
 8005228:	2181      	movs	r1, #129	; 0x81
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f001 fe65 	bl	8006efa <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005236:	2340      	movs	r3, #64	; 0x40
 8005238:	2202      	movs	r2, #2
 800523a:	2101      	movs	r1, #1
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f001 fe5c 	bl	8006efa <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800524a:	2308      	movs	r3, #8
 800524c:	2203      	movs	r2, #3
 800524e:	2182      	movs	r1, #130	; 0x82
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f001 fe52 	bl	8006efa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800525c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005260:	f001 ff6c 	bl	800713c <USBD_static_malloc>
 8005264:	4602      	mov	r2, r0
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005272:	2b00      	cmp	r3, #0
 8005274:	d102      	bne.n	800527c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8005276:	2301      	movs	r3, #1
 8005278:	73fb      	strb	r3, [r7, #15]
 800527a:	e026      	b.n	80052ca <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005282:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	2200      	movs	r2, #0
 8005292:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2200      	movs	r2, #0
 800529a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	7c1b      	ldrb	r3, [r3, #16]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d109      	bne.n	80052ba <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80052ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80052b0:	2101      	movs	r1, #1
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f001 ff0b 	bl	80070ce <USBD_LL_PrepareReceive>
 80052b8:	e007      	b.n	80052ca <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80052c0:	2340      	movs	r3, #64	; 0x40
 80052c2:	2101      	movs	r1, #1
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f001 ff02 	bl	80070ce <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3710      	adds	r7, #16
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80052e0:	2300      	movs	r3, #0
 80052e2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80052e4:	2181      	movs	r1, #129	; 0x81
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f001 fe2d 	bl	8006f46 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80052f2:	2101      	movs	r1, #1
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f001 fe26 	bl	8006f46 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005302:	2182      	movs	r1, #130	; 0x82
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f001 fe1e 	bl	8006f46 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00e      	beq.n	8005338 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800532a:	4618      	mov	r0, r3
 800532c:	f001 ff12 	bl	8007154 <USBD_static_free>
    pdev->pClassData = NULL;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8005338:	7bfb      	ldrb	r3, [r7, #15]
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	b086      	sub	sp, #24
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005352:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800535c:	2300      	movs	r3, #0
 800535e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005368:	2b00      	cmp	r3, #0
 800536a:	d039      	beq.n	80053e0 <USBD_CDC_Setup+0x9e>
 800536c:	2b20      	cmp	r3, #32
 800536e:	d17c      	bne.n	800546a <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	88db      	ldrh	r3, [r3, #6]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d029      	beq.n	80053cc <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	b25b      	sxtb	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	da11      	bge.n	80053a6 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800538e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005390:	683a      	ldr	r2, [r7, #0]
 8005392:	88d2      	ldrh	r2, [r2, #6]
 8005394:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005396:	6939      	ldr	r1, [r7, #16]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	88db      	ldrh	r3, [r3, #6]
 800539c:	461a      	mov	r2, r3
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f001 f9f6 	bl	8006790 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80053a4:	e068      	b.n	8005478 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	785a      	ldrb	r2, [r3, #1]
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	88db      	ldrh	r3, [r3, #6]
 80053b4:	b2da      	uxtb	r2, r3
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80053bc:	6939      	ldr	r1, [r7, #16]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	88db      	ldrh	r3, [r3, #6]
 80053c2:	461a      	mov	r2, r3
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f001 fa11 	bl	80067ec <USBD_CtlPrepareRx>
      break;
 80053ca:	e055      	b.n	8005478 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	683a      	ldr	r2, [r7, #0]
 80053d6:	7850      	ldrb	r0, [r2, #1]
 80053d8:	2200      	movs	r2, #0
 80053da:	6839      	ldr	r1, [r7, #0]
 80053dc:	4798      	blx	r3
      break;
 80053de:	e04b      	b.n	8005478 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	785b      	ldrb	r3, [r3, #1]
 80053e4:	2b0a      	cmp	r3, #10
 80053e6:	d017      	beq.n	8005418 <USBD_CDC_Setup+0xd6>
 80053e8:	2b0b      	cmp	r3, #11
 80053ea:	d029      	beq.n	8005440 <USBD_CDC_Setup+0xfe>
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d133      	bne.n	8005458 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80053f6:	2b03      	cmp	r3, #3
 80053f8:	d107      	bne.n	800540a <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80053fa:	f107 030c 	add.w	r3, r7, #12
 80053fe:	2202      	movs	r2, #2
 8005400:	4619      	mov	r1, r3
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f001 f9c4 	bl	8006790 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005408:	e02e      	b.n	8005468 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800540a:	6839      	ldr	r1, [r7, #0]
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f001 f955 	bl	80066bc <USBD_CtlError>
            ret = USBD_FAIL;
 8005412:	2302      	movs	r3, #2
 8005414:	75fb      	strb	r3, [r7, #23]
          break;
 8005416:	e027      	b.n	8005468 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800541e:	2b03      	cmp	r3, #3
 8005420:	d107      	bne.n	8005432 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005422:	f107 030f 	add.w	r3, r7, #15
 8005426:	2201      	movs	r2, #1
 8005428:	4619      	mov	r1, r3
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f001 f9b0 	bl	8006790 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005430:	e01a      	b.n	8005468 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005432:	6839      	ldr	r1, [r7, #0]
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f001 f941 	bl	80066bc <USBD_CtlError>
            ret = USBD_FAIL;
 800543a:	2302      	movs	r3, #2
 800543c:	75fb      	strb	r3, [r7, #23]
          break;
 800543e:	e013      	b.n	8005468 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005446:	2b03      	cmp	r3, #3
 8005448:	d00d      	beq.n	8005466 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800544a:	6839      	ldr	r1, [r7, #0]
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f001 f935 	bl	80066bc <USBD_CtlError>
            ret = USBD_FAIL;
 8005452:	2302      	movs	r3, #2
 8005454:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005456:	e006      	b.n	8005466 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8005458:	6839      	ldr	r1, [r7, #0]
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f001 f92e 	bl	80066bc <USBD_CtlError>
          ret = USBD_FAIL;
 8005460:	2302      	movs	r3, #2
 8005462:	75fb      	strb	r3, [r7, #23]
          break;
 8005464:	e000      	b.n	8005468 <USBD_CDC_Setup+0x126>
          break;
 8005466:	bf00      	nop
      }
      break;
 8005468:	e006      	b.n	8005478 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800546a:	6839      	ldr	r1, [r7, #0]
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f001 f925 	bl	80066bc <USBD_CtlError>
      ret = USBD_FAIL;
 8005472:	2302      	movs	r3, #2
 8005474:	75fb      	strb	r3, [r7, #23]
      break;
 8005476:	bf00      	nop
  }

  return ret;
 8005478:	7dfb      	ldrb	r3, [r7, #23]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3718      	adds	r7, #24
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}

08005482 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005482:	b580      	push	{r7, lr}
 8005484:	b084      	sub	sp, #16
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
 800548a:	460b      	mov	r3, r1
 800548c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005494:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800549c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d037      	beq.n	8005518 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80054a8:	78fa      	ldrb	r2, [r7, #3]
 80054aa:	6879      	ldr	r1, [r7, #4]
 80054ac:	4613      	mov	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	440b      	add	r3, r1
 80054b6:	331c      	adds	r3, #28
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d026      	beq.n	800550c <USBD_CDC_DataIn+0x8a>
 80054be:	78fa      	ldrb	r2, [r7, #3]
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	440b      	add	r3, r1
 80054cc:	331c      	adds	r3, #28
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	78fa      	ldrb	r2, [r7, #3]
 80054d2:	68b9      	ldr	r1, [r7, #8]
 80054d4:	0152      	lsls	r2, r2, #5
 80054d6:	440a      	add	r2, r1
 80054d8:	3238      	adds	r2, #56	; 0x38
 80054da:	6812      	ldr	r2, [r2, #0]
 80054dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80054e0:	fb02 f201 	mul.w	r2, r2, r1
 80054e4:	1a9b      	subs	r3, r3, r2
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d110      	bne.n	800550c <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80054ea:	78fa      	ldrb	r2, [r7, #3]
 80054ec:	6879      	ldr	r1, [r7, #4]
 80054ee:	4613      	mov	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	4413      	add	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	440b      	add	r3, r1
 80054f8:	331c      	adds	r3, #28
 80054fa:	2200      	movs	r2, #0
 80054fc:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80054fe:	78f9      	ldrb	r1, [r7, #3]
 8005500:	2300      	movs	r3, #0
 8005502:	2200      	movs	r2, #0
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f001 fdbf 	bl	8007088 <USBD_LL_Transmit>
 800550a:	e003      	b.n	8005514 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8005514:	2300      	movs	r3, #0
 8005516:	e000      	b.n	800551a <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8005518:	2302      	movs	r3, #2
  }
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b084      	sub	sp, #16
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
 800552a:	460b      	mov	r3, r1
 800552c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005534:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005536:	78fb      	ldrb	r3, [r7, #3]
 8005538:	4619      	mov	r1, r3
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f001 fdea 	bl	8007114 <USBD_LL_GetRxDataSize>
 8005540:	4602      	mov	r2, r0
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00d      	beq.n	800556e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005566:	4611      	mov	r1, r2
 8005568:	4798      	blx	r3

    return USBD_OK;
 800556a:	2300      	movs	r3, #0
 800556c:	e000      	b.n	8005570 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800556e:	2302      	movs	r3, #2
  }
}
 8005570:	4618      	mov	r0, r3
 8005572:	3710      	adds	r7, #16
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005586:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800558e:	2b00      	cmp	r3, #0
 8005590:	d015      	beq.n	80055be <USBD_CDC_EP0_RxReady+0x46>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005598:	2bff      	cmp	r3, #255	; 0xff
 800559a:	d010      	beq.n	80055be <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80055aa:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80055b2:	b292      	uxth	r2, r2
 80055b4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	22ff      	movs	r2, #255	; 0xff
 80055ba:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2243      	movs	r2, #67	; 0x43
 80055d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80055d6:	4b03      	ldr	r3, [pc, #12]	; (80055e4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80055d8:	4618      	mov	r0, r3
 80055da:	370c      	adds	r7, #12
 80055dc:	46bd      	mov	sp, r7
 80055de:	bc80      	pop	{r7}
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	20000098 	.word	0x20000098

080055e8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2243      	movs	r2, #67	; 0x43
 80055f4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80055f6:	4b03      	ldr	r3, [pc, #12]	; (8005604 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	20000054 	.word	0x20000054

08005608 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2243      	movs	r2, #67	; 0x43
 8005614:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8005616:	4b03      	ldr	r3, [pc, #12]	; (8005624 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005618:	4618      	mov	r0, r3
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	bc80      	pop	{r7}
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	200000dc 	.word	0x200000dc

08005628 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	220a      	movs	r2, #10
 8005634:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005636:	4b03      	ldr	r3, [pc, #12]	; (8005644 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005638:	4618      	mov	r0, r3
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	bc80      	pop	{r7}
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	20000010 	.word	0x20000010

08005648 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8005652:	2302      	movs	r3, #2
 8005654:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d005      	beq.n	8005668 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	683a      	ldr	r2, [r7, #0]
 8005660:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005664:	2300      	movs	r3, #0
 8005666:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005668:	7bfb      	ldrb	r3, [r7, #15]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	bc80      	pop	{r7}
 8005672:	4770      	bx	lr

08005674 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8005674:	b480      	push	{r7}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	4613      	mov	r3, r2
 8005680:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005688:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	68ba      	ldr	r2, [r7, #8]
 800568e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005692:	88fa      	ldrh	r2, [r7, #6]
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800569a:	2300      	movs	r3, #0
}
 800569c:	4618      	mov	r0, r3
 800569e:	371c      	adds	r7, #28
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bc80      	pop	{r7}
 80056a4:	4770      	bx	lr

080056a6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b085      	sub	sp, #20
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
 80056ae:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056b6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3714      	adds	r7, #20
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bc80      	pop	{r7}
 80056ca:	4770      	bx	lr

080056cc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d01c      	beq.n	8005720 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d115      	bne.n	800571c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800570e:	b29b      	uxth	r3, r3
 8005710:	2181      	movs	r1, #129	; 0x81
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f001 fcb8 	bl	8007088 <USBD_LL_Transmit>

      return USBD_OK;
 8005718:	2300      	movs	r3, #0
 800571a:	e002      	b.n	8005722 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800571c:	2301      	movs	r3, #1
 800571e:	e000      	b.n	8005722 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8005720:	2302      	movs	r3, #2
  }
}
 8005722:	4618      	mov	r0, r3
 8005724:	3710      	adds	r7, #16
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b084      	sub	sp, #16
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005738:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005740:	2b00      	cmp	r3, #0
 8005742:	d017      	beq.n	8005774 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	7c1b      	ldrb	r3, [r3, #16]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d109      	bne.n	8005760 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005752:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005756:	2101      	movs	r1, #1
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f001 fcb8 	bl	80070ce <USBD_LL_PrepareReceive>
 800575e:	e007      	b.n	8005770 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005766:	2340      	movs	r3, #64	; 0x40
 8005768:	2101      	movs	r1, #1
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f001 fcaf 	bl	80070ce <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8005770:	2300      	movs	r3, #0
 8005772:	e000      	b.n	8005776 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8005774:	2302      	movs	r3, #2
  }
}
 8005776:	4618      	mov	r0, r3
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b084      	sub	sp, #16
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	4613      	mov	r3, r2
 800578a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005792:	2302      	movs	r3, #2
 8005794:	e01a      	b.n	80057cc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d003      	beq.n	80057b6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	79fa      	ldrb	r2, [r7, #7]
 80057c2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f001 fb23 	bl	8006e10 <USBD_LL_Init>

  return USBD_OK;
 80057ca:	2300      	movs	r3, #0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3710      	adds	r7, #16
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b085      	sub	sp, #20
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80057de:	2300      	movs	r3, #0
 80057e0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d006      	beq.n	80057f6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80057f0:	2300      	movs	r3, #0
 80057f2:	73fb      	strb	r3, [r7, #15]
 80057f4:	e001      	b.n	80057fa <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80057f6:	2302      	movs	r3, #2
 80057f8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80057fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3714      	adds	r7, #20
 8005800:	46bd      	mov	sp, r7
 8005802:	bc80      	pop	{r7}
 8005804:	4770      	bx	lr

08005806 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b082      	sub	sp, #8
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f001 fb58 	bl	8006ec4 <USBD_LL_Start>

  return USBD_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr

08005832 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b084      	sub	sp, #16
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	460b      	mov	r3, r1
 800583c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800583e:	2302      	movs	r3, #2
 8005840:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00c      	beq.n	8005866 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	78fa      	ldrb	r2, [r7, #3]
 8005856:	4611      	mov	r1, r2
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	4798      	blx	r3
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8005862:	2300      	movs	r3, #0
 8005864:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005866:	7bfb      	ldrb	r3, [r7, #15]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	460b      	mov	r3, r1
 800587a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	78fa      	ldrb	r2, [r7, #3]
 8005886:	4611      	mov	r1, r2
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	4798      	blx	r3

  return USBD_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b082      	sub	sp, #8
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
 800589e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80058a6:	6839      	ldr	r1, [r7, #0]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 fecb 	bl	8006644 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2201      	movs	r2, #1
 80058b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80058bc:	461a      	mov	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80058ca:	f003 031f 	and.w	r3, r3, #31
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d00c      	beq.n	80058ec <USBD_LL_SetupStage+0x56>
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d302      	bcc.n	80058dc <USBD_LL_SetupStage+0x46>
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d010      	beq.n	80058fc <USBD_LL_SetupStage+0x66>
 80058da:	e017      	b.n	800590c <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 f9cb 	bl	8005c80 <USBD_StdDevReq>
      break;
 80058ea:	e01a      	b.n	8005922 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80058f2:	4619      	mov	r1, r3
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f000 fa2d 	bl	8005d54 <USBD_StdItfReq>
      break;
 80058fa:	e012      	b.n	8005922 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005902:	4619      	mov	r1, r3
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 fa6b 	bl	8005de0 <USBD_StdEPReq>
      break;
 800590a:	e00a      	b.n	8005922 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005912:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005916:	b2db      	uxtb	r3, r3
 8005918:	4619      	mov	r1, r3
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f001 fb32 	bl	8006f84 <USBD_LL_StallEP>
      break;
 8005920:	bf00      	nop
  }

  return USBD_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3708      	adds	r7, #8
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	460b      	mov	r3, r1
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800593a:	7afb      	ldrb	r3, [r7, #11]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d14b      	bne.n	80059d8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005946:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800594e:	2b03      	cmp	r3, #3
 8005950:	d134      	bne.n	80059bc <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	429a      	cmp	r2, r3
 800595c:	d919      	bls.n	8005992 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	68da      	ldr	r2, [r3, #12]
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	1ad2      	subs	r2, r2, r3
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005974:	429a      	cmp	r2, r3
 8005976:	d203      	bcs.n	8005980 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800597c:	b29b      	uxth	r3, r3
 800597e:	e002      	b.n	8005986 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005984:	b29b      	uxth	r3, r3
 8005986:	461a      	mov	r2, r3
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 ff4c 	bl	8006828 <USBD_CtlContinueRx>
 8005990:	e038      	b.n	8005a04 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00a      	beq.n	80059b4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80059a4:	2b03      	cmp	r3, #3
 80059a6:	d105      	bne.n	80059b4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 ff49 	bl	800684c <USBD_CtlSendStatus>
 80059ba:	e023      	b.n	8005a04 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80059c2:	2b05      	cmp	r3, #5
 80059c4:	d11e      	bne.n	8005a04 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80059ce:	2100      	movs	r1, #0
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f001 fad7 	bl	8006f84 <USBD_LL_StallEP>
 80059d6:	e015      	b.n	8005a04 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059de:	699b      	ldr	r3, [r3, #24]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00d      	beq.n	8005a00 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80059ea:	2b03      	cmp	r3, #3
 80059ec:	d108      	bne.n	8005a00 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	7afa      	ldrb	r2, [r7, #11]
 80059f8:	4611      	mov	r1, r2
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	4798      	blx	r3
 80059fe:	e001      	b.n	8005a04 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005a00:	2302      	movs	r3, #2
 8005a02:	e000      	b.n	8005a06 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b086      	sub	sp, #24
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	60f8      	str	r0, [r7, #12]
 8005a16:	460b      	mov	r3, r1
 8005a18:	607a      	str	r2, [r7, #4]
 8005a1a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005a1c:	7afb      	ldrb	r3, [r7, #11]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d17f      	bne.n	8005b22 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	3314      	adds	r3, #20
 8005a26:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005a2e:	2b02      	cmp	r3, #2
 8005a30:	d15c      	bne.n	8005aec <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	68da      	ldr	r2, [r3, #12]
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d915      	bls.n	8005a6a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	1ad2      	subs	r2, r2, r3
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	461a      	mov	r2, r3
 8005a54:	6879      	ldr	r1, [r7, #4]
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f000 feb6 	bl	80067c8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	2200      	movs	r2, #0
 8005a60:	2100      	movs	r1, #0
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f001 fb33 	bl	80070ce <USBD_LL_PrepareReceive>
 8005a68:	e04e      	b.n	8005b08 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	6912      	ldr	r2, [r2, #16]
 8005a72:	fbb3 f1f2 	udiv	r1, r3, r2
 8005a76:	fb02 f201 	mul.w	r2, r2, r1
 8005a7a:	1a9b      	subs	r3, r3, r2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d11c      	bne.n	8005aba <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	689a      	ldr	r2, [r3, #8]
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d316      	bcc.n	8005aba <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d20f      	bcs.n	8005aba <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 fe92 	bl	80067c8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005aac:	2300      	movs	r3, #0
 8005aae:	2200      	movs	r2, #0
 8005ab0:	2100      	movs	r1, #0
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f001 fb0b 	bl	80070ce <USBD_LL_PrepareReceive>
 8005ab8:	e026      	b.n	8005b08 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00a      	beq.n	8005adc <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005acc:	2b03      	cmp	r3, #3
 8005ace:	d105      	bne.n	8005adc <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005adc:	2180      	movs	r1, #128	; 0x80
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f001 fa50 	bl	8006f84 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f000 fec4 	bl	8006872 <USBD_CtlReceiveStatus>
 8005aea:	e00d      	b.n	8005b08 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005af2:	2b04      	cmp	r3, #4
 8005af4:	d004      	beq.n	8005b00 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d103      	bne.n	8005b08 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005b00:	2180      	movs	r1, #128	; 0x80
 8005b02:	68f8      	ldr	r0, [r7, #12]
 8005b04:	f001 fa3e 	bl	8006f84 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d11d      	bne.n	8005b4e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f7ff fe83 	bl	800581e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005b20:	e015      	b.n	8005b4e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00d      	beq.n	8005b4a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005b34:	2b03      	cmp	r3, #3
 8005b36:	d108      	bne.n	8005b4a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	7afa      	ldrb	r2, [r7, #11]
 8005b42:	4611      	mov	r1, r2
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	4798      	blx	r3
 8005b48:	e001      	b.n	8005b4e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	e000      	b.n	8005b50 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b082      	sub	sp, #8
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005b60:	2340      	movs	r3, #64	; 0x40
 8005b62:	2200      	movs	r2, #0
 8005b64:	2100      	movs	r1, #0
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f001 f9c7 	bl	8006efa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2240      	movs	r2, #64	; 0x40
 8005b78:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005b7c:	2340      	movs	r3, #64	; 0x40
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2180      	movs	r1, #128	; 0x80
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f001 f9b9 	bl	8006efa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2240      	movs	r2, #64	; 0x40
 8005b92:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d009      	beq.n	8005bd0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	6852      	ldr	r2, [r2, #4]
 8005bc8:	b2d2      	uxtb	r2, r2
 8005bca:	4611      	mov	r1, r2
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	4798      	blx	r3
  }

  return USBD_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b083      	sub	sp, #12
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	460b      	mov	r3, r1
 8005be4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	78fa      	ldrb	r2, [r7, #3]
 8005bea:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bc80      	pop	{r7}
 8005bf6:	4770      	bx	lr

08005bf8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2204      	movs	r2, #4
 8005c10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bc80      	pop	{r7}
 8005c1e:	4770      	bx	lr

08005c20 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c2e:	2b04      	cmp	r3, #4
 8005c30:	d105      	bne.n	8005c3e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr

08005c4a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b082      	sub	sp, #8
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c58:	2b03      	cmp	r3, #3
 8005c5a:	d10b      	bne.n	8005c74 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c62:	69db      	ldr	r3, [r3, #28]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d005      	beq.n	8005c74 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c6e:	69db      	ldr	r3, [r3, #28]
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005c74:	2300      	movs	r3, #0
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3708      	adds	r7, #8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c96:	2b20      	cmp	r3, #32
 8005c98:	d004      	beq.n	8005ca4 <USBD_StdDevReq+0x24>
 8005c9a:	2b40      	cmp	r3, #64	; 0x40
 8005c9c:	d002      	beq.n	8005ca4 <USBD_StdDevReq+0x24>
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d008      	beq.n	8005cb4 <USBD_StdDevReq+0x34>
 8005ca2:	e04c      	b.n	8005d3e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	6839      	ldr	r1, [r7, #0]
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	4798      	blx	r3
      break;
 8005cb2:	e049      	b.n	8005d48 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	785b      	ldrb	r3, [r3, #1]
 8005cb8:	2b09      	cmp	r3, #9
 8005cba:	d83a      	bhi.n	8005d32 <USBD_StdDevReq+0xb2>
 8005cbc:	a201      	add	r2, pc, #4	; (adr r2, 8005cc4 <USBD_StdDevReq+0x44>)
 8005cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc2:	bf00      	nop
 8005cc4:	08005d15 	.word	0x08005d15
 8005cc8:	08005d29 	.word	0x08005d29
 8005ccc:	08005d33 	.word	0x08005d33
 8005cd0:	08005d1f 	.word	0x08005d1f
 8005cd4:	08005d33 	.word	0x08005d33
 8005cd8:	08005cf7 	.word	0x08005cf7
 8005cdc:	08005ced 	.word	0x08005ced
 8005ce0:	08005d33 	.word	0x08005d33
 8005ce4:	08005d0b 	.word	0x08005d0b
 8005ce8:	08005d01 	.word	0x08005d01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005cec:	6839      	ldr	r1, [r7, #0]
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f9d4 	bl	800609c <USBD_GetDescriptor>
          break;
 8005cf4:	e022      	b.n	8005d3c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005cf6:	6839      	ldr	r1, [r7, #0]
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 fb37 	bl	800636c <USBD_SetAddress>
          break;
 8005cfe:	e01d      	b.n	8005d3c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005d00:	6839      	ldr	r1, [r7, #0]
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 fb74 	bl	80063f0 <USBD_SetConfig>
          break;
 8005d08:	e018      	b.n	8005d3c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005d0a:	6839      	ldr	r1, [r7, #0]
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 fbfd 	bl	800650c <USBD_GetConfig>
          break;
 8005d12:	e013      	b.n	8005d3c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005d14:	6839      	ldr	r1, [r7, #0]
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fc2c 	bl	8006574 <USBD_GetStatus>
          break;
 8005d1c:	e00e      	b.n	8005d3c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005d1e:	6839      	ldr	r1, [r7, #0]
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 fc5a 	bl	80065da <USBD_SetFeature>
          break;
 8005d26:	e009      	b.n	8005d3c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005d28:	6839      	ldr	r1, [r7, #0]
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 fc69 	bl	8006602 <USBD_ClrFeature>
          break;
 8005d30:	e004      	b.n	8005d3c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005d32:	6839      	ldr	r1, [r7, #0]
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 fcc1 	bl	80066bc <USBD_CtlError>
          break;
 8005d3a:	bf00      	nop
      }
      break;
 8005d3c:	e004      	b.n	8005d48 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005d3e:	6839      	ldr	r1, [r7, #0]
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 fcbb 	bl	80066bc <USBD_CtlError>
      break;
 8005d46:	bf00      	nop
  }

  return ret;
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop

08005d54 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d6a:	2b20      	cmp	r3, #32
 8005d6c:	d003      	beq.n	8005d76 <USBD_StdItfReq+0x22>
 8005d6e:	2b40      	cmp	r3, #64	; 0x40
 8005d70:	d001      	beq.n	8005d76 <USBD_StdItfReq+0x22>
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d12a      	bne.n	8005dcc <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d81d      	bhi.n	8005dbe <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	889b      	ldrh	r3, [r3, #4]
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d813      	bhi.n	8005db4 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	6839      	ldr	r1, [r7, #0]
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	4798      	blx	r3
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	88db      	ldrh	r3, [r3, #6]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d110      	bne.n	8005dc8 <USBD_StdItfReq+0x74>
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d10d      	bne.n	8005dc8 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 fd4d 	bl	800684c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005db2:	e009      	b.n	8005dc8 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005db4:	6839      	ldr	r1, [r7, #0]
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 fc80 	bl	80066bc <USBD_CtlError>
          break;
 8005dbc:	e004      	b.n	8005dc8 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005dbe:	6839      	ldr	r1, [r7, #0]
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 fc7b 	bl	80066bc <USBD_CtlError>
          break;
 8005dc6:	e000      	b.n	8005dca <USBD_StdItfReq+0x76>
          break;
 8005dc8:	bf00      	nop
      }
      break;
 8005dca:	e004      	b.n	8005dd6 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fc74 	bl	80066bc <USBD_CtlError>
      break;
 8005dd4:	bf00      	nop
  }

  return USBD_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3710      	adds	r7, #16
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	889b      	ldrh	r3, [r3, #4]
 8005df2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005dfc:	2b20      	cmp	r3, #32
 8005dfe:	d004      	beq.n	8005e0a <USBD_StdEPReq+0x2a>
 8005e00:	2b40      	cmp	r3, #64	; 0x40
 8005e02:	d002      	beq.n	8005e0a <USBD_StdEPReq+0x2a>
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d008      	beq.n	8005e1a <USBD_StdEPReq+0x3a>
 8005e08:	e13d      	b.n	8006086 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	6839      	ldr	r1, [r7, #0]
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	4798      	blx	r3
      break;
 8005e18:	e13a      	b.n	8006090 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005e22:	2b20      	cmp	r3, #32
 8005e24:	d10a      	bne.n	8005e3c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	6839      	ldr	r1, [r7, #0]
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	4798      	blx	r3
 8005e34:	4603      	mov	r3, r0
 8005e36:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
 8005e3a:	e12a      	b.n	8006092 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	785b      	ldrb	r3, [r3, #1]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d03e      	beq.n	8005ec2 <USBD_StdEPReq+0xe2>
 8005e44:	2b03      	cmp	r3, #3
 8005e46:	d002      	beq.n	8005e4e <USBD_StdEPReq+0x6e>
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d070      	beq.n	8005f2e <USBD_StdEPReq+0x14e>
 8005e4c:	e115      	b.n	800607a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d002      	beq.n	8005e5e <USBD_StdEPReq+0x7e>
 8005e58:	2b03      	cmp	r3, #3
 8005e5a:	d015      	beq.n	8005e88 <USBD_StdEPReq+0xa8>
 8005e5c:	e02b      	b.n	8005eb6 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005e5e:	7bbb      	ldrb	r3, [r7, #14]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00c      	beq.n	8005e7e <USBD_StdEPReq+0x9e>
 8005e64:	7bbb      	ldrb	r3, [r7, #14]
 8005e66:	2b80      	cmp	r3, #128	; 0x80
 8005e68:	d009      	beq.n	8005e7e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005e6a:	7bbb      	ldrb	r3, [r7, #14]
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f001 f888 	bl	8006f84 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005e74:	2180      	movs	r1, #128	; 0x80
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f001 f884 	bl	8006f84 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005e7c:	e020      	b.n	8005ec0 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005e7e:	6839      	ldr	r1, [r7, #0]
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 fc1b 	bl	80066bc <USBD_CtlError>
              break;
 8005e86:	e01b      	b.n	8005ec0 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	885b      	ldrh	r3, [r3, #2]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10e      	bne.n	8005eae <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005e90:	7bbb      	ldrb	r3, [r7, #14]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00b      	beq.n	8005eae <USBD_StdEPReq+0xce>
 8005e96:	7bbb      	ldrb	r3, [r7, #14]
 8005e98:	2b80      	cmp	r3, #128	; 0x80
 8005e9a:	d008      	beq.n	8005eae <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	88db      	ldrh	r3, [r3, #6]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d104      	bne.n	8005eae <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005ea4:	7bbb      	ldrb	r3, [r7, #14]
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f001 f86b 	bl	8006f84 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 fccc 	bl	800684c <USBD_CtlSendStatus>

              break;
 8005eb4:	e004      	b.n	8005ec0 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005eb6:	6839      	ldr	r1, [r7, #0]
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 fbff 	bl	80066bc <USBD_CtlError>
              break;
 8005ebe:	bf00      	nop
          }
          break;
 8005ec0:	e0e0      	b.n	8006084 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d002      	beq.n	8005ed2 <USBD_StdEPReq+0xf2>
 8005ecc:	2b03      	cmp	r3, #3
 8005ece:	d015      	beq.n	8005efc <USBD_StdEPReq+0x11c>
 8005ed0:	e026      	b.n	8005f20 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005ed2:	7bbb      	ldrb	r3, [r7, #14]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00c      	beq.n	8005ef2 <USBD_StdEPReq+0x112>
 8005ed8:	7bbb      	ldrb	r3, [r7, #14]
 8005eda:	2b80      	cmp	r3, #128	; 0x80
 8005edc:	d009      	beq.n	8005ef2 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005ede:	7bbb      	ldrb	r3, [r7, #14]
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f001 f84e 	bl	8006f84 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005ee8:	2180      	movs	r1, #128	; 0x80
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f001 f84a 	bl	8006f84 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005ef0:	e01c      	b.n	8005f2c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8005ef2:	6839      	ldr	r1, [r7, #0]
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f000 fbe1 	bl	80066bc <USBD_CtlError>
              break;
 8005efa:	e017      	b.n	8005f2c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	885b      	ldrh	r3, [r3, #2]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d112      	bne.n	8005f2a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005f04:	7bbb      	ldrb	r3, [r7, #14]
 8005f06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d004      	beq.n	8005f18 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005f0e:	7bbb      	ldrb	r3, [r7, #14]
 8005f10:	4619      	mov	r1, r3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f001 f855 	bl	8006fc2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fc97 	bl	800684c <USBD_CtlSendStatus>
              }
              break;
 8005f1e:	e004      	b.n	8005f2a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005f20:	6839      	ldr	r1, [r7, #0]
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 fbca 	bl	80066bc <USBD_CtlError>
              break;
 8005f28:	e000      	b.n	8005f2c <USBD_StdEPReq+0x14c>
              break;
 8005f2a:	bf00      	nop
          }
          break;
 8005f2c:	e0aa      	b.n	8006084 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d002      	beq.n	8005f3e <USBD_StdEPReq+0x15e>
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d032      	beq.n	8005fa2 <USBD_StdEPReq+0x1c2>
 8005f3c:	e097      	b.n	800606e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005f3e:	7bbb      	ldrb	r3, [r7, #14]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d007      	beq.n	8005f54 <USBD_StdEPReq+0x174>
 8005f44:	7bbb      	ldrb	r3, [r7, #14]
 8005f46:	2b80      	cmp	r3, #128	; 0x80
 8005f48:	d004      	beq.n	8005f54 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005f4a:	6839      	ldr	r1, [r7, #0]
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 fbb5 	bl	80066bc <USBD_CtlError>
                break;
 8005f52:	e091      	b.n	8006078 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005f54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	da0b      	bge.n	8005f74 <USBD_StdEPReq+0x194>
 8005f5c:	7bbb      	ldrb	r3, [r7, #14]
 8005f5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005f62:	4613      	mov	r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	3310      	adds	r3, #16
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	4413      	add	r3, r2
 8005f70:	3304      	adds	r3, #4
 8005f72:	e00b      	b.n	8005f8c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005f74:	7bbb      	ldrb	r3, [r7, #14]
 8005f76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4413      	add	r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	4413      	add	r3, r2
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2200      	movs	r2, #0
 8005f92:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2202      	movs	r2, #2
 8005f98:	4619      	mov	r1, r3
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fbf8 	bl	8006790 <USBD_CtlSendData>
              break;
 8005fa0:	e06a      	b.n	8006078 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005fa2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	da11      	bge.n	8005fce <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005faa:	7bbb      	ldrb	r3, [r7, #14]
 8005fac:	f003 020f 	and.w	r2, r3, #15
 8005fb0:	6879      	ldr	r1, [r7, #4]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4413      	add	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	440b      	add	r3, r1
 8005fbc:	3318      	adds	r3, #24
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d117      	bne.n	8005ff4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005fc4:	6839      	ldr	r1, [r7, #0]
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fb78 	bl	80066bc <USBD_CtlError>
                  break;
 8005fcc:	e054      	b.n	8006078 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005fce:	7bbb      	ldrb	r3, [r7, #14]
 8005fd0:	f003 020f 	and.w	r2, r3, #15
 8005fd4:	6879      	ldr	r1, [r7, #4]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	440b      	add	r3, r1
 8005fe0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d104      	bne.n	8005ff4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005fea:	6839      	ldr	r1, [r7, #0]
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 fb65 	bl	80066bc <USBD_CtlError>
                  break;
 8005ff2:	e041      	b.n	8006078 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ff4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	da0b      	bge.n	8006014 <USBD_StdEPReq+0x234>
 8005ffc:	7bbb      	ldrb	r3, [r7, #14]
 8005ffe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006002:	4613      	mov	r3, r2
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	4413      	add	r3, r2
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	3310      	adds	r3, #16
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	4413      	add	r3, r2
 8006010:	3304      	adds	r3, #4
 8006012:	e00b      	b.n	800602c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006014:	7bbb      	ldrb	r3, [r7, #14]
 8006016:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800601a:	4613      	mov	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	4413      	add	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	4413      	add	r3, r2
 800602a:	3304      	adds	r3, #4
 800602c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800602e:	7bbb      	ldrb	r3, [r7, #14]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d002      	beq.n	800603a <USBD_StdEPReq+0x25a>
 8006034:	7bbb      	ldrb	r3, [r7, #14]
 8006036:	2b80      	cmp	r3, #128	; 0x80
 8006038:	d103      	bne.n	8006042 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]
 8006040:	e00e      	b.n	8006060 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006042:	7bbb      	ldrb	r3, [r7, #14]
 8006044:	4619      	mov	r1, r3
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 ffda 	bl	8007000 <USBD_LL_IsStallEP>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	2201      	movs	r2, #1
 8006056:	601a      	str	r2, [r3, #0]
 8006058:	e002      	b.n	8006060 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2200      	movs	r2, #0
 800605e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	2202      	movs	r2, #2
 8006064:	4619      	mov	r1, r3
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 fb92 	bl	8006790 <USBD_CtlSendData>
              break;
 800606c:	e004      	b.n	8006078 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800606e:	6839      	ldr	r1, [r7, #0]
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f000 fb23 	bl	80066bc <USBD_CtlError>
              break;
 8006076:	bf00      	nop
          }
          break;
 8006078:	e004      	b.n	8006084 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800607a:	6839      	ldr	r1, [r7, #0]
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 fb1d 	bl	80066bc <USBD_CtlError>
          break;
 8006082:	bf00      	nop
      }
      break;
 8006084:	e004      	b.n	8006090 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8006086:	6839      	ldr	r1, [r7, #0]
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fb17 	bl	80066bc <USBD_CtlError>
      break;
 800608e:	bf00      	nop
  }

  return ret;
 8006090:	7bfb      	ldrb	r3, [r7, #15]
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80060a6:	2300      	movs	r3, #0
 80060a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80060aa:	2300      	movs	r3, #0
 80060ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80060ae:	2300      	movs	r3, #0
 80060b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	885b      	ldrh	r3, [r3, #2]
 80060b6:	0a1b      	lsrs	r3, r3, #8
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	3b01      	subs	r3, #1
 80060bc:	2b06      	cmp	r3, #6
 80060be:	f200 8128 	bhi.w	8006312 <USBD_GetDescriptor+0x276>
 80060c2:	a201      	add	r2, pc, #4	; (adr r2, 80060c8 <USBD_GetDescriptor+0x2c>)
 80060c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c8:	080060e5 	.word	0x080060e5
 80060cc:	080060fd 	.word	0x080060fd
 80060d0:	0800613d 	.word	0x0800613d
 80060d4:	08006313 	.word	0x08006313
 80060d8:	08006313 	.word	0x08006313
 80060dc:	080062b3 	.word	0x080062b3
 80060e0:	080062df 	.word	0x080062df
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	7c12      	ldrb	r2, [r2, #16]
 80060f0:	f107 0108 	add.w	r1, r7, #8
 80060f4:	4610      	mov	r0, r2
 80060f6:	4798      	blx	r3
 80060f8:	60f8      	str	r0, [r7, #12]
      break;
 80060fa:	e112      	b.n	8006322 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	7c1b      	ldrb	r3, [r3, #16]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10d      	bne.n	8006120 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800610a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800610c:	f107 0208 	add.w	r2, r7, #8
 8006110:	4610      	mov	r0, r2
 8006112:	4798      	blx	r3
 8006114:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	3301      	adds	r3, #1
 800611a:	2202      	movs	r2, #2
 800611c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800611e:	e100      	b.n	8006322 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006128:	f107 0208 	add.w	r2, r7, #8
 800612c:	4610      	mov	r0, r2
 800612e:	4798      	blx	r3
 8006130:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	3301      	adds	r3, #1
 8006136:	2202      	movs	r2, #2
 8006138:	701a      	strb	r2, [r3, #0]
      break;
 800613a:	e0f2      	b.n	8006322 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	885b      	ldrh	r3, [r3, #2]
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b05      	cmp	r3, #5
 8006144:	f200 80ac 	bhi.w	80062a0 <USBD_GetDescriptor+0x204>
 8006148:	a201      	add	r2, pc, #4	; (adr r2, 8006150 <USBD_GetDescriptor+0xb4>)
 800614a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800614e:	bf00      	nop
 8006150:	08006169 	.word	0x08006169
 8006154:	0800619d 	.word	0x0800619d
 8006158:	080061d1 	.word	0x080061d1
 800615c:	08006205 	.word	0x08006205
 8006160:	08006239 	.word	0x08006239
 8006164:	0800626d 	.word	0x0800626d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00b      	beq.n	800618c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	7c12      	ldrb	r2, [r2, #16]
 8006180:	f107 0108 	add.w	r1, r7, #8
 8006184:	4610      	mov	r0, r2
 8006186:	4798      	blx	r3
 8006188:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800618a:	e091      	b.n	80062b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800618c:	6839      	ldr	r1, [r7, #0]
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 fa94 	bl	80066bc <USBD_CtlError>
            err++;
 8006194:	7afb      	ldrb	r3, [r7, #11]
 8006196:	3301      	adds	r3, #1
 8006198:	72fb      	strb	r3, [r7, #11]
          break;
 800619a:	e089      	b.n	80062b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00b      	beq.n	80061c0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	7c12      	ldrb	r2, [r2, #16]
 80061b4:	f107 0108 	add.w	r1, r7, #8
 80061b8:	4610      	mov	r0, r2
 80061ba:	4798      	blx	r3
 80061bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80061be:	e077      	b.n	80062b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80061c0:	6839      	ldr	r1, [r7, #0]
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fa7a 	bl	80066bc <USBD_CtlError>
            err++;
 80061c8:	7afb      	ldrb	r3, [r7, #11]
 80061ca:	3301      	adds	r3, #1
 80061cc:	72fb      	strb	r3, [r7, #11]
          break;
 80061ce:	e06f      	b.n	80062b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00b      	beq.n	80061f4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	7c12      	ldrb	r2, [r2, #16]
 80061e8:	f107 0108 	add.w	r1, r7, #8
 80061ec:	4610      	mov	r0, r2
 80061ee:	4798      	blx	r3
 80061f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80061f2:	e05d      	b.n	80062b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80061f4:	6839      	ldr	r1, [r7, #0]
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 fa60 	bl	80066bc <USBD_CtlError>
            err++;
 80061fc:	7afb      	ldrb	r3, [r7, #11]
 80061fe:	3301      	adds	r3, #1
 8006200:	72fb      	strb	r3, [r7, #11]
          break;
 8006202:	e055      	b.n	80062b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00b      	beq.n	8006228 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	7c12      	ldrb	r2, [r2, #16]
 800621c:	f107 0108 	add.w	r1, r7, #8
 8006220:	4610      	mov	r0, r2
 8006222:	4798      	blx	r3
 8006224:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006226:	e043      	b.n	80062b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006228:	6839      	ldr	r1, [r7, #0]
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 fa46 	bl	80066bc <USBD_CtlError>
            err++;
 8006230:	7afb      	ldrb	r3, [r7, #11]
 8006232:	3301      	adds	r3, #1
 8006234:	72fb      	strb	r3, [r7, #11]
          break;
 8006236:	e03b      	b.n	80062b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00b      	beq.n	800625c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	7c12      	ldrb	r2, [r2, #16]
 8006250:	f107 0108 	add.w	r1, r7, #8
 8006254:	4610      	mov	r0, r2
 8006256:	4798      	blx	r3
 8006258:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800625a:	e029      	b.n	80062b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800625c:	6839      	ldr	r1, [r7, #0]
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 fa2c 	bl	80066bc <USBD_CtlError>
            err++;
 8006264:	7afb      	ldrb	r3, [r7, #11]
 8006266:	3301      	adds	r3, #1
 8006268:	72fb      	strb	r3, [r7, #11]
          break;
 800626a:	e021      	b.n	80062b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d00b      	beq.n	8006290 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	7c12      	ldrb	r2, [r2, #16]
 8006284:	f107 0108 	add.w	r1, r7, #8
 8006288:	4610      	mov	r0, r2
 800628a:	4798      	blx	r3
 800628c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800628e:	e00f      	b.n	80062b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 fa12 	bl	80066bc <USBD_CtlError>
            err++;
 8006298:	7afb      	ldrb	r3, [r7, #11]
 800629a:	3301      	adds	r3, #1
 800629c:	72fb      	strb	r3, [r7, #11]
          break;
 800629e:	e007      	b.n	80062b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80062a0:	6839      	ldr	r1, [r7, #0]
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 fa0a 	bl	80066bc <USBD_CtlError>
          err++;
 80062a8:	7afb      	ldrb	r3, [r7, #11]
 80062aa:	3301      	adds	r3, #1
 80062ac:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80062ae:	e038      	b.n	8006322 <USBD_GetDescriptor+0x286>
 80062b0:	e037      	b.n	8006322 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	7c1b      	ldrb	r3, [r3, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062c2:	f107 0208 	add.w	r2, r7, #8
 80062c6:	4610      	mov	r0, r2
 80062c8:	4798      	blx	r3
 80062ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80062cc:	e029      	b.n	8006322 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80062ce:	6839      	ldr	r1, [r7, #0]
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f9f3 	bl	80066bc <USBD_CtlError>
        err++;
 80062d6:	7afb      	ldrb	r3, [r7, #11]
 80062d8:	3301      	adds	r3, #1
 80062da:	72fb      	strb	r3, [r7, #11]
      break;
 80062dc:	e021      	b.n	8006322 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	7c1b      	ldrb	r3, [r3, #16]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10d      	bne.n	8006302 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80062ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ee:	f107 0208 	add.w	r2, r7, #8
 80062f2:	4610      	mov	r0, r2
 80062f4:	4798      	blx	r3
 80062f6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	3301      	adds	r3, #1
 80062fc:	2207      	movs	r2, #7
 80062fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006300:	e00f      	b.n	8006322 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006302:	6839      	ldr	r1, [r7, #0]
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 f9d9 	bl	80066bc <USBD_CtlError>
        err++;
 800630a:	7afb      	ldrb	r3, [r7, #11]
 800630c:	3301      	adds	r3, #1
 800630e:	72fb      	strb	r3, [r7, #11]
      break;
 8006310:	e007      	b.n	8006322 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006312:	6839      	ldr	r1, [r7, #0]
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f9d1 	bl	80066bc <USBD_CtlError>
      err++;
 800631a:	7afb      	ldrb	r3, [r7, #11]
 800631c:	3301      	adds	r3, #1
 800631e:	72fb      	strb	r3, [r7, #11]
      break;
 8006320:	bf00      	nop
  }

  if (err != 0U)
 8006322:	7afb      	ldrb	r3, [r7, #11]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d11c      	bne.n	8006362 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006328:	893b      	ldrh	r3, [r7, #8]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d011      	beq.n	8006352 <USBD_GetDescriptor+0x2b6>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	88db      	ldrh	r3, [r3, #6]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00d      	beq.n	8006352 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	88da      	ldrh	r2, [r3, #6]
 800633a:	893b      	ldrh	r3, [r7, #8]
 800633c:	4293      	cmp	r3, r2
 800633e:	bf28      	it	cs
 8006340:	4613      	movcs	r3, r2
 8006342:	b29b      	uxth	r3, r3
 8006344:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006346:	893b      	ldrh	r3, [r7, #8]
 8006348:	461a      	mov	r2, r3
 800634a:	68f9      	ldr	r1, [r7, #12]
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fa1f 	bl	8006790 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	88db      	ldrh	r3, [r3, #6]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d104      	bne.n	8006364 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 fa76 	bl	800684c <USBD_CtlSendStatus>
 8006360:	e000      	b.n	8006364 <USBD_GetDescriptor+0x2c8>
    return;
 8006362:	bf00      	nop
    }
  }
}
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop

0800636c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	889b      	ldrh	r3, [r3, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d130      	bne.n	80063e0 <USBD_SetAddress+0x74>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	88db      	ldrh	r3, [r3, #6]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d12c      	bne.n	80063e0 <USBD_SetAddress+0x74>
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	885b      	ldrh	r3, [r3, #2]
 800638a:	2b7f      	cmp	r3, #127	; 0x7f
 800638c:	d828      	bhi.n	80063e0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	885b      	ldrh	r3, [r3, #2]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006398:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d104      	bne.n	80063ae <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80063a4:	6839      	ldr	r1, [r7, #0]
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 f988 	bl	80066bc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063ac:	e01c      	b.n	80063e8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	7bfa      	ldrb	r2, [r7, #15]
 80063b2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80063b6:	7bfb      	ldrb	r3, [r7, #15]
 80063b8:	4619      	mov	r1, r3
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 fe45 	bl	800704a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 fa43 	bl	800684c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d004      	beq.n	80063d6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2202      	movs	r2, #2
 80063d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063d4:	e008      	b.n	80063e8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063de:	e003      	b.n	80063e8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80063e0:	6839      	ldr	r1, [r7, #0]
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 f96a 	bl	80066bc <USBD_CtlError>
  }
}
 80063e8:	bf00      	nop
 80063ea:	3710      	adds	r7, #16
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	885b      	ldrh	r3, [r3, #2]
 80063fe:	b2da      	uxtb	r2, r3
 8006400:	4b41      	ldr	r3, [pc, #260]	; (8006508 <USBD_SetConfig+0x118>)
 8006402:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006404:	4b40      	ldr	r3, [pc, #256]	; (8006508 <USBD_SetConfig+0x118>)
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d904      	bls.n	8006416 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800640c:	6839      	ldr	r1, [r7, #0]
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f954 	bl	80066bc <USBD_CtlError>
 8006414:	e075      	b.n	8006502 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800641c:	2b02      	cmp	r3, #2
 800641e:	d002      	beq.n	8006426 <USBD_SetConfig+0x36>
 8006420:	2b03      	cmp	r3, #3
 8006422:	d023      	beq.n	800646c <USBD_SetConfig+0x7c>
 8006424:	e062      	b.n	80064ec <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006426:	4b38      	ldr	r3, [pc, #224]	; (8006508 <USBD_SetConfig+0x118>)
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d01a      	beq.n	8006464 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800642e:	4b36      	ldr	r3, [pc, #216]	; (8006508 <USBD_SetConfig+0x118>)
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	461a      	mov	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2203      	movs	r2, #3
 800643c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006440:	4b31      	ldr	r3, [pc, #196]	; (8006508 <USBD_SetConfig+0x118>)
 8006442:	781b      	ldrb	r3, [r3, #0]
 8006444:	4619      	mov	r1, r3
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f7ff f9f3 	bl	8005832 <USBD_SetClassConfig>
 800644c:	4603      	mov	r3, r0
 800644e:	2b02      	cmp	r3, #2
 8006450:	d104      	bne.n	800645c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006452:	6839      	ldr	r1, [r7, #0]
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f931 	bl	80066bc <USBD_CtlError>
            return;
 800645a:	e052      	b.n	8006502 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f9f5 	bl	800684c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006462:	e04e      	b.n	8006502 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f9f1 	bl	800684c <USBD_CtlSendStatus>
        break;
 800646a:	e04a      	b.n	8006502 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800646c:	4b26      	ldr	r3, [pc, #152]	; (8006508 <USBD_SetConfig+0x118>)
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d112      	bne.n	800649a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2202      	movs	r2, #2
 8006478:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800647c:	4b22      	ldr	r3, [pc, #136]	; (8006508 <USBD_SetConfig+0x118>)
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	461a      	mov	r2, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006486:	4b20      	ldr	r3, [pc, #128]	; (8006508 <USBD_SetConfig+0x118>)
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	4619      	mov	r1, r3
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f7ff f9ef 	bl	8005870 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f9da 	bl	800684c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006498:	e033      	b.n	8006502 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800649a:	4b1b      	ldr	r3, [pc, #108]	; (8006508 <USBD_SetConfig+0x118>)
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d01d      	beq.n	80064e4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	4619      	mov	r1, r3
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7ff f9dd 	bl	8005870 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80064b6:	4b14      	ldr	r3, [pc, #80]	; (8006508 <USBD_SetConfig+0x118>)
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	461a      	mov	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80064c0:	4b11      	ldr	r3, [pc, #68]	; (8006508 <USBD_SetConfig+0x118>)
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	4619      	mov	r1, r3
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7ff f9b3 	bl	8005832 <USBD_SetClassConfig>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d104      	bne.n	80064dc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80064d2:	6839      	ldr	r1, [r7, #0]
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 f8f1 	bl	80066bc <USBD_CtlError>
            return;
 80064da:	e012      	b.n	8006502 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f9b5 	bl	800684c <USBD_CtlSendStatus>
        break;
 80064e2:	e00e      	b.n	8006502 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 f9b1 	bl	800684c <USBD_CtlSendStatus>
        break;
 80064ea:	e00a      	b.n	8006502 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80064ec:	6839      	ldr	r1, [r7, #0]
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f8e4 	bl	80066bc <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80064f4:	4b04      	ldr	r3, [pc, #16]	; (8006508 <USBD_SetConfig+0x118>)
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	4619      	mov	r1, r3
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f7ff f9b8 	bl	8005870 <USBD_ClrClassConfig>
        break;
 8006500:	bf00      	nop
    }
  }
}
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	2000037c 	.word	0x2000037c

0800650c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	88db      	ldrh	r3, [r3, #6]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d004      	beq.n	8006528 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800651e:	6839      	ldr	r1, [r7, #0]
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 f8cb 	bl	80066bc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006526:	e021      	b.n	800656c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800652e:	2b01      	cmp	r3, #1
 8006530:	db17      	blt.n	8006562 <USBD_GetConfig+0x56>
 8006532:	2b02      	cmp	r3, #2
 8006534:	dd02      	ble.n	800653c <USBD_GetConfig+0x30>
 8006536:	2b03      	cmp	r3, #3
 8006538:	d00b      	beq.n	8006552 <USBD_GetConfig+0x46>
 800653a:	e012      	b.n	8006562 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	3308      	adds	r3, #8
 8006546:	2201      	movs	r2, #1
 8006548:	4619      	mov	r1, r3
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f920 	bl	8006790 <USBD_CtlSendData>
        break;
 8006550:	e00c      	b.n	800656c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	3304      	adds	r3, #4
 8006556:	2201      	movs	r2, #1
 8006558:	4619      	mov	r1, r3
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f918 	bl	8006790 <USBD_CtlSendData>
        break;
 8006560:	e004      	b.n	800656c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8006562:	6839      	ldr	r1, [r7, #0]
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 f8a9 	bl	80066bc <USBD_CtlError>
        break;
 800656a:	bf00      	nop
}
 800656c:	bf00      	nop
 800656e:	3708      	adds	r7, #8
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006584:	3b01      	subs	r3, #1
 8006586:	2b02      	cmp	r3, #2
 8006588:	d81e      	bhi.n	80065c8 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	88db      	ldrh	r3, [r3, #6]
 800658e:	2b02      	cmp	r3, #2
 8006590:	d004      	beq.n	800659c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8006592:	6839      	ldr	r1, [r7, #0]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 f891 	bl	80066bc <USBD_CtlError>
        break;
 800659a:	e01a      	b.n	80065d2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2201      	movs	r2, #1
 80065a0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d005      	beq.n	80065b8 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	f043 0202 	orr.w	r2, r3, #2
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	330c      	adds	r3, #12
 80065bc:	2202      	movs	r2, #2
 80065be:	4619      	mov	r1, r3
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 f8e5 	bl	8006790 <USBD_CtlSendData>
      break;
 80065c6:	e004      	b.n	80065d2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f876 	bl	80066bc <USBD_CtlError>
      break;
 80065d0:	bf00      	nop
  }
}
 80065d2:	bf00      	nop
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b082      	sub	sp, #8
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
 80065e2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	885b      	ldrh	r3, [r3, #2]
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d106      	bne.n	80065fa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f929 	bl	800684c <USBD_CtlSendStatus>
  }
}
 80065fa:	bf00      	nop
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b082      	sub	sp, #8
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006612:	3b01      	subs	r3, #1
 8006614:	2b02      	cmp	r3, #2
 8006616:	d80b      	bhi.n	8006630 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	885b      	ldrh	r3, [r3, #2]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d10c      	bne.n	800663a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 f90f 	bl	800684c <USBD_CtlSendStatus>
      }
      break;
 800662e:	e004      	b.n	800663a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 f842 	bl	80066bc <USBD_CtlError>
      break;
 8006638:	e000      	b.n	800663c <USBD_ClrFeature+0x3a>
      break;
 800663a:	bf00      	nop
  }
}
 800663c:	bf00      	nop
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	781a      	ldrb	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	785a      	ldrb	r2, [r3, #1]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	3302      	adds	r3, #2
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	b29a      	uxth	r2, r3
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	3303      	adds	r3, #3
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	b29b      	uxth	r3, r3
 800666e:	021b      	lsls	r3, r3, #8
 8006670:	b29b      	uxth	r3, r3
 8006672:	4413      	add	r3, r2
 8006674:	b29a      	uxth	r2, r3
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	3304      	adds	r3, #4
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	b29a      	uxth	r2, r3
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	3305      	adds	r3, #5
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	b29b      	uxth	r3, r3
 800668a:	021b      	lsls	r3, r3, #8
 800668c:	b29b      	uxth	r3, r3
 800668e:	4413      	add	r3, r2
 8006690:	b29a      	uxth	r2, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	3306      	adds	r3, #6
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	b29a      	uxth	r2, r3
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	3307      	adds	r3, #7
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	021b      	lsls	r3, r3, #8
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	4413      	add	r3, r2
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	80da      	strh	r2, [r3, #6]

}
 80066b2:	bf00      	nop
 80066b4:	370c      	adds	r7, #12
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bc80      	pop	{r7}
 80066ba:	4770      	bx	lr

080066bc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b082      	sub	sp, #8
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80066c6:	2180      	movs	r1, #128	; 0x80
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 fc5b 	bl	8006f84 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80066ce:	2100      	movs	r1, #0
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 fc57 	bl	8006f84 <USBD_LL_StallEP>
}
 80066d6:	bf00      	nop
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b086      	sub	sp, #24
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	60f8      	str	r0, [r7, #12]
 80066e6:	60b9      	str	r1, [r7, #8]
 80066e8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80066ea:	2300      	movs	r3, #0
 80066ec:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d032      	beq.n	800675a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 f834 	bl	8006762 <USBD_GetLen>
 80066fa:	4603      	mov	r3, r0
 80066fc:	3301      	adds	r3, #1
 80066fe:	b29b      	uxth	r3, r3
 8006700:	005b      	lsls	r3, r3, #1
 8006702:	b29a      	uxth	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006708:	7dfb      	ldrb	r3, [r7, #23]
 800670a:	1c5a      	adds	r2, r3, #1
 800670c:	75fa      	strb	r2, [r7, #23]
 800670e:	461a      	mov	r2, r3
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	4413      	add	r3, r2
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	7812      	ldrb	r2, [r2, #0]
 8006718:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800671a:	7dfb      	ldrb	r3, [r7, #23]
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	75fa      	strb	r2, [r7, #23]
 8006720:	461a      	mov	r2, r3
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	4413      	add	r3, r2
 8006726:	2203      	movs	r2, #3
 8006728:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800672a:	e012      	b.n	8006752 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	1c5a      	adds	r2, r3, #1
 8006730:	60fa      	str	r2, [r7, #12]
 8006732:	7dfa      	ldrb	r2, [r7, #23]
 8006734:	1c51      	adds	r1, r2, #1
 8006736:	75f9      	strb	r1, [r7, #23]
 8006738:	4611      	mov	r1, r2
 800673a:	68ba      	ldr	r2, [r7, #8]
 800673c:	440a      	add	r2, r1
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8006742:	7dfb      	ldrb	r3, [r7, #23]
 8006744:	1c5a      	adds	r2, r3, #1
 8006746:	75fa      	strb	r2, [r7, #23]
 8006748:	461a      	mov	r2, r3
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	4413      	add	r3, r2
 800674e:	2200      	movs	r2, #0
 8006750:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1e8      	bne.n	800672c <USBD_GetString+0x4e>
    }
  }
}
 800675a:	bf00      	nop
 800675c:	3718      	adds	r7, #24
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006762:	b480      	push	{r7}
 8006764:	b085      	sub	sp, #20
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800676a:	2300      	movs	r3, #0
 800676c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800676e:	e005      	b.n	800677c <USBD_GetLen+0x1a>
  {
    len++;
 8006770:	7bfb      	ldrb	r3, [r7, #15]
 8006772:	3301      	adds	r3, #1
 8006774:	73fb      	strb	r3, [r7, #15]
    buf++;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	3301      	adds	r3, #1
 800677a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1f5      	bne.n	8006770 <USBD_GetLen+0xe>
  }

  return len;
 8006784:	7bfb      	ldrb	r3, [r7, #15]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3714      	adds	r7, #20
 800678a:	46bd      	mov	sp, r7
 800678c:	bc80      	pop	{r7}
 800678e:	4770      	bx	lr

08006790 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	4613      	mov	r3, r2
 800679c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2202      	movs	r2, #2
 80067a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80067a6:	88fa      	ldrh	r2, [r7, #6]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80067ac:	88fa      	ldrh	r2, [r7, #6]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80067b2:	88fb      	ldrh	r3, [r7, #6]
 80067b4:	68ba      	ldr	r2, [r7, #8]
 80067b6:	2100      	movs	r1, #0
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 fc65 	bl	8007088 <USBD_LL_Transmit>

  return USBD_OK;
 80067be:	2300      	movs	r3, #0
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	4613      	mov	r3, r2
 80067d4:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80067d6:	88fb      	ldrh	r3, [r7, #6]
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	2100      	movs	r1, #0
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 fc53 	bl	8007088 <USBD_LL_Transmit>

  return USBD_OK;
 80067e2:	2300      	movs	r3, #0
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	4613      	mov	r3, r2
 80067f8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2203      	movs	r2, #3
 80067fe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006802:	88fa      	ldrh	r2, [r7, #6]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800680a:	88fa      	ldrh	r2, [r7, #6]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006812:	88fb      	ldrh	r3, [r7, #6]
 8006814:	68ba      	ldr	r2, [r7, #8]
 8006816:	2100      	movs	r1, #0
 8006818:	68f8      	ldr	r0, [r7, #12]
 800681a:	f000 fc58 	bl	80070ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	4613      	mov	r3, r2
 8006834:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006836:	88fb      	ldrh	r3, [r7, #6]
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	2100      	movs	r1, #0
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f000 fc46 	bl	80070ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006842:	2300      	movs	r3, #0
}
 8006844:	4618      	mov	r0, r3
 8006846:	3710      	adds	r7, #16
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b082      	sub	sp, #8
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2204      	movs	r2, #4
 8006858:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800685c:	2300      	movs	r3, #0
 800685e:	2200      	movs	r2, #0
 8006860:	2100      	movs	r1, #0
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 fc10 	bl	8007088 <USBD_LL_Transmit>

  return USBD_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	4618      	mov	r0, r3
 800686c:	3708      	adds	r7, #8
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b082      	sub	sp, #8
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2205      	movs	r2, #5
 800687e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006882:	2300      	movs	r3, #0
 8006884:	2200      	movs	r2, #0
 8006886:	2100      	movs	r1, #0
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 fc20 	bl	80070ce <USBD_LL_PrepareReceive>

  return USBD_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800689c:	2200      	movs	r2, #0
 800689e:	4912      	ldr	r1, [pc, #72]	; (80068e8 <MX_USB_DEVICE_Init+0x50>)
 80068a0:	4812      	ldr	r0, [pc, #72]	; (80068ec <MX_USB_DEVICE_Init+0x54>)
 80068a2:	f7fe ff6c 	bl	800577e <USBD_Init>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d001      	beq.n	80068b0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80068ac:	f7fa f898 	bl	80009e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80068b0:	490f      	ldr	r1, [pc, #60]	; (80068f0 <MX_USB_DEVICE_Init+0x58>)
 80068b2:	480e      	ldr	r0, [pc, #56]	; (80068ec <MX_USB_DEVICE_Init+0x54>)
 80068b4:	f7fe ff8e 	bl	80057d4 <USBD_RegisterClass>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80068be:	f7fa f88f 	bl	80009e0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80068c2:	490c      	ldr	r1, [pc, #48]	; (80068f4 <MX_USB_DEVICE_Init+0x5c>)
 80068c4:	4809      	ldr	r0, [pc, #36]	; (80068ec <MX_USB_DEVICE_Init+0x54>)
 80068c6:	f7fe febf 	bl	8005648 <USBD_CDC_RegisterInterface>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d001      	beq.n	80068d4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80068d0:	f7fa f886 	bl	80009e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80068d4:	4805      	ldr	r0, [pc, #20]	; (80068ec <MX_USB_DEVICE_Init+0x54>)
 80068d6:	f7fe ff96 	bl	8005806 <USBD_Start>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80068e0:	f7fa f87e 	bl	80009e0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80068e4:	bf00      	nop
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	20000130 	.word	0x20000130
 80068ec:	20003590 	.word	0x20003590
 80068f0:	2000001c 	.word	0x2000001c
 80068f4:	20000120 	.word	0x20000120

080068f8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80068fc:	2200      	movs	r2, #0
 80068fe:	4905      	ldr	r1, [pc, #20]	; (8006914 <CDC_Init_FS+0x1c>)
 8006900:	4805      	ldr	r0, [pc, #20]	; (8006918 <CDC_Init_FS+0x20>)
 8006902:	f7fe feb7 	bl	8005674 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006906:	4905      	ldr	r1, [pc, #20]	; (800691c <CDC_Init_FS+0x24>)
 8006908:	4803      	ldr	r0, [pc, #12]	; (8006918 <CDC_Init_FS+0x20>)
 800690a:	f7fe fecc 	bl	80056a6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800690e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006910:	4618      	mov	r0, r3
 8006912:	bd80      	pop	{r7, pc}
 8006914:	20003894 	.word	0x20003894
 8006918:	20003590 	.word	0x20003590
 800691c:	20003854 	.word	0x20003854

08006920 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006920:	b480      	push	{r7}
 8006922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006924:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006926:	4618      	mov	r0, r3
 8006928:	46bd      	mov	sp, r7
 800692a:	bc80      	pop	{r7}
 800692c:	4770      	bx	lr
	...

08006930 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	4603      	mov	r3, r0
 8006938:	6039      	str	r1, [r7, #0]
 800693a:	71fb      	strb	r3, [r7, #7]
 800693c:	4613      	mov	r3, r2
 800693e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006940:	79fb      	ldrb	r3, [r7, #7]
 8006942:	2b23      	cmp	r3, #35	; 0x23
 8006944:	d84a      	bhi.n	80069dc <CDC_Control_FS+0xac>
 8006946:	a201      	add	r2, pc, #4	; (adr r2, 800694c <CDC_Control_FS+0x1c>)
 8006948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694c:	080069dd 	.word	0x080069dd
 8006950:	080069dd 	.word	0x080069dd
 8006954:	080069dd 	.word	0x080069dd
 8006958:	080069dd 	.word	0x080069dd
 800695c:	080069dd 	.word	0x080069dd
 8006960:	080069dd 	.word	0x080069dd
 8006964:	080069dd 	.word	0x080069dd
 8006968:	080069dd 	.word	0x080069dd
 800696c:	080069dd 	.word	0x080069dd
 8006970:	080069dd 	.word	0x080069dd
 8006974:	080069dd 	.word	0x080069dd
 8006978:	080069dd 	.word	0x080069dd
 800697c:	080069dd 	.word	0x080069dd
 8006980:	080069dd 	.word	0x080069dd
 8006984:	080069dd 	.word	0x080069dd
 8006988:	080069dd 	.word	0x080069dd
 800698c:	080069dd 	.word	0x080069dd
 8006990:	080069dd 	.word	0x080069dd
 8006994:	080069dd 	.word	0x080069dd
 8006998:	080069dd 	.word	0x080069dd
 800699c:	080069dd 	.word	0x080069dd
 80069a0:	080069dd 	.word	0x080069dd
 80069a4:	080069dd 	.word	0x080069dd
 80069a8:	080069dd 	.word	0x080069dd
 80069ac:	080069dd 	.word	0x080069dd
 80069b0:	080069dd 	.word	0x080069dd
 80069b4:	080069dd 	.word	0x080069dd
 80069b8:	080069dd 	.word	0x080069dd
 80069bc:	080069dd 	.word	0x080069dd
 80069c0:	080069dd 	.word	0x080069dd
 80069c4:	080069dd 	.word	0x080069dd
 80069c8:	080069dd 	.word	0x080069dd
 80069cc:	080069dd 	.word	0x080069dd
 80069d0:	080069dd 	.word	0x080069dd
 80069d4:	080069dd 	.word	0x080069dd
 80069d8:	080069dd 	.word	0x080069dd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80069dc:	bf00      	nop
  }

  return (USBD_OK);
 80069de:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bc80      	pop	{r7}
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop

080069ec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80069f6:	6879      	ldr	r1, [r7, #4]
 80069f8:	4808      	ldr	r0, [pc, #32]	; (8006a1c <CDC_Receive_FS+0x30>)
 80069fa:	f7fe fe54 	bl	80056a6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80069fe:	4807      	ldr	r0, [pc, #28]	; (8006a1c <CDC_Receive_FS+0x30>)
 8006a00:	f7fe fe93 	bl	800572a <USBD_CDC_ReceivePacket>
  CDC_ReciveCallBack(Buf, *Len);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4619      	mov	r1, r3
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f7f9 fe6e 	bl	80006ec <CDC_ReciveCallBack>
  return (USBD_OK);
 8006a10:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3708      	adds	r7, #8
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20003590 	.word	0x20003590

08006a20 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	460b      	mov	r3, r1
 8006a2a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006a30:	4b0d      	ldr	r3, [pc, #52]	; (8006a68 <CDC_Transmit_FS+0x48>)
 8006a32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a36:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d001      	beq.n	8006a46 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006a42:	2301      	movs	r3, #1
 8006a44:	e00b      	b.n	8006a5e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006a46:	887b      	ldrh	r3, [r7, #2]
 8006a48:	461a      	mov	r2, r3
 8006a4a:	6879      	ldr	r1, [r7, #4]
 8006a4c:	4806      	ldr	r0, [pc, #24]	; (8006a68 <CDC_Transmit_FS+0x48>)
 8006a4e:	f7fe fe11 	bl	8005674 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006a52:	4805      	ldr	r0, [pc, #20]	; (8006a68 <CDC_Transmit_FS+0x48>)
 8006a54:	f7fe fe3a 	bl	80056cc <USBD_CDC_TransmitPacket>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	20003590 	.word	0x20003590

08006a6c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	4603      	mov	r3, r0
 8006a74:	6039      	str	r1, [r7, #0]
 8006a76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	2212      	movs	r2, #18
 8006a7c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006a7e:	4b03      	ldr	r3, [pc, #12]	; (8006a8c <USBD_FS_DeviceDescriptor+0x20>)
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bc80      	pop	{r7}
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	2000014c 	.word	0x2000014c

08006a90 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	4603      	mov	r3, r0
 8006a98:	6039      	str	r1, [r7, #0]
 8006a9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	2204      	movs	r2, #4
 8006aa0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006aa2:	4b03      	ldr	r3, [pc, #12]	; (8006ab0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bc80      	pop	{r7}
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	20000160 	.word	0x20000160

08006ab4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	4603      	mov	r3, r0
 8006abc:	6039      	str	r1, [r7, #0]
 8006abe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006ac0:	79fb      	ldrb	r3, [r7, #7]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d105      	bne.n	8006ad2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006ac6:	683a      	ldr	r2, [r7, #0]
 8006ac8:	4907      	ldr	r1, [pc, #28]	; (8006ae8 <USBD_FS_ProductStrDescriptor+0x34>)
 8006aca:	4808      	ldr	r0, [pc, #32]	; (8006aec <USBD_FS_ProductStrDescriptor+0x38>)
 8006acc:	f7ff fe07 	bl	80066de <USBD_GetString>
 8006ad0:	e004      	b.n	8006adc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	4904      	ldr	r1, [pc, #16]	; (8006ae8 <USBD_FS_ProductStrDescriptor+0x34>)
 8006ad6:	4805      	ldr	r0, [pc, #20]	; (8006aec <USBD_FS_ProductStrDescriptor+0x38>)
 8006ad8:	f7ff fe01 	bl	80066de <USBD_GetString>
  }
  return USBD_StrDesc;
 8006adc:	4b02      	ldr	r3, [pc, #8]	; (8006ae8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3708      	adds	r7, #8
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	200038d4 	.word	0x200038d4
 8006aec:	080073f0 	.word	0x080073f0

08006af0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	4603      	mov	r3, r0
 8006af8:	6039      	str	r1, [r7, #0]
 8006afa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	4904      	ldr	r1, [pc, #16]	; (8006b10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006b00:	4804      	ldr	r0, [pc, #16]	; (8006b14 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006b02:	f7ff fdec 	bl	80066de <USBD_GetString>
  return USBD_StrDesc;
 8006b06:	4b02      	ldr	r3, [pc, #8]	; (8006b10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3708      	adds	r7, #8
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	200038d4 	.word	0x200038d4
 8006b14:	08007408 	.word	0x08007408

08006b18 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	4603      	mov	r3, r0
 8006b20:	6039      	str	r1, [r7, #0]
 8006b22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	221a      	movs	r2, #26
 8006b28:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006b2a:	f000 f843 	bl	8006bb4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8006b2e:	4b02      	ldr	r3, [pc, #8]	; (8006b38 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3708      	adds	r7, #8
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	20000164 	.word	0x20000164

08006b3c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	4603      	mov	r3, r0
 8006b44:	6039      	str	r1, [r7, #0]
 8006b46:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006b48:	79fb      	ldrb	r3, [r7, #7]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d105      	bne.n	8006b5a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	4907      	ldr	r1, [pc, #28]	; (8006b70 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006b52:	4808      	ldr	r0, [pc, #32]	; (8006b74 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006b54:	f7ff fdc3 	bl	80066de <USBD_GetString>
 8006b58:	e004      	b.n	8006b64 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006b5a:	683a      	ldr	r2, [r7, #0]
 8006b5c:	4904      	ldr	r1, [pc, #16]	; (8006b70 <USBD_FS_ConfigStrDescriptor+0x34>)
 8006b5e:	4805      	ldr	r0, [pc, #20]	; (8006b74 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006b60:	f7ff fdbd 	bl	80066de <USBD_GetString>
  }
  return USBD_StrDesc;
 8006b64:	4b02      	ldr	r3, [pc, #8]	; (8006b70 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	200038d4 	.word	0x200038d4
 8006b74:	0800741c 	.word	0x0800741c

08006b78 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	4603      	mov	r3, r0
 8006b80:	6039      	str	r1, [r7, #0]
 8006b82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006b84:	79fb      	ldrb	r3, [r7, #7]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d105      	bne.n	8006b96 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	4907      	ldr	r1, [pc, #28]	; (8006bac <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006b8e:	4808      	ldr	r0, [pc, #32]	; (8006bb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006b90:	f7ff fda5 	bl	80066de <USBD_GetString>
 8006b94:	e004      	b.n	8006ba0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	4904      	ldr	r1, [pc, #16]	; (8006bac <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006b9a:	4805      	ldr	r0, [pc, #20]	; (8006bb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006b9c:	f7ff fd9f 	bl	80066de <USBD_GetString>
  }
  return USBD_StrDesc;
 8006ba0:	4b02      	ldr	r3, [pc, #8]	; (8006bac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	200038d4 	.word	0x200038d4
 8006bb0:	08007428 	.word	0x08007428

08006bb4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006bba:	4b0f      	ldr	r3, [pc, #60]	; (8006bf8 <Get_SerialNum+0x44>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006bc0:	4b0e      	ldr	r3, [pc, #56]	; (8006bfc <Get_SerialNum+0x48>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006bc6:	4b0e      	ldr	r3, [pc, #56]	; (8006c00 <Get_SerialNum+0x4c>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d009      	beq.n	8006bee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006bda:	2208      	movs	r2, #8
 8006bdc:	4909      	ldr	r1, [pc, #36]	; (8006c04 <Get_SerialNum+0x50>)
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 f814 	bl	8006c0c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006be4:	2204      	movs	r2, #4
 8006be6:	4908      	ldr	r1, [pc, #32]	; (8006c08 <Get_SerialNum+0x54>)
 8006be8:	68b8      	ldr	r0, [r7, #8]
 8006bea:	f000 f80f 	bl	8006c0c <IntToUnicode>
  }
}
 8006bee:	bf00      	nop
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	1ffff7e8 	.word	0x1ffff7e8
 8006bfc:	1ffff7ec 	.word	0x1ffff7ec
 8006c00:	1ffff7f0 	.word	0x1ffff7f0
 8006c04:	20000166 	.word	0x20000166
 8006c08:	20000176 	.word	0x20000176

08006c0c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	4613      	mov	r3, r2
 8006c18:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006c1e:	2300      	movs	r3, #0
 8006c20:	75fb      	strb	r3, [r7, #23]
 8006c22:	e027      	b.n	8006c74 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	0f1b      	lsrs	r3, r3, #28
 8006c28:	2b09      	cmp	r3, #9
 8006c2a:	d80b      	bhi.n	8006c44 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	0f1b      	lsrs	r3, r3, #28
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	7dfb      	ldrb	r3, [r7, #23]
 8006c34:	005b      	lsls	r3, r3, #1
 8006c36:	4619      	mov	r1, r3
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	440b      	add	r3, r1
 8006c3c:	3230      	adds	r2, #48	; 0x30
 8006c3e:	b2d2      	uxtb	r2, r2
 8006c40:	701a      	strb	r2, [r3, #0]
 8006c42:	e00a      	b.n	8006c5a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	0f1b      	lsrs	r3, r3, #28
 8006c48:	b2da      	uxtb	r2, r3
 8006c4a:	7dfb      	ldrb	r3, [r7, #23]
 8006c4c:	005b      	lsls	r3, r3, #1
 8006c4e:	4619      	mov	r1, r3
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	440b      	add	r3, r1
 8006c54:	3237      	adds	r2, #55	; 0x37
 8006c56:	b2d2      	uxtb	r2, r2
 8006c58:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	011b      	lsls	r3, r3, #4
 8006c5e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8006c60:	7dfb      	ldrb	r3, [r7, #23]
 8006c62:	005b      	lsls	r3, r3, #1
 8006c64:	3301      	adds	r3, #1
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	4413      	add	r3, r2
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8006c6e:	7dfb      	ldrb	r3, [r7, #23]
 8006c70:	3301      	adds	r3, #1
 8006c72:	75fb      	strb	r3, [r7, #23]
 8006c74:	7dfa      	ldrb	r2, [r7, #23]
 8006c76:	79fb      	ldrb	r3, [r7, #7]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d3d3      	bcc.n	8006c24 <IntToUnicode+0x18>
  }
}
 8006c7c:	bf00      	nop
 8006c7e:	371c      	adds	r7, #28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bc80      	pop	{r7}
 8006c84:	4770      	bx	lr
	...

08006c88 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a11      	ldr	r2, [pc, #68]	; (8006cdc <HAL_PCD_MspInit+0x54>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d11b      	bne.n	8006cd2 <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006c9a:	4b11      	ldr	r3, [pc, #68]	; (8006ce0 <HAL_PCD_MspInit+0x58>)
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	4a10      	ldr	r2, [pc, #64]	; (8006ce0 <HAL_PCD_MspInit+0x58>)
 8006ca0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006ca4:	61d3      	str	r3, [r2, #28]
 8006ca6:	4b0e      	ldr	r3, [pc, #56]	; (8006ce0 <HAL_PCD_MspInit+0x58>)
 8006ca8:	69db      	ldr	r3, [r3, #28]
 8006caa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006cae:	60fb      	str	r3, [r7, #12]
 8006cb0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 1, 0);
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	2013      	movs	r0, #19
 8006cb8:	f7fa fed7 	bl	8001a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8006cbc:	2013      	movs	r0, #19
 8006cbe:	f7fa fef0 	bl	8001aa2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 1, 0);
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	2101      	movs	r1, #1
 8006cc6:	2014      	movs	r0, #20
 8006cc8:	f7fa fecf 	bl	8001a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006ccc:	2014      	movs	r0, #20
 8006cce:	f7fa fee8 	bl	8001aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006cd2:	bf00      	nop
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	40005c00 	.word	0x40005c00
 8006ce0:	40021000 	.word	0x40021000

08006ce4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	4610      	mov	r0, r2
 8006cfc:	f7fe fdcb 	bl	8005896 <USBD_LL_SetupStage>
}
 8006d00:	bf00      	nop
 8006d02:	3708      	adds	r7, #8
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	460b      	mov	r3, r1
 8006d12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006d1a:	78fb      	ldrb	r3, [r7, #3]
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	015b      	lsls	r3, r3, #5
 8006d20:	4413      	add	r3, r2
 8006d22:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	78fb      	ldrb	r3, [r7, #3]
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	f7fe fdfe 	bl	800592c <USBD_LL_DataOutStage>
}
 8006d30:	bf00      	nop
 8006d32:	3708      	adds	r7, #8
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	460b      	mov	r3, r1
 8006d42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006d4a:	78fb      	ldrb	r3, [r7, #3]
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	015b      	lsls	r3, r3, #5
 8006d50:	4413      	add	r3, r2
 8006d52:	333c      	adds	r3, #60	; 0x3c
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	78fb      	ldrb	r3, [r7, #3]
 8006d58:	4619      	mov	r1, r3
 8006d5a:	f7fe fe58 	bl	8005a0e <USBD_LL_DataInStage>
}
 8006d5e:	bf00      	nop
 8006d60:	3708      	adds	r7, #8
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b082      	sub	sp, #8
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7fe ff68 	bl	8005c4a <USBD_LL_SOF>
}
 8006d7a:	bf00      	nop
 8006d7c:	3708      	adds	r7, #8
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}

08006d82 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006d82:	b580      	push	{r7, lr}
 8006d84:	b084      	sub	sp, #16
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	2b02      	cmp	r3, #2
 8006d94:	d001      	beq.n	8006d9a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006d96:	f7f9 fe23 	bl	80009e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006da0:	7bfa      	ldrb	r2, [r7, #15]
 8006da2:	4611      	mov	r1, r2
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7fe ff18 	bl	8005bda <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7fe fed1 	bl	8005b58 <USBD_LL_Reset>
}
 8006db6:	bf00      	nop
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
	...

08006dc0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7fe ff12 	bl	8005bf8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d005      	beq.n	8006de8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006ddc:	4b04      	ldr	r3, [pc, #16]	; (8006df0 <HAL_PCD_SuspendCallback+0x30>)
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	4a03      	ldr	r2, [pc, #12]	; (8006df0 <HAL_PCD_SuspendCallback+0x30>)
 8006de2:	f043 0306 	orr.w	r3, r3, #6
 8006de6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006de8:	bf00      	nop
 8006dea:	3708      	adds	r7, #8
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	e000ed00 	.word	0xe000ed00

08006df4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7fe ff0c 	bl	8005c20 <USBD_LL_Resume>
}
 8006e08:	bf00      	nop
 8006e0a:	3708      	adds	r7, #8
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8006e18:	4a28      	ldr	r2, [pc, #160]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a26      	ldr	r2, [pc, #152]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e24:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8006e28:	4b24      	ldr	r3, [pc, #144]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e2a:	4a25      	ldr	r2, [pc, #148]	; (8006ec0 <USBD_LL_Init+0xb0>)
 8006e2c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006e2e:	4b23      	ldr	r3, [pc, #140]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e30:	2208      	movs	r2, #8
 8006e32:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006e34:	4b21      	ldr	r3, [pc, #132]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e36:	2202      	movs	r2, #2
 8006e38:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006e3a:	4b20      	ldr	r3, [pc, #128]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006e40:	4b1e      	ldr	r3, [pc, #120]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006e46:	4b1d      	ldr	r3, [pc, #116]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006e4c:	481b      	ldr	r0, [pc, #108]	; (8006ebc <USBD_LL_Init+0xac>)
 8006e4e:	f7fb f9f5 	bl	800223c <HAL_PCD_Init>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d001      	beq.n	8006e5c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8006e58:	f7f9 fdc2 	bl	80009e0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e62:	2318      	movs	r3, #24
 8006e64:	2200      	movs	r2, #0
 8006e66:	2100      	movs	r1, #0
 8006e68:	f7fc f88e 	bl	8002f88 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e72:	2358      	movs	r3, #88	; 0x58
 8006e74:	2200      	movs	r2, #0
 8006e76:	2180      	movs	r1, #128	; 0x80
 8006e78:	f7fc f886 	bl	8002f88 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e82:	23c0      	movs	r3, #192	; 0xc0
 8006e84:	2200      	movs	r2, #0
 8006e86:	2181      	movs	r1, #129	; 0x81
 8006e88:	f7fc f87e 	bl	8002f88 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e92:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006e96:	2200      	movs	r2, #0
 8006e98:	2101      	movs	r1, #1
 8006e9a:	f7fc f875 	bl	8002f88 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006ea4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	2182      	movs	r1, #130	; 0x82
 8006eac:	f7fc f86c 	bl	8002f88 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	20003ad4 	.word	0x20003ad4
 8006ec0:	40005c00 	.word	0x40005c00

08006ec4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fb fa8f 	bl	80023fe <HAL_PCD_Start>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 f948 	bl	800717c <USBD_Get_USB_Status>
 8006eec:	4603      	mov	r3, r0
 8006eee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006ef0:	7bbb      	ldrb	r3, [r7, #14]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006efa:	b580      	push	{r7, lr}
 8006efc:	b084      	sub	sp, #16
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
 8006f02:	4608      	mov	r0, r1
 8006f04:	4611      	mov	r1, r2
 8006f06:	461a      	mov	r2, r3
 8006f08:	4603      	mov	r3, r0
 8006f0a:	70fb      	strb	r3, [r7, #3]
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	70bb      	strb	r3, [r7, #2]
 8006f10:	4613      	mov	r3, r2
 8006f12:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f14:	2300      	movs	r3, #0
 8006f16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006f22:	78bb      	ldrb	r3, [r7, #2]
 8006f24:	883a      	ldrh	r2, [r7, #0]
 8006f26:	78f9      	ldrb	r1, [r7, #3]
 8006f28:	f7fb fbc2 	bl	80026b0 <HAL_PCD_EP_Open>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006f30:	7bfb      	ldrb	r3, [r7, #15]
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 f922 	bl	800717c <USBD_Get_USB_Status>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006f3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}

08006f46 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b084      	sub	sp, #16
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
 8006f4e:	460b      	mov	r3, r1
 8006f50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f56:	2300      	movs	r3, #0
 8006f58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f60:	78fa      	ldrb	r2, [r7, #3]
 8006f62:	4611      	mov	r1, r2
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7fb fc03 	bl	8002770 <HAL_PCD_EP_Close>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006f6e:	7bfb      	ldrb	r3, [r7, #15]
 8006f70:	4618      	mov	r0, r3
 8006f72:	f000 f903 	bl	800717c <USBD_Get_USB_Status>
 8006f76:	4603      	mov	r3, r0
 8006f78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006f7a:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f9e:	78fa      	ldrb	r2, [r7, #3]
 8006fa0:	4611      	mov	r1, r2
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fb fcad 	bl	8002902 <HAL_PCD_EP_SetStall>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006fac:	7bfb      	ldrb	r3, [r7, #15]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f000 f8e4 	bl	800717c <USBD_Get_USB_Status>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006fb8:	7bbb      	ldrb	r3, [r7, #14]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}

08006fc2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006fc2:	b580      	push	{r7, lr}
 8006fc4:	b084      	sub	sp, #16
 8006fc6:	af00      	add	r7, sp, #0
 8006fc8:	6078      	str	r0, [r7, #4]
 8006fca:	460b      	mov	r3, r1
 8006fcc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006fdc:	78fa      	ldrb	r2, [r7, #3]
 8006fde:	4611      	mov	r1, r2
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7fb fce8 	bl	80029b6 <HAL_PCD_EP_ClrStall>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006fea:	7bfb      	ldrb	r3, [r7, #15]
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 f8c5 	bl	800717c <USBD_Get_USB_Status>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006ff6:	7bbb      	ldrb	r3, [r7, #14]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	460b      	mov	r3, r1
 800700a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007012:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007014:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007018:	2b00      	cmp	r3, #0
 800701a:	da08      	bge.n	800702e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800701c:	78fb      	ldrb	r3, [r7, #3]
 800701e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	015b      	lsls	r3, r3, #5
 8007026:	4413      	add	r3, r2
 8007028:	332a      	adds	r3, #42	; 0x2a
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	e008      	b.n	8007040 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800702e:	78fb      	ldrb	r3, [r7, #3]
 8007030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007034:	68fa      	ldr	r2, [r7, #12]
 8007036:	015b      	lsls	r3, r3, #5
 8007038:	4413      	add	r3, r2
 800703a:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800703e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007040:	4618      	mov	r0, r3
 8007042:	3714      	adds	r7, #20
 8007044:	46bd      	mov	sp, r7
 8007046:	bc80      	pop	{r7}
 8007048:	4770      	bx	lr

0800704a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800704a:	b580      	push	{r7, lr}
 800704c:	b084      	sub	sp, #16
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	460b      	mov	r3, r1
 8007054:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007056:	2300      	movs	r3, #0
 8007058:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800705a:	2300      	movs	r3, #0
 800705c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007064:	78fa      	ldrb	r2, [r7, #3]
 8007066:	4611      	mov	r1, r2
 8007068:	4618      	mov	r0, r3
 800706a:	f7fb fafc 	bl	8002666 <HAL_PCD_SetAddress>
 800706e:	4603      	mov	r3, r0
 8007070:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007072:	7bfb      	ldrb	r3, [r7, #15]
 8007074:	4618      	mov	r0, r3
 8007076:	f000 f881 	bl	800717c <USBD_Get_USB_Status>
 800707a:	4603      	mov	r3, r0
 800707c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800707e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b086      	sub	sp, #24
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	607a      	str	r2, [r7, #4]
 8007092:	461a      	mov	r2, r3
 8007094:	460b      	mov	r3, r1
 8007096:	72fb      	strb	r3, [r7, #11]
 8007098:	4613      	mov	r3, r2
 800709a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800709c:	2300      	movs	r3, #0
 800709e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070a0:	2300      	movs	r3, #0
 80070a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80070aa:	893b      	ldrh	r3, [r7, #8]
 80070ac:	7af9      	ldrb	r1, [r7, #11]
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	f7fb fbee 	bl	8002890 <HAL_PCD_EP_Transmit>
 80070b4:	4603      	mov	r3, r0
 80070b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80070b8:	7dfb      	ldrb	r3, [r7, #23]
 80070ba:	4618      	mov	r0, r3
 80070bc:	f000 f85e 	bl	800717c <USBD_Get_USB_Status>
 80070c0:	4603      	mov	r3, r0
 80070c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80070c4:	7dbb      	ldrb	r3, [r7, #22]
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3718      	adds	r7, #24
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}

080070ce <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80070ce:	b580      	push	{r7, lr}
 80070d0:	b086      	sub	sp, #24
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	60f8      	str	r0, [r7, #12]
 80070d6:	607a      	str	r2, [r7, #4]
 80070d8:	461a      	mov	r2, r3
 80070da:	460b      	mov	r3, r1
 80070dc:	72fb      	strb	r3, [r7, #11]
 80070de:	4613      	mov	r3, r2
 80070e0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80070e2:	2300      	movs	r3, #0
 80070e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070e6:	2300      	movs	r3, #0
 80070e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80070f0:	893b      	ldrh	r3, [r7, #8]
 80070f2:	7af9      	ldrb	r1, [r7, #11]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	f7fb fb7d 	bl	80027f4 <HAL_PCD_EP_Receive>
 80070fa:	4603      	mov	r3, r0
 80070fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80070fe:	7dfb      	ldrb	r3, [r7, #23]
 8007100:	4618      	mov	r0, r3
 8007102:	f000 f83b 	bl	800717c <USBD_Get_USB_Status>
 8007106:	4603      	mov	r3, r0
 8007108:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800710a:	7dbb      	ldrb	r3, [r7, #22]
}
 800710c:	4618      	mov	r0, r3
 800710e:	3718      	adds	r7, #24
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	460b      	mov	r3, r1
 800711e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007126:	78fa      	ldrb	r2, [r7, #3]
 8007128:	4611      	mov	r1, r2
 800712a:	4618      	mov	r0, r3
 800712c:	f7fb fb9c 	bl	8002868 <HAL_PCD_EP_GetRxCount>
 8007130:	4603      	mov	r3, r0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3708      	adds	r7, #8
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
	...

0800713c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800713c:	b480      	push	{r7}
 800713e:	b083      	sub	sp, #12
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007144:	4b02      	ldr	r3, [pc, #8]	; (8007150 <USBD_static_malloc+0x14>)
}
 8007146:	4618      	mov	r0, r3
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	bc80      	pop	{r7}
 800714e:	4770      	bx	lr
 8007150:	20000380 	.word	0x20000380

08007154 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]

}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	bc80      	pop	{r7}
 8007164:	4770      	bx	lr

08007166 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007166:	b480      	push	{r7}
 8007168:	b083      	sub	sp, #12
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
 800716e:	460b      	mov	r3, r1
 8007170:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007172:	bf00      	nop
 8007174:	370c      	adds	r7, #12
 8007176:	46bd      	mov	sp, r7
 8007178:	bc80      	pop	{r7}
 800717a:	4770      	bx	lr

0800717c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800717c:	b480      	push	{r7}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
 8007182:	4603      	mov	r3, r0
 8007184:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800718a:	79fb      	ldrb	r3, [r7, #7]
 800718c:	2b03      	cmp	r3, #3
 800718e:	d817      	bhi.n	80071c0 <USBD_Get_USB_Status+0x44>
 8007190:	a201      	add	r2, pc, #4	; (adr r2, 8007198 <USBD_Get_USB_Status+0x1c>)
 8007192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007196:	bf00      	nop
 8007198:	080071a9 	.word	0x080071a9
 800719c:	080071af 	.word	0x080071af
 80071a0:	080071b5 	.word	0x080071b5
 80071a4:	080071bb 	.word	0x080071bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80071a8:	2300      	movs	r3, #0
 80071aa:	73fb      	strb	r3, [r7, #15]
    break;
 80071ac:	e00b      	b.n	80071c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80071ae:	2302      	movs	r3, #2
 80071b0:	73fb      	strb	r3, [r7, #15]
    break;
 80071b2:	e008      	b.n	80071c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80071b4:	2301      	movs	r3, #1
 80071b6:	73fb      	strb	r3, [r7, #15]
    break;
 80071b8:	e005      	b.n	80071c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80071ba:	2302      	movs	r3, #2
 80071bc:	73fb      	strb	r3, [r7, #15]
    break;
 80071be:	e002      	b.n	80071c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80071c0:	2302      	movs	r3, #2
 80071c2:	73fb      	strb	r3, [r7, #15]
    break;
 80071c4:	bf00      	nop
  }
  return usb_status;
 80071c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3714      	adds	r7, #20
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bc80      	pop	{r7}
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop

080071d4 <atoi>:
 80071d4:	220a      	movs	r2, #10
 80071d6:	2100      	movs	r1, #0
 80071d8:	f000 b8b2 	b.w	8007340 <strtol>

080071dc <__libc_init_array>:
 80071dc:	b570      	push	{r4, r5, r6, lr}
 80071de:	2500      	movs	r5, #0
 80071e0:	4e0c      	ldr	r6, [pc, #48]	; (8007214 <__libc_init_array+0x38>)
 80071e2:	4c0d      	ldr	r4, [pc, #52]	; (8007218 <__libc_init_array+0x3c>)
 80071e4:	1ba4      	subs	r4, r4, r6
 80071e6:	10a4      	asrs	r4, r4, #2
 80071e8:	42a5      	cmp	r5, r4
 80071ea:	d109      	bne.n	8007200 <__libc_init_array+0x24>
 80071ec:	f000 f8e0 	bl	80073b0 <_init>
 80071f0:	2500      	movs	r5, #0
 80071f2:	4e0a      	ldr	r6, [pc, #40]	; (800721c <__libc_init_array+0x40>)
 80071f4:	4c0a      	ldr	r4, [pc, #40]	; (8007220 <__libc_init_array+0x44>)
 80071f6:	1ba4      	subs	r4, r4, r6
 80071f8:	10a4      	asrs	r4, r4, #2
 80071fa:	42a5      	cmp	r5, r4
 80071fc:	d105      	bne.n	800720a <__libc_init_array+0x2e>
 80071fe:	bd70      	pop	{r4, r5, r6, pc}
 8007200:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007204:	4798      	blx	r3
 8007206:	3501      	adds	r5, #1
 8007208:	e7ee      	b.n	80071e8 <__libc_init_array+0xc>
 800720a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800720e:	4798      	blx	r3
 8007210:	3501      	adds	r5, #1
 8007212:	e7f2      	b.n	80071fa <__libc_init_array+0x1e>
 8007214:	0800755c 	.word	0x0800755c
 8007218:	0800755c 	.word	0x0800755c
 800721c:	0800755c 	.word	0x0800755c
 8007220:	08007560 	.word	0x08007560

08007224 <memcpy>:
 8007224:	b510      	push	{r4, lr}
 8007226:	1e43      	subs	r3, r0, #1
 8007228:	440a      	add	r2, r1
 800722a:	4291      	cmp	r1, r2
 800722c:	d100      	bne.n	8007230 <memcpy+0xc>
 800722e:	bd10      	pop	{r4, pc}
 8007230:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007234:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007238:	e7f7      	b.n	800722a <memcpy+0x6>

0800723a <memset>:
 800723a:	4603      	mov	r3, r0
 800723c:	4402      	add	r2, r0
 800723e:	4293      	cmp	r3, r2
 8007240:	d100      	bne.n	8007244 <memset+0xa>
 8007242:	4770      	bx	lr
 8007244:	f803 1b01 	strb.w	r1, [r3], #1
 8007248:	e7f9      	b.n	800723e <memset+0x4>

0800724a <_strtol_l.isra.0>:
 800724a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800724e:	4680      	mov	r8, r0
 8007250:	4689      	mov	r9, r1
 8007252:	4692      	mov	sl, r2
 8007254:	461e      	mov	r6, r3
 8007256:	460f      	mov	r7, r1
 8007258:	463d      	mov	r5, r7
 800725a:	9808      	ldr	r0, [sp, #32]
 800725c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007260:	f000 f884 	bl	800736c <__locale_ctype_ptr_l>
 8007264:	4420      	add	r0, r4
 8007266:	7843      	ldrb	r3, [r0, #1]
 8007268:	f013 0308 	ands.w	r3, r3, #8
 800726c:	d132      	bne.n	80072d4 <_strtol_l.isra.0+0x8a>
 800726e:	2c2d      	cmp	r4, #45	; 0x2d
 8007270:	d132      	bne.n	80072d8 <_strtol_l.isra.0+0x8e>
 8007272:	2201      	movs	r2, #1
 8007274:	787c      	ldrb	r4, [r7, #1]
 8007276:	1cbd      	adds	r5, r7, #2
 8007278:	2e00      	cmp	r6, #0
 800727a:	d05d      	beq.n	8007338 <_strtol_l.isra.0+0xee>
 800727c:	2e10      	cmp	r6, #16
 800727e:	d109      	bne.n	8007294 <_strtol_l.isra.0+0x4a>
 8007280:	2c30      	cmp	r4, #48	; 0x30
 8007282:	d107      	bne.n	8007294 <_strtol_l.isra.0+0x4a>
 8007284:	782b      	ldrb	r3, [r5, #0]
 8007286:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800728a:	2b58      	cmp	r3, #88	; 0x58
 800728c:	d14f      	bne.n	800732e <_strtol_l.isra.0+0xe4>
 800728e:	2610      	movs	r6, #16
 8007290:	786c      	ldrb	r4, [r5, #1]
 8007292:	3502      	adds	r5, #2
 8007294:	2a00      	cmp	r2, #0
 8007296:	bf14      	ite	ne
 8007298:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800729c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80072a0:	2700      	movs	r7, #0
 80072a2:	fbb1 fcf6 	udiv	ip, r1, r6
 80072a6:	4638      	mov	r0, r7
 80072a8:	fb06 1e1c 	mls	lr, r6, ip, r1
 80072ac:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80072b0:	2b09      	cmp	r3, #9
 80072b2:	d817      	bhi.n	80072e4 <_strtol_l.isra.0+0x9a>
 80072b4:	461c      	mov	r4, r3
 80072b6:	42a6      	cmp	r6, r4
 80072b8:	dd23      	ble.n	8007302 <_strtol_l.isra.0+0xb8>
 80072ba:	1c7b      	adds	r3, r7, #1
 80072bc:	d007      	beq.n	80072ce <_strtol_l.isra.0+0x84>
 80072be:	4584      	cmp	ip, r0
 80072c0:	d31c      	bcc.n	80072fc <_strtol_l.isra.0+0xb2>
 80072c2:	d101      	bne.n	80072c8 <_strtol_l.isra.0+0x7e>
 80072c4:	45a6      	cmp	lr, r4
 80072c6:	db19      	blt.n	80072fc <_strtol_l.isra.0+0xb2>
 80072c8:	2701      	movs	r7, #1
 80072ca:	fb00 4006 	mla	r0, r0, r6, r4
 80072ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072d2:	e7eb      	b.n	80072ac <_strtol_l.isra.0+0x62>
 80072d4:	462f      	mov	r7, r5
 80072d6:	e7bf      	b.n	8007258 <_strtol_l.isra.0+0xe>
 80072d8:	2c2b      	cmp	r4, #43	; 0x2b
 80072da:	bf04      	itt	eq
 80072dc:	1cbd      	addeq	r5, r7, #2
 80072de:	787c      	ldrbeq	r4, [r7, #1]
 80072e0:	461a      	mov	r2, r3
 80072e2:	e7c9      	b.n	8007278 <_strtol_l.isra.0+0x2e>
 80072e4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80072e8:	2b19      	cmp	r3, #25
 80072ea:	d801      	bhi.n	80072f0 <_strtol_l.isra.0+0xa6>
 80072ec:	3c37      	subs	r4, #55	; 0x37
 80072ee:	e7e2      	b.n	80072b6 <_strtol_l.isra.0+0x6c>
 80072f0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80072f4:	2b19      	cmp	r3, #25
 80072f6:	d804      	bhi.n	8007302 <_strtol_l.isra.0+0xb8>
 80072f8:	3c57      	subs	r4, #87	; 0x57
 80072fa:	e7dc      	b.n	80072b6 <_strtol_l.isra.0+0x6c>
 80072fc:	f04f 37ff 	mov.w	r7, #4294967295
 8007300:	e7e5      	b.n	80072ce <_strtol_l.isra.0+0x84>
 8007302:	1c7b      	adds	r3, r7, #1
 8007304:	d108      	bne.n	8007318 <_strtol_l.isra.0+0xce>
 8007306:	2322      	movs	r3, #34	; 0x22
 8007308:	4608      	mov	r0, r1
 800730a:	f8c8 3000 	str.w	r3, [r8]
 800730e:	f1ba 0f00 	cmp.w	sl, #0
 8007312:	d107      	bne.n	8007324 <_strtol_l.isra.0+0xda>
 8007314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007318:	b102      	cbz	r2, 800731c <_strtol_l.isra.0+0xd2>
 800731a:	4240      	negs	r0, r0
 800731c:	f1ba 0f00 	cmp.w	sl, #0
 8007320:	d0f8      	beq.n	8007314 <_strtol_l.isra.0+0xca>
 8007322:	b10f      	cbz	r7, 8007328 <_strtol_l.isra.0+0xde>
 8007324:	f105 39ff 	add.w	r9, r5, #4294967295
 8007328:	f8ca 9000 	str.w	r9, [sl]
 800732c:	e7f2      	b.n	8007314 <_strtol_l.isra.0+0xca>
 800732e:	2430      	movs	r4, #48	; 0x30
 8007330:	2e00      	cmp	r6, #0
 8007332:	d1af      	bne.n	8007294 <_strtol_l.isra.0+0x4a>
 8007334:	2608      	movs	r6, #8
 8007336:	e7ad      	b.n	8007294 <_strtol_l.isra.0+0x4a>
 8007338:	2c30      	cmp	r4, #48	; 0x30
 800733a:	d0a3      	beq.n	8007284 <_strtol_l.isra.0+0x3a>
 800733c:	260a      	movs	r6, #10
 800733e:	e7a9      	b.n	8007294 <_strtol_l.isra.0+0x4a>

08007340 <strtol>:
 8007340:	4b08      	ldr	r3, [pc, #32]	; (8007364 <strtol+0x24>)
 8007342:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007344:	681c      	ldr	r4, [r3, #0]
 8007346:	4d08      	ldr	r5, [pc, #32]	; (8007368 <strtol+0x28>)
 8007348:	6a23      	ldr	r3, [r4, #32]
 800734a:	2b00      	cmp	r3, #0
 800734c:	bf08      	it	eq
 800734e:	462b      	moveq	r3, r5
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	4613      	mov	r3, r2
 8007354:	460a      	mov	r2, r1
 8007356:	4601      	mov	r1, r0
 8007358:	4620      	mov	r0, r4
 800735a:	f7ff ff76 	bl	800724a <_strtol_l.isra.0>
 800735e:	b003      	add	sp, #12
 8007360:	bd30      	pop	{r4, r5, pc}
 8007362:	bf00      	nop
 8007364:	20000180 	.word	0x20000180
 8007368:	200001e4 	.word	0x200001e4

0800736c <__locale_ctype_ptr_l>:
 800736c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007370:	4770      	bx	lr

08007372 <__ascii_mbtowc>:
 8007372:	b082      	sub	sp, #8
 8007374:	b901      	cbnz	r1, 8007378 <__ascii_mbtowc+0x6>
 8007376:	a901      	add	r1, sp, #4
 8007378:	b142      	cbz	r2, 800738c <__ascii_mbtowc+0x1a>
 800737a:	b14b      	cbz	r3, 8007390 <__ascii_mbtowc+0x1e>
 800737c:	7813      	ldrb	r3, [r2, #0]
 800737e:	600b      	str	r3, [r1, #0]
 8007380:	7812      	ldrb	r2, [r2, #0]
 8007382:	1c10      	adds	r0, r2, #0
 8007384:	bf18      	it	ne
 8007386:	2001      	movne	r0, #1
 8007388:	b002      	add	sp, #8
 800738a:	4770      	bx	lr
 800738c:	4610      	mov	r0, r2
 800738e:	e7fb      	b.n	8007388 <__ascii_mbtowc+0x16>
 8007390:	f06f 0001 	mvn.w	r0, #1
 8007394:	e7f8      	b.n	8007388 <__ascii_mbtowc+0x16>

08007396 <__ascii_wctomb>:
 8007396:	b149      	cbz	r1, 80073ac <__ascii_wctomb+0x16>
 8007398:	2aff      	cmp	r2, #255	; 0xff
 800739a:	bf8b      	itete	hi
 800739c:	238a      	movhi	r3, #138	; 0x8a
 800739e:	700a      	strbls	r2, [r1, #0]
 80073a0:	6003      	strhi	r3, [r0, #0]
 80073a2:	2001      	movls	r0, #1
 80073a4:	bf88      	it	hi
 80073a6:	f04f 30ff 	movhi.w	r0, #4294967295
 80073aa:	4770      	bx	lr
 80073ac:	4608      	mov	r0, r1
 80073ae:	4770      	bx	lr

080073b0 <_init>:
 80073b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073b2:	bf00      	nop
 80073b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073b6:	bc08      	pop	{r3}
 80073b8:	469e      	mov	lr, r3
 80073ba:	4770      	bx	lr

080073bc <_fini>:
 80073bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073be:	bf00      	nop
 80073c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073c2:	bc08      	pop	{r3}
 80073c4:	469e      	mov	lr, r3
 80073c6:	4770      	bx	lr
