// Seed: 414657589
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wire id_3#(1)
);
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output wire id_2,
    output supply1 id_3,
    output tri id_4
    , id_23,
    input tri1 id_5,
    output logic id_6,
    input tri0 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input wand id_10,
    input wor id_11,
    input wire id_12,
    input wor id_13,
    input tri id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wire id_17
    , id_24,
    output wor id_18,
    input logic id_19,
    input supply0 id_20,
    input supply0 id_21
);
  always begin : LABEL_0
    id_24 = 1 == id_7;
    id_6 <= id_19;
  end
  module_0 modCall_1 (
      id_2,
      id_12,
      id_2,
      id_2
  );
  assign modCall_1.type_6 = 0;
endmodule
