#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 14 12:40:18 2021
# Process ID: 304
# Current directory: C:/Users/TDC/Vivado/Project_22/Project_22.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/TDC/Vivado/Project_22/Project_22.runs/synth_1/TOP.vds
# Journal file: C:/Users/TDC/Vivado/Project_22/Project_22.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 342.793 ; gain = 100.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/TOP.vhd:46]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter CW_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter CW_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DATAPATH_0' declared at 'C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/DATAPATH_0.vhd:34' bound to instance 'DATAPATH' of component 'DATAPATH_0' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/TOP.vhd:83]
INFO: [Synth 8-638] synthesizing module 'DATAPATH_0' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/DATAPATH_0.vhd:47]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter CW_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DATAPATH_0' (1#1) [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/DATAPATH_0.vhd:47]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'DISP7SEG_8ON' declared at 'C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG_8ON.vhd:34' bound to instance 'DISPLAY' of component 'DISP7SEG_8ON' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/TOP.vhd:97]
INFO: [Synth 8-638] synthesizing module 'DISP7SEG_8ON' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG_8ON.vhd:50]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'DISP7SEG' declared at 'C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG.vhd:34' bound to instance 'my_disp7seg' of component 'DISP7SEG' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG_8ON.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DISP7SEG' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DISP7SEG' (2#1) [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG.vhd:41]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_N_bits' declared at 'C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/COUNTER_N_bits.vhd:34' bound to instance 'my_counter_n_bits' of component 'COUNTER_N_bits' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG_8ON.vhd:96]
INFO: [Synth 8-638] synthesizing module 'COUNTER_N_bits' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/COUNTER_N_bits.vhd:42]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COUNTER_N_bits' (3#1) [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/COUNTER_N_bits.vhd:42]
	Parameter END_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'CE_N_Hz' declared at 'C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/CE_N_Hz.vhd:33' bound to instance 'my_ce_n_hz' of component 'CE_N_Hz' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG_8ON.vhd:107]
INFO: [Synth 8-638] synthesizing module 'CE_N_Hz' [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/CE_N_Hz.vhd:40]
	Parameter END_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CE_N_Hz' (4#1) [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/CE_N_Hz.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG_8ON.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'DISP7SEG_8ON' (5#1) [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/imports/new/DISP7SEG_8ON.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'TOP' (6#1) [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/TOP.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 398.215 ; gain = 156.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 398.215 ; gain = 156.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 398.215 ; gain = 156.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 729.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 729.945 ; gain = 487.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 729.945 ; gain = 487.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 729.945 ; gain = 487.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/TDC/Vivado/Project_22/Project_22.srcs/sources_1/new/DATAPATH_0.vhd:60]
INFO: [Synth 8-5544] ROM "FZ" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CLK_N_Hz_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 729.945 ; gain = 487.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DATAPATH_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module DISP7SEG 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module COUNTER_N_bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module CE_N_Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DISPLAY/my_ce_n_hz/CLK_N_Hz_o" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 729.945 ; gain = 487.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 737.512 ; gain = 495.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 749.156 ; gain = 506.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     4|
|4     |LUT3 |    17|
|5     |LUT4 |     3|
|6     |LUT5 |    12|
|7     |LUT6 |    17|
|8     |FDCE |    23|
|9     |IBUF |    11|
|10    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   105|
|2     |  DATAPATH            |DATAPATH_0     |    26|
|3     |  DISPLAY             |DISP7SEG_8ON   |    51|
|4     |    my_ce_n_hz        |CE_N_Hz        |    28|
|5     |    my_counter_n_bits |COUNTER_N_bits |    23|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 749.219 ; gain = 175.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 749.219 ; gain = 507.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 760.090 ; gain = 530.582
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TDC/Vivado/Project_22/Project_22.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 760.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 12:40:53 2021...
