#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000276f76e3f30 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000276f7767bb0_0 .net "PC", 31 0, v00000276f7718280_0;  1 drivers
v00000276f7768330_0 .var "clk", 0 0;
v00000276f7768510_0 .net "clkout", 0 0, L_00000276f77b11a0;  1 drivers
v00000276f7766cb0_0 .net "cycles_consumed", 31 0, v00000276f7765600_0;  1 drivers
v00000276f7767390_0 .var "rst", 0 0;
S_00000276f76e4250 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000276f76e3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000276f7702e10 .param/l "RType" 0 4 2, C4<000000>;
P_00000276f7702e48 .param/l "add" 0 4 5, C4<100000>;
P_00000276f7702e80 .param/l "addi" 0 4 8, C4<001000>;
P_00000276f7702eb8 .param/l "addu" 0 4 5, C4<100001>;
P_00000276f7702ef0 .param/l "and_" 0 4 5, C4<100100>;
P_00000276f7702f28 .param/l "andi" 0 4 8, C4<001100>;
P_00000276f7702f60 .param/l "beq" 0 4 10, C4<000100>;
P_00000276f7702f98 .param/l "bne" 0 4 10, C4<000101>;
P_00000276f7702fd0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_00000276f7703008 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000276f7703040 .param/l "j" 0 4 12, C4<000010>;
P_00000276f7703078 .param/l "jal" 0 4 12, C4<000011>;
P_00000276f77030b0 .param/l "jr" 0 4 6, C4<001000>;
P_00000276f77030e8 .param/l "lw" 0 4 8, C4<100011>;
P_00000276f7703120 .param/l "nor_" 0 4 5, C4<100111>;
P_00000276f7703158 .param/l "or_" 0 4 5, C4<100101>;
P_00000276f7703190 .param/l "ori" 0 4 8, C4<001101>;
P_00000276f77031c8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000276f7703200 .param/l "sll" 0 4 6, C4<000000>;
P_00000276f7703238 .param/l "slt" 0 4 5, C4<101010>;
P_00000276f7703270 .param/l "slti" 0 4 8, C4<101010>;
P_00000276f77032a8 .param/l "srl" 0 4 6, C4<000010>;
P_00000276f77032e0 .param/l "sub" 0 4 5, C4<100010>;
P_00000276f7703318 .param/l "subu" 0 4 5, C4<100011>;
P_00000276f7703350 .param/l "sw" 0 4 8, C4<101011>;
P_00000276f7703388 .param/l "xor_" 0 4 5, C4<100110>;
P_00000276f77033c0 .param/l "xori" 0 4 8, C4<001110>;
L_00000276f76c76d0 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b0cd0 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b1830 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b1a60 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b1280 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b1130 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b19f0 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b1980 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b11a0 .functor OR 1, v00000276f7768330_0, v00000276f76e8030_0, C4<0>, C4<0>;
L_00000276f77b0f00 .functor OR 1, L_00000276f7767f70, L_00000276f7768a10, C4<0>, C4<0>;
L_00000276f77b1210 .functor AND 1, L_00000276f7767890, L_00000276f7767930, C4<1>, C4<1>;
L_00000276f77b16e0 .functor NOT 1, v00000276f7767390_0, C4<0>, C4<0>, C4<0>;
L_00000276f77b0e20 .functor OR 1, L_00000276f77c23d0, L_00000276f77c20b0, C4<0>, C4<0>;
L_00000276f77b0d40 .functor OR 1, L_00000276f77b0e20, L_00000276f77c35f0, C4<0>, C4<0>;
L_00000276f77b1360 .functor OR 1, L_00000276f77c1d90, L_00000276f77c37d0, C4<0>, C4<0>;
L_00000276f77b17c0 .functor AND 1, L_00000276f77c3730, L_00000276f77b1360, C4<1>, C4<1>;
L_00000276f77b1440 .functor OR 1, L_00000276f77c25b0, L_00000276f77c32d0, C4<0>, C4<0>;
L_00000276f77b1750 .functor AND 1, L_00000276f77c3870, L_00000276f77b1440, C4<1>, C4<1>;
L_00000276f77b14b0 .functor NOT 1, L_00000276f77b11a0, C4<0>, C4<0>, C4<0>;
v00000276f7718e60_0 .net "ALUOp", 3 0, v00000276f76e8850_0;  1 drivers
v00000276f7718460_0 .net "ALUResult", 31 0, v00000276f77621a0_0;  1 drivers
v00000276f7717600_0 .net "ALUSrc", 0 0, v00000276f76e7a90_0;  1 drivers
v00000276f7718f00_0 .net "ALUin2", 31 0, L_00000276f77c2470;  1 drivers
v00000276f7719360_0 .net "MemReadEn", 0 0, v00000276f76e7e50_0;  1 drivers
v00000276f7718d20_0 .net "MemWriteEn", 0 0, v00000276f76e8ad0_0;  1 drivers
v00000276f7718960_0 .net "MemtoReg", 0 0, v00000276f76e73b0_0;  1 drivers
v00000276f7718be0_0 .net "PC", 31 0, v00000276f7718280_0;  alias, 1 drivers
v00000276f77180a0_0 .net "PCPlus1", 31 0, L_00000276f7768970;  1 drivers
v00000276f77190e0_0 .net "PCsrc", 1 0, v00000276f7761340_0;  1 drivers
v00000276f77177e0_0 .net "RegDst", 0 0, v00000276f76e8490_0;  1 drivers
v00000276f7717880_0 .net "RegWriteEn", 0 0, v00000276f76e85d0_0;  1 drivers
v00000276f7719040_0 .net "WriteRegister", 4 0, L_00000276f77c3410;  1 drivers
v00000276f7718640_0 .net *"_ivl_0", 0 0, L_00000276f76c76d0;  1 drivers
L_00000276f7768cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000276f7718320_0 .net/2u *"_ivl_10", 4 0, L_00000276f7768cc0;  1 drivers
L_00000276f77690b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f77183c0_0 .net *"_ivl_101", 15 0, L_00000276f77690b0;  1 drivers
v00000276f7717ce0_0 .net *"_ivl_102", 31 0, L_00000276f7767430;  1 drivers
L_00000276f77690f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7717b00_0 .net *"_ivl_105", 25 0, L_00000276f77690f8;  1 drivers
L_00000276f7769140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7718500_0 .net/2u *"_ivl_106", 31 0, L_00000276f7769140;  1 drivers
v00000276f77185a0_0 .net *"_ivl_108", 0 0, L_00000276f7767890;  1 drivers
L_00000276f7769188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000276f7718b40_0 .net/2u *"_ivl_110", 5 0, L_00000276f7769188;  1 drivers
v00000276f7718dc0_0 .net *"_ivl_112", 0 0, L_00000276f7767930;  1 drivers
v00000276f77174c0_0 .net *"_ivl_115", 0 0, L_00000276f77b1210;  1 drivers
v00000276f7717560_0 .net *"_ivl_116", 47 0, L_00000276f7768470;  1 drivers
L_00000276f77691d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7718fa0_0 .net *"_ivl_119", 15 0, L_00000276f77691d0;  1 drivers
L_00000276f7768d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000276f7717920_0 .net/2u *"_ivl_12", 5 0, L_00000276f7768d08;  1 drivers
v00000276f7717ba0_0 .net *"_ivl_120", 47 0, L_00000276f77679d0;  1 drivers
L_00000276f7769218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7719180_0 .net *"_ivl_123", 15 0, L_00000276f7769218;  1 drivers
v00000276f7718c80_0 .net *"_ivl_125", 0 0, L_00000276f7768ab0;  1 drivers
v00000276f7719220_0 .net *"_ivl_126", 31 0, L_00000276f7768b50;  1 drivers
v00000276f7718000_0 .net *"_ivl_128", 47 0, L_00000276f7766df0;  1 drivers
v00000276f77176a0_0 .net *"_ivl_130", 47 0, L_00000276f7767070;  1 drivers
v00000276f7718780_0 .net *"_ivl_132", 47 0, L_00000276f7767110;  1 drivers
v00000276f7718140_0 .net *"_ivl_134", 47 0, L_00000276f7767250;  1 drivers
L_00000276f7769260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000276f77181e0_0 .net/2u *"_ivl_138", 1 0, L_00000276f7769260;  1 drivers
v00000276f7718820_0 .net *"_ivl_14", 0 0, L_00000276f77677f0;  1 drivers
v00000276f7717e20_0 .net *"_ivl_140", 0 0, L_00000276f7767610;  1 drivers
L_00000276f77692a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000276f77192c0_0 .net/2u *"_ivl_142", 1 0, L_00000276f77692a8;  1 drivers
v00000276f7717740_0 .net *"_ivl_144", 0 0, L_00000276f7767a70;  1 drivers
L_00000276f77692f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000276f7717ec0_0 .net/2u *"_ivl_146", 1 0, L_00000276f77692f0;  1 drivers
v00000276f7717c40_0 .net *"_ivl_148", 0 0, L_00000276f77c3370;  1 drivers
L_00000276f7769338 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000276f7717f60_0 .net/2u *"_ivl_150", 31 0, L_00000276f7769338;  1 drivers
L_00000276f7769380 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000276f77188c0_0 .net/2u *"_ivl_152", 31 0, L_00000276f7769380;  1 drivers
v00000276f7718a00_0 .net *"_ivl_154", 31 0, L_00000276f77c2970;  1 drivers
v00000276f7718aa0_0 .net *"_ivl_156", 31 0, L_00000276f77c2830;  1 drivers
L_00000276f7768d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000276f7762c90_0 .net/2u *"_ivl_16", 4 0, L_00000276f7768d50;  1 drivers
v00000276f77630f0_0 .net *"_ivl_160", 0 0, L_00000276f77b16e0;  1 drivers
L_00000276f7769410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7764a90_0 .net/2u *"_ivl_162", 31 0, L_00000276f7769410;  1 drivers
L_00000276f77694e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000276f7763ff0_0 .net/2u *"_ivl_166", 5 0, L_00000276f77694e8;  1 drivers
v00000276f7764950_0 .net *"_ivl_168", 0 0, L_00000276f77c23d0;  1 drivers
L_00000276f7769530 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000276f7764810_0 .net/2u *"_ivl_170", 5 0, L_00000276f7769530;  1 drivers
v00000276f7763f50_0 .net *"_ivl_172", 0 0, L_00000276f77c20b0;  1 drivers
v00000276f77644f0_0 .net *"_ivl_175", 0 0, L_00000276f77b0e20;  1 drivers
L_00000276f7769578 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000276f77635f0_0 .net/2u *"_ivl_176", 5 0, L_00000276f7769578;  1 drivers
v00000276f7762d30_0 .net *"_ivl_178", 0 0, L_00000276f77c35f0;  1 drivers
v00000276f77641d0_0 .net *"_ivl_181", 0 0, L_00000276f77b0d40;  1 drivers
L_00000276f77695c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7763a50_0 .net/2u *"_ivl_182", 15 0, L_00000276f77695c0;  1 drivers
v00000276f7763370_0 .net *"_ivl_184", 31 0, L_00000276f77c1f70;  1 drivers
v00000276f7763910_0 .net *"_ivl_187", 0 0, L_00000276f77c1e30;  1 drivers
v00000276f7762dd0_0 .net *"_ivl_188", 15 0, L_00000276f77c2bf0;  1 drivers
v00000276f7762e70_0 .net *"_ivl_19", 4 0, L_00000276f77671b0;  1 drivers
v00000276f77643b0_0 .net *"_ivl_190", 31 0, L_00000276f77c3550;  1 drivers
v00000276f7763870_0 .net *"_ivl_194", 31 0, L_00000276f77c28d0;  1 drivers
L_00000276f7769608 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7763410_0 .net *"_ivl_197", 25 0, L_00000276f7769608;  1 drivers
L_00000276f7769650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7763730_0 .net/2u *"_ivl_198", 31 0, L_00000276f7769650;  1 drivers
L_00000276f7768c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000276f7764090_0 .net/2u *"_ivl_2", 5 0, L_00000276f7768c78;  1 drivers
v00000276f7764130_0 .net *"_ivl_20", 4 0, L_00000276f7766d50;  1 drivers
v00000276f7763b90_0 .net *"_ivl_200", 0 0, L_00000276f77c3730;  1 drivers
L_00000276f7769698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000276f7764b30_0 .net/2u *"_ivl_202", 5 0, L_00000276f7769698;  1 drivers
v00000276f7762f10_0 .net *"_ivl_204", 0 0, L_00000276f77c1d90;  1 drivers
L_00000276f77696e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000276f77646d0_0 .net/2u *"_ivl_206", 5 0, L_00000276f77696e0;  1 drivers
v00000276f77632d0_0 .net *"_ivl_208", 0 0, L_00000276f77c37d0;  1 drivers
v00000276f7763c30_0 .net *"_ivl_211", 0 0, L_00000276f77b1360;  1 drivers
v00000276f77649f0_0 .net *"_ivl_213", 0 0, L_00000276f77b17c0;  1 drivers
L_00000276f7769728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000276f7764630_0 .net/2u *"_ivl_214", 5 0, L_00000276f7769728;  1 drivers
v00000276f7764770_0 .net *"_ivl_216", 0 0, L_00000276f77c2510;  1 drivers
L_00000276f7769770 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000276f7763050_0 .net/2u *"_ivl_218", 31 0, L_00000276f7769770;  1 drivers
v00000276f7764270_0 .net *"_ivl_220", 31 0, L_00000276f77c2330;  1 drivers
v00000276f77648b0_0 .net *"_ivl_224", 31 0, L_00000276f77c2150;  1 drivers
L_00000276f77697b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7762fb0_0 .net *"_ivl_227", 25 0, L_00000276f77697b8;  1 drivers
L_00000276f7769800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f77639b0_0 .net/2u *"_ivl_228", 31 0, L_00000276f7769800;  1 drivers
v00000276f7763190_0 .net *"_ivl_230", 0 0, L_00000276f77c3870;  1 drivers
L_00000276f7769848 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000276f7764310_0 .net/2u *"_ivl_232", 5 0, L_00000276f7769848;  1 drivers
v00000276f7763550_0 .net *"_ivl_234", 0 0, L_00000276f77c25b0;  1 drivers
L_00000276f7769890 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000276f77634b0_0 .net/2u *"_ivl_236", 5 0, L_00000276f7769890;  1 drivers
v00000276f7763690_0 .net *"_ivl_238", 0 0, L_00000276f77c32d0;  1 drivers
v00000276f7764450_0 .net *"_ivl_24", 0 0, L_00000276f77b1830;  1 drivers
v00000276f7763cd0_0 .net *"_ivl_241", 0 0, L_00000276f77b1440;  1 drivers
v00000276f7763af0_0 .net *"_ivl_243", 0 0, L_00000276f77b1750;  1 drivers
L_00000276f77698d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000276f7764590_0 .net/2u *"_ivl_244", 5 0, L_00000276f77698d8;  1 drivers
v00000276f77637d0_0 .net *"_ivl_246", 0 0, L_00000276f77c1cf0;  1 drivers
v00000276f7763d70_0 .net *"_ivl_248", 31 0, L_00000276f77c26f0;  1 drivers
L_00000276f7768d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000276f7763230_0 .net/2u *"_ivl_26", 4 0, L_00000276f7768d98;  1 drivers
v00000276f7763e10_0 .net *"_ivl_29", 4 0, L_00000276f7768830;  1 drivers
v00000276f7763eb0_0 .net *"_ivl_32", 0 0, L_00000276f77b1a60;  1 drivers
L_00000276f7768de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000276f7765420_0 .net/2u *"_ivl_34", 4 0, L_00000276f7768de0;  1 drivers
v00000276f7766640_0 .net *"_ivl_37", 4 0, L_00000276f7768790;  1 drivers
v00000276f7764d40_0 .net *"_ivl_40", 0 0, L_00000276f77b1280;  1 drivers
L_00000276f7768e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7766320_0 .net/2u *"_ivl_42", 15 0, L_00000276f7768e28;  1 drivers
v00000276f7765ba0_0 .net *"_ivl_45", 15 0, L_00000276f7767570;  1 drivers
v00000276f7766b40_0 .net *"_ivl_48", 0 0, L_00000276f77b1130;  1 drivers
v00000276f7766500_0 .net *"_ivl_5", 5 0, L_00000276f7766f30;  1 drivers
L_00000276f7768e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f77652e0_0 .net/2u *"_ivl_50", 36 0, L_00000276f7768e70;  1 drivers
L_00000276f7768eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7765740_0 .net/2u *"_ivl_52", 31 0, L_00000276f7768eb8;  1 drivers
v00000276f7764de0_0 .net *"_ivl_55", 4 0, L_00000276f7767d90;  1 drivers
v00000276f77654c0_0 .net *"_ivl_56", 36 0, L_00000276f77680b0;  1 drivers
v00000276f7765d80_0 .net *"_ivl_58", 36 0, L_00000276f7767c50;  1 drivers
v00000276f7766820_0 .net *"_ivl_62", 0 0, L_00000276f77b19f0;  1 drivers
L_00000276f7768f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000276f7765e20_0 .net/2u *"_ivl_64", 5 0, L_00000276f7768f00;  1 drivers
v00000276f7765a60_0 .net *"_ivl_67", 5 0, L_00000276f7768290;  1 drivers
v00000276f7765b00_0 .net *"_ivl_70", 0 0, L_00000276f77b1980;  1 drivers
L_00000276f7768f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7765560_0 .net/2u *"_ivl_72", 57 0, L_00000276f7768f48;  1 drivers
L_00000276f7768f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f7765c40_0 .net/2u *"_ivl_74", 31 0, L_00000276f7768f90;  1 drivers
v00000276f7766780_0 .net *"_ivl_77", 25 0, L_00000276f7767ed0;  1 drivers
v00000276f7765ce0_0 .net *"_ivl_78", 57 0, L_00000276f7767e30;  1 drivers
v00000276f77663c0_0 .net *"_ivl_8", 0 0, L_00000276f77b0cd0;  1 drivers
v00000276f77665a0_0 .net *"_ivl_80", 57 0, L_00000276f77672f0;  1 drivers
L_00000276f7768fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000276f7765ec0_0 .net/2u *"_ivl_84", 31 0, L_00000276f7768fd8;  1 drivers
L_00000276f7769020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000276f7765060_0 .net/2u *"_ivl_88", 5 0, L_00000276f7769020;  1 drivers
v00000276f7765f60_0 .net *"_ivl_90", 0 0, L_00000276f7767f70;  1 drivers
L_00000276f7769068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000276f77659c0_0 .net/2u *"_ivl_92", 5 0, L_00000276f7769068;  1 drivers
v00000276f7766000_0 .net *"_ivl_94", 0 0, L_00000276f7768a10;  1 drivers
v00000276f7764f20_0 .net *"_ivl_97", 0 0, L_00000276f77b0f00;  1 drivers
v00000276f77660a0_0 .net *"_ivl_98", 47 0, L_00000276f7768150;  1 drivers
v00000276f77657e0_0 .net "adderResult", 31 0, L_00000276f77674d0;  1 drivers
v00000276f7764fc0_0 .net "address", 31 0, L_00000276f77688d0;  1 drivers
v00000276f7765380_0 .net "clk", 0 0, L_00000276f77b11a0;  alias, 1 drivers
v00000276f7765600_0 .var "cycles_consumed", 31 0;
o00000276f7721048 .functor BUFZ 1, C4<z>; HiZ drive
v00000276f77666e0_0 .net "excep_flag", 0 0, o00000276f7721048;  0 drivers
v00000276f7766140_0 .net "extImm", 31 0, L_00000276f77c34b0;  1 drivers
v00000276f7764e80_0 .net "funct", 5 0, L_00000276f7766fd0;  1 drivers
v00000276f7764ca0_0 .net "hlt", 0 0, v00000276f76e8030_0;  1 drivers
v00000276f77661e0_0 .net "imm", 15 0, L_00000276f77681f0;  1 drivers
v00000276f7766aa0_0 .net "immediate", 31 0, L_00000276f77c2b50;  1 drivers
v00000276f77651a0_0 .net "input_clk", 0 0, v00000276f7768330_0;  1 drivers
v00000276f77656a0_0 .net "instruction", 31 0, L_00000276f77c2f10;  1 drivers
v00000276f7766280_0 .net "memoryReadData", 31 0, v00000276f7761980_0;  1 drivers
v00000276f7765100_0 .net "nextPC", 31 0, L_00000276f77c3b90;  1 drivers
v00000276f7766460_0 .net "opcode", 5 0, L_00000276f7767750;  1 drivers
v00000276f77668c0_0 .net "rd", 4 0, L_00000276f77685b0;  1 drivers
v00000276f7765880_0 .net "readData1", 31 0, L_00000276f77b0db0;  1 drivers
v00000276f7765920_0 .net "readData1_w", 31 0, L_00000276f77c39b0;  1 drivers
v00000276f7765240_0 .net "readData2", 31 0, L_00000276f77b12f0;  1 drivers
v00000276f7766960_0 .net "rs", 4 0, L_00000276f7767b10;  1 drivers
v00000276f7766a00_0 .net "rst", 0 0, v00000276f7767390_0;  1 drivers
v00000276f7768650_0 .net "rt", 4 0, L_00000276f77683d0;  1 drivers
v00000276f7766e90_0 .net "shamt", 31 0, L_00000276f7768010;  1 drivers
v00000276f77686f0_0 .net "wire_instruction", 31 0, L_00000276f77b18a0;  1 drivers
v00000276f77676b0_0 .net "writeData", 31 0, L_00000276f77c3a50;  1 drivers
v00000276f7767cf0_0 .net "zero", 0 0, L_00000276f77c21f0;  1 drivers
L_00000276f7766f30 .part L_00000276f77c2f10, 26, 6;
L_00000276f7767750 .functor MUXZ 6, L_00000276f7766f30, L_00000276f7768c78, L_00000276f76c76d0, C4<>;
L_00000276f77677f0 .cmp/eq 6, L_00000276f7767750, L_00000276f7768d08;
L_00000276f77671b0 .part L_00000276f77c2f10, 11, 5;
L_00000276f7766d50 .functor MUXZ 5, L_00000276f77671b0, L_00000276f7768d50, L_00000276f77677f0, C4<>;
L_00000276f77685b0 .functor MUXZ 5, L_00000276f7766d50, L_00000276f7768cc0, L_00000276f77b0cd0, C4<>;
L_00000276f7768830 .part L_00000276f77c2f10, 21, 5;
L_00000276f7767b10 .functor MUXZ 5, L_00000276f7768830, L_00000276f7768d98, L_00000276f77b1830, C4<>;
L_00000276f7768790 .part L_00000276f77c2f10, 16, 5;
L_00000276f77683d0 .functor MUXZ 5, L_00000276f7768790, L_00000276f7768de0, L_00000276f77b1a60, C4<>;
L_00000276f7767570 .part L_00000276f77c2f10, 0, 16;
L_00000276f77681f0 .functor MUXZ 16, L_00000276f7767570, L_00000276f7768e28, L_00000276f77b1280, C4<>;
L_00000276f7767d90 .part L_00000276f77c2f10, 6, 5;
L_00000276f77680b0 .concat [ 5 32 0 0], L_00000276f7767d90, L_00000276f7768eb8;
L_00000276f7767c50 .functor MUXZ 37, L_00000276f77680b0, L_00000276f7768e70, L_00000276f77b1130, C4<>;
L_00000276f7768010 .part L_00000276f7767c50, 0, 32;
L_00000276f7768290 .part L_00000276f77c2f10, 0, 6;
L_00000276f7766fd0 .functor MUXZ 6, L_00000276f7768290, L_00000276f7768f00, L_00000276f77b19f0, C4<>;
L_00000276f7767ed0 .part L_00000276f77c2f10, 0, 26;
L_00000276f7767e30 .concat [ 26 32 0 0], L_00000276f7767ed0, L_00000276f7768f90;
L_00000276f77672f0 .functor MUXZ 58, L_00000276f7767e30, L_00000276f7768f48, L_00000276f77b1980, C4<>;
L_00000276f77688d0 .part L_00000276f77672f0, 0, 32;
L_00000276f7768970 .arith/sum 32, v00000276f7718280_0, L_00000276f7768fd8;
L_00000276f7767f70 .cmp/eq 6, L_00000276f7767750, L_00000276f7769020;
L_00000276f7768a10 .cmp/eq 6, L_00000276f7767750, L_00000276f7769068;
L_00000276f7768150 .concat [ 32 16 0 0], L_00000276f77688d0, L_00000276f77690b0;
L_00000276f7767430 .concat [ 6 26 0 0], L_00000276f7767750, L_00000276f77690f8;
L_00000276f7767890 .cmp/eq 32, L_00000276f7767430, L_00000276f7769140;
L_00000276f7767930 .cmp/eq 6, L_00000276f7766fd0, L_00000276f7769188;
L_00000276f7768470 .concat [ 32 16 0 0], L_00000276f77b0db0, L_00000276f77691d0;
L_00000276f77679d0 .concat [ 32 16 0 0], v00000276f7718280_0, L_00000276f7769218;
L_00000276f7768ab0 .part L_00000276f77681f0, 15, 1;
LS_00000276f7768b50_0_0 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_0_4 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_0_8 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_0_12 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_0_16 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_0_20 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_0_24 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_0_28 .concat [ 1 1 1 1], L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0, L_00000276f7768ab0;
LS_00000276f7768b50_1_0 .concat [ 4 4 4 4], LS_00000276f7768b50_0_0, LS_00000276f7768b50_0_4, LS_00000276f7768b50_0_8, LS_00000276f7768b50_0_12;
LS_00000276f7768b50_1_4 .concat [ 4 4 4 4], LS_00000276f7768b50_0_16, LS_00000276f7768b50_0_20, LS_00000276f7768b50_0_24, LS_00000276f7768b50_0_28;
L_00000276f7768b50 .concat [ 16 16 0 0], LS_00000276f7768b50_1_0, LS_00000276f7768b50_1_4;
L_00000276f7766df0 .concat [ 16 32 0 0], L_00000276f77681f0, L_00000276f7768b50;
L_00000276f7767070 .arith/sum 48, L_00000276f77679d0, L_00000276f7766df0;
L_00000276f7767110 .functor MUXZ 48, L_00000276f7767070, L_00000276f7768470, L_00000276f77b1210, C4<>;
L_00000276f7767250 .functor MUXZ 48, L_00000276f7767110, L_00000276f7768150, L_00000276f77b0f00, C4<>;
L_00000276f77674d0 .part L_00000276f7767250, 0, 32;
L_00000276f7767610 .cmp/eq 2, v00000276f7761340_0, L_00000276f7769260;
L_00000276f7767a70 .cmp/eq 2, v00000276f7761340_0, L_00000276f77692a8;
L_00000276f77c3370 .cmp/eq 2, v00000276f7761340_0, L_00000276f77692f0;
L_00000276f77c2970 .functor MUXZ 32, L_00000276f7769380, L_00000276f7769338, L_00000276f77c3370, C4<>;
L_00000276f77c2830 .functor MUXZ 32, L_00000276f77c2970, L_00000276f77674d0, L_00000276f7767a70, C4<>;
L_00000276f77c3b90 .functor MUXZ 32, L_00000276f77c2830, L_00000276f7768970, L_00000276f7767610, C4<>;
L_00000276f77c2f10 .functor MUXZ 32, L_00000276f77b18a0, L_00000276f7769410, L_00000276f77b16e0, C4<>;
L_00000276f77c23d0 .cmp/eq 6, L_00000276f7767750, L_00000276f77694e8;
L_00000276f77c20b0 .cmp/eq 6, L_00000276f7767750, L_00000276f7769530;
L_00000276f77c35f0 .cmp/eq 6, L_00000276f7767750, L_00000276f7769578;
L_00000276f77c1f70 .concat [ 16 16 0 0], L_00000276f77681f0, L_00000276f77695c0;
L_00000276f77c1e30 .part L_00000276f77681f0, 15, 1;
LS_00000276f77c2bf0_0_0 .concat [ 1 1 1 1], L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30;
LS_00000276f77c2bf0_0_4 .concat [ 1 1 1 1], L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30;
LS_00000276f77c2bf0_0_8 .concat [ 1 1 1 1], L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30;
LS_00000276f77c2bf0_0_12 .concat [ 1 1 1 1], L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30, L_00000276f77c1e30;
L_00000276f77c2bf0 .concat [ 4 4 4 4], LS_00000276f77c2bf0_0_0, LS_00000276f77c2bf0_0_4, LS_00000276f77c2bf0_0_8, LS_00000276f77c2bf0_0_12;
L_00000276f77c3550 .concat [ 16 16 0 0], L_00000276f77681f0, L_00000276f77c2bf0;
L_00000276f77c34b0 .functor MUXZ 32, L_00000276f77c3550, L_00000276f77c1f70, L_00000276f77b0d40, C4<>;
L_00000276f77c28d0 .concat [ 6 26 0 0], L_00000276f7767750, L_00000276f7769608;
L_00000276f77c3730 .cmp/eq 32, L_00000276f77c28d0, L_00000276f7769650;
L_00000276f77c1d90 .cmp/eq 6, L_00000276f7766fd0, L_00000276f7769698;
L_00000276f77c37d0 .cmp/eq 6, L_00000276f7766fd0, L_00000276f77696e0;
L_00000276f77c2510 .cmp/eq 6, L_00000276f7767750, L_00000276f7769728;
L_00000276f77c2330 .functor MUXZ 32, L_00000276f77c34b0, L_00000276f7769770, L_00000276f77c2510, C4<>;
L_00000276f77c2b50 .functor MUXZ 32, L_00000276f77c2330, L_00000276f7768010, L_00000276f77b17c0, C4<>;
L_00000276f77c2150 .concat [ 6 26 0 0], L_00000276f7767750, L_00000276f77697b8;
L_00000276f77c3870 .cmp/eq 32, L_00000276f77c2150, L_00000276f7769800;
L_00000276f77c25b0 .cmp/eq 6, L_00000276f7766fd0, L_00000276f7769848;
L_00000276f77c32d0 .cmp/eq 6, L_00000276f7766fd0, L_00000276f7769890;
L_00000276f77c1cf0 .cmp/eq 6, L_00000276f7767750, L_00000276f77698d8;
L_00000276f77c26f0 .functor MUXZ 32, L_00000276f77b0db0, v00000276f7718280_0, L_00000276f77c1cf0, C4<>;
L_00000276f77c39b0 .functor MUXZ 32, L_00000276f77c26f0, L_00000276f77b12f0, L_00000276f77b1750, C4<>;
S_00000276f76e43e0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000276f76fb180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000276f77b13d0 .functor NOT 1, v00000276f76e7a90_0, C4<0>, C4<0>, C4<0>;
v00000276f76e7ef0_0 .net *"_ivl_0", 0 0, L_00000276f77b13d0;  1 drivers
v00000276f76e8a30_0 .net "in1", 31 0, L_00000276f77b12f0;  alias, 1 drivers
v00000276f76e83f0_0 .net "in2", 31 0, L_00000276f77c2b50;  alias, 1 drivers
v00000276f76e7db0_0 .net "out", 31 0, L_00000276f77c2470;  alias, 1 drivers
v00000276f76e7f90_0 .net "s", 0 0, v00000276f76e7a90_0;  alias, 1 drivers
L_00000276f77c2470 .functor MUXZ 32, L_00000276f77c2b50, L_00000276f77b12f0, L_00000276f77b13d0, C4<>;
S_00000276f7684190 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000276f77580a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000276f77580d8 .param/l "add" 0 4 5, C4<100000>;
P_00000276f7758110 .param/l "addi" 0 4 8, C4<001000>;
P_00000276f7758148 .param/l "addu" 0 4 5, C4<100001>;
P_00000276f7758180 .param/l "and_" 0 4 5, C4<100100>;
P_00000276f77581b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000276f77581f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000276f7758228 .param/l "bne" 0 4 10, C4<000101>;
P_00000276f7758260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000276f7758298 .param/l "j" 0 4 12, C4<000010>;
P_00000276f77582d0 .param/l "jal" 0 4 12, C4<000011>;
P_00000276f7758308 .param/l "jr" 0 4 6, C4<001000>;
P_00000276f7758340 .param/l "lw" 0 4 8, C4<100011>;
P_00000276f7758378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000276f77583b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000276f77583e8 .param/l "ori" 0 4 8, C4<001101>;
P_00000276f7758420 .param/l "sgt" 0 4 6, C4<101011>;
P_00000276f7758458 .param/l "sll" 0 4 6, C4<000000>;
P_00000276f7758490 .param/l "slt" 0 4 5, C4<101010>;
P_00000276f77584c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000276f7758500 .param/l "srl" 0 4 6, C4<000010>;
P_00000276f7758538 .param/l "sub" 0 4 5, C4<100010>;
P_00000276f7758570 .param/l "subu" 0 4 5, C4<100011>;
P_00000276f77585a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000276f77585e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000276f7758618 .param/l "xori" 0 4 8, C4<001110>;
v00000276f76e8850_0 .var "ALUOp", 3 0;
v00000276f76e7a90_0 .var "ALUSrc", 0 0;
v00000276f76e7e50_0 .var "MemReadEn", 0 0;
v00000276f76e8ad0_0 .var "MemWriteEn", 0 0;
v00000276f76e73b0_0 .var "MemtoReg", 0 0;
v00000276f76e8490_0 .var "RegDst", 0 0;
v00000276f76e85d0_0 .var "RegWriteEn", 0 0;
v00000276f76e7bd0_0 .net "funct", 5 0, L_00000276f7766fd0;  alias, 1 drivers
v00000276f76e8030_0 .var "hlt", 0 0;
v00000276f76e7450_0 .net "opcode", 5 0, L_00000276f7767750;  alias, 1 drivers
v00000276f76e80d0_0 .net "rst", 0 0, v00000276f7767390_0;  alias, 1 drivers
E_00000276f76fbac0 .event anyedge, v00000276f76e80d0_0, v00000276f76e7450_0, v00000276f76e7bd0_0;
S_00000276f76843e0 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000276f76fb840 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000276f77b18a0 .functor BUFZ 32, L_00000276f77c2650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276f76e8170_0 .net "Data_Out", 31 0, L_00000276f77b18a0;  alias, 1 drivers
v00000276f76e7d10 .array "InstMem", 0 1023, 31 0;
v00000276f76e6ff0_0 .net *"_ivl_0", 31 0, L_00000276f77c2650;  1 drivers
v00000276f76e8210_0 .net *"_ivl_3", 9 0, L_00000276f77c1ed0;  1 drivers
v00000276f76e8670_0 .net *"_ivl_4", 11 0, L_00000276f77c2c90;  1 drivers
L_00000276f77693c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000276f76c6560_0 .net *"_ivl_7", 1 0, L_00000276f77693c8;  1 drivers
v00000276f76c6600_0 .net "addr", 31 0, v00000276f7718280_0;  alias, 1 drivers
v00000276f7760c60_0 .var/i "i", 31 0;
L_00000276f77c2650 .array/port v00000276f76e7d10, L_00000276f77c2c90;
L_00000276f77c1ed0 .part v00000276f7718280_0, 0, 10;
L_00000276f77c2c90 .concat [ 10 2 0 0], L_00000276f77c1ed0, L_00000276f77693c8;
S_00000276f76329c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000276f77b0db0 .functor BUFZ 32, L_00000276f77c2ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276f77b12f0 .functor BUFZ 32, L_00000276f77c3190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276f7760b20_0 .net *"_ivl_0", 31 0, L_00000276f77c2ab0;  1 drivers
v00000276f7761d40_0 .net *"_ivl_10", 6 0, L_00000276f77c2010;  1 drivers
L_00000276f77694a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000276f7760760_0 .net *"_ivl_13", 1 0, L_00000276f77694a0;  1 drivers
v00000276f7761de0_0 .net *"_ivl_2", 6 0, L_00000276f77c3690;  1 drivers
L_00000276f7769458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000276f7760d00_0 .net *"_ivl_5", 1 0, L_00000276f7769458;  1 drivers
v00000276f77622e0_0 .net *"_ivl_8", 31 0, L_00000276f77c3190;  1 drivers
v00000276f7760da0_0 .net "clk", 0 0, L_00000276f77b11a0;  alias, 1 drivers
v00000276f77618e0_0 .var/i "i", 31 0;
v00000276f7761200_0 .net "readData1", 31 0, L_00000276f77b0db0;  alias, 1 drivers
v00000276f77606c0_0 .net "readData2", 31 0, L_00000276f77b12f0;  alias, 1 drivers
v00000276f7762420_0 .net "readRegister1", 4 0, L_00000276f7767b10;  alias, 1 drivers
v00000276f7760800_0 .net "readRegister2", 4 0, L_00000276f77683d0;  alias, 1 drivers
v00000276f7762240 .array "registers", 31 0, 31 0;
v00000276f7761020_0 .net "rst", 0 0, v00000276f7767390_0;  alias, 1 drivers
v00000276f77608a0_0 .net "we", 0 0, v00000276f76e85d0_0;  alias, 1 drivers
v00000276f7762380_0 .net "writeData", 31 0, L_00000276f77c3a50;  alias, 1 drivers
v00000276f77610c0_0 .net "writeRegister", 4 0, L_00000276f77c3410;  alias, 1 drivers
E_00000276f76fb800/0 .event negedge, v00000276f76e80d0_0;
E_00000276f76fb800/1 .event posedge, v00000276f7760da0_0;
E_00000276f76fb800 .event/or E_00000276f76fb800/0, E_00000276f76fb800/1;
L_00000276f77c2ab0 .array/port v00000276f7762240, L_00000276f77c3690;
L_00000276f77c3690 .concat [ 5 2 0 0], L_00000276f7767b10, L_00000276f7769458;
L_00000276f77c3190 .array/port v00000276f7762240, L_00000276f77c2010;
L_00000276f77c2010 .concat [ 5 2 0 0], L_00000276f77683d0, L_00000276f77694a0;
S_00000276f7632b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000276f76329c0;
 .timescale 0 0;
v00000276f7761a20_0 .var/i "i", 31 0;
S_00000276f7681830 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000276f76fb9c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000276f77b1ad0 .functor NOT 1, v00000276f76e8490_0, C4<0>, C4<0>, C4<0>;
v00000276f7761e80_0 .net *"_ivl_0", 0 0, L_00000276f77b1ad0;  1 drivers
v00000276f7762060_0 .net "in1", 4 0, L_00000276f77683d0;  alias, 1 drivers
v00000276f7761480_0 .net "in2", 4 0, L_00000276f77685b0;  alias, 1 drivers
v00000276f7760940_0 .net "out", 4 0, L_00000276f77c3410;  alias, 1 drivers
v00000276f7761f20_0 .net "s", 0 0, v00000276f76e8490_0;  alias, 1 drivers
L_00000276f77c3410 .functor MUXZ 5, L_00000276f77685b0, L_00000276f77683d0, L_00000276f77b1ad0, C4<>;
S_00000276f76819c0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000276f76fbe00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000276f77b1b40 .functor NOT 1, v00000276f76e73b0_0, C4<0>, C4<0>, C4<0>;
v00000276f77612a0_0 .net *"_ivl_0", 0 0, L_00000276f77b1b40;  1 drivers
v00000276f7761fc0_0 .net "in1", 31 0, v00000276f77621a0_0;  alias, 1 drivers
v00000276f7760e40_0 .net "in2", 31 0, v00000276f7761980_0;  alias, 1 drivers
v00000276f7761160_0 .net "out", 31 0, L_00000276f77c3a50;  alias, 1 drivers
v00000276f7760ee0_0 .net "s", 0 0, v00000276f76e73b0_0;  alias, 1 drivers
L_00000276f77c3a50 .functor MUXZ 32, v00000276f7761980_0, v00000276f77621a0_0, L_00000276f77b1b40, C4<>;
S_00000276f766d9d0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000276f766db60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000276f766db98 .param/l "AND" 0 9 12, C4<0010>;
P_00000276f766dbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000276f766dc08 .param/l "OR" 0 9 12, C4<0011>;
P_00000276f766dc40 .param/l "SGT" 0 9 12, C4<0111>;
P_00000276f766dc78 .param/l "SLL" 0 9 12, C4<1000>;
P_00000276f766dcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000276f766dce8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000276f766dd20 .param/l "SUB" 0 9 12, C4<0001>;
P_00000276f766dd58 .param/l "XOR" 0 9 12, C4<0100>;
P_00000276f766dd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000276f766ddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000276f7769920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276f77615c0_0 .net/2u *"_ivl_0", 31 0, L_00000276f7769920;  1 drivers
v00000276f77609e0_0 .net "opSel", 3 0, v00000276f76e8850_0;  alias, 1 drivers
v00000276f7761b60_0 .net "operand1", 31 0, L_00000276f77c39b0;  alias, 1 drivers
v00000276f7760a80_0 .net "operand2", 31 0, L_00000276f77c2470;  alias, 1 drivers
v00000276f77621a0_0 .var "result", 31 0;
v00000276f77624c0_0 .net "zero", 0 0, L_00000276f77c21f0;  alias, 1 drivers
E_00000276f76fbd00 .event anyedge, v00000276f76e8850_0, v00000276f7761b60_0, v00000276f76e7db0_0;
L_00000276f77c21f0 .cmp/eq 32, v00000276f77621a0_0, L_00000276f7769920;
S_00000276f76b5ea0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000276f7762680 .param/l "RType" 0 4 2, C4<000000>;
P_00000276f77626b8 .param/l "add" 0 4 5, C4<100000>;
P_00000276f77626f0 .param/l "addi" 0 4 8, C4<001000>;
P_00000276f7762728 .param/l "addu" 0 4 5, C4<100001>;
P_00000276f7762760 .param/l "and_" 0 4 5, C4<100100>;
P_00000276f7762798 .param/l "andi" 0 4 8, C4<001100>;
P_00000276f77627d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000276f7762808 .param/l "bne" 0 4 10, C4<000101>;
P_00000276f7762840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000276f7762878 .param/l "j" 0 4 12, C4<000010>;
P_00000276f77628b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000276f77628e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000276f7762920 .param/l "lw" 0 4 8, C4<100011>;
P_00000276f7762958 .param/l "nor_" 0 4 5, C4<100111>;
P_00000276f7762990 .param/l "or_" 0 4 5, C4<100101>;
P_00000276f77629c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000276f7762a00 .param/l "sgt" 0 4 6, C4<101011>;
P_00000276f7762a38 .param/l "sll" 0 4 6, C4<000000>;
P_00000276f7762a70 .param/l "slt" 0 4 5, C4<101010>;
P_00000276f7762aa8 .param/l "slti" 0 4 8, C4<101010>;
P_00000276f7762ae0 .param/l "srl" 0 4 6, C4<000010>;
P_00000276f7762b18 .param/l "sub" 0 4 5, C4<100010>;
P_00000276f7762b50 .param/l "subu" 0 4 5, C4<100011>;
P_00000276f7762b88 .param/l "sw" 0 4 8, C4<101011>;
P_00000276f7762bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000276f7762bf8 .param/l "xori" 0 4 8, C4<001110>;
v00000276f7761340_0 .var "PCsrc", 1 0;
v00000276f7761520_0 .net "excep_flag", 0 0, o00000276f7721048;  alias, 0 drivers
v00000276f77613e0_0 .net "funct", 5 0, L_00000276f7766fd0;  alias, 1 drivers
v00000276f7761c00_0 .net "opcode", 5 0, L_00000276f7767750;  alias, 1 drivers
v00000276f7762100_0 .net "operand1", 31 0, L_00000276f77b0db0;  alias, 1 drivers
v00000276f7760bc0_0 .net "operand2", 31 0, L_00000276f77c2470;  alias, 1 drivers
v00000276f7760f80_0 .net "rst", 0 0, v00000276f7767390_0;  alias, 1 drivers
E_00000276f76fbe80/0 .event anyedge, v00000276f76e80d0_0, v00000276f7761520_0, v00000276f76e7450_0, v00000276f7761200_0;
E_00000276f76fbe80/1 .event anyedge, v00000276f76e7db0_0, v00000276f76e7bd0_0;
E_00000276f76fbe80 .event/or E_00000276f76fbe80/0, E_00000276f76fbe80/1;
S_00000276f76b6030 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000276f7761660 .array "DataMem", 0 1023, 31 0;
v00000276f7761700_0 .net "address", 31 0, v00000276f77621a0_0;  alias, 1 drivers
v00000276f77617a0_0 .net "clock", 0 0, L_00000276f77b14b0;  1 drivers
v00000276f7761840_0 .net "data", 31 0, L_00000276f77b12f0;  alias, 1 drivers
v00000276f7761ac0_0 .var/i "i", 31 0;
v00000276f7761980_0 .var "q", 31 0;
v00000276f7761ca0_0 .net "rden", 0 0, v00000276f76e7e50_0;  alias, 1 drivers
v00000276f7717a60_0 .net "wren", 0 0, v00000276f76e8ad0_0;  alias, 1 drivers
E_00000276f76fbd80 .event posedge, v00000276f77617a0_0;
S_00000276f769d4b0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000276f76e4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000276f76fb780 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000276f7717d80_0 .net "PCin", 31 0, L_00000276f77c3b90;  alias, 1 drivers
v00000276f7718280_0 .var "PCout", 31 0;
v00000276f77186e0_0 .net "clk", 0 0, L_00000276f77b11a0;  alias, 1 drivers
v00000276f77179c0_0 .net "rst", 0 0, v00000276f7767390_0;  alias, 1 drivers
    .scope S_00000276f76b5ea0;
T_0 ;
    %wait E_00000276f76fbe80;
    %load/vec4 v00000276f7760f80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000276f7761340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000276f7761520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000276f7761340_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000276f7761c00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000276f7762100_0;
    %load/vec4 v00000276f7760bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000276f7761c00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000276f7762100_0;
    %load/vec4 v00000276f7760bc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000276f7761c00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000276f7761c00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000276f7761c00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000276f77613e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000276f7761340_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000276f7761340_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000276f769d4b0;
T_1 ;
    %wait E_00000276f76fb800;
    %load/vec4 v00000276f77179c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000276f7718280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000276f7717d80_0;
    %assign/vec4 v00000276f7718280_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000276f76843e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276f7760c60_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000276f7760c60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000276f7760c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %load/vec4 v00000276f7760c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276f7760c60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f76e7d10, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000276f7684190;
T_3 ;
    %wait E_00000276f76fbac0;
    %load/vec4 v00000276f76e80d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000276f76e8030_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276f76e8ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276f76e73b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276f76e7e50_0, 0;
    %assign/vec4 v00000276f76e8490_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000276f76e8030_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000276f76e8850_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000276f76e7a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000276f76e85d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000276f76e8ad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000276f76e73b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000276f76e7e50_0, 0, 1;
    %store/vec4 v00000276f76e8490_0, 0, 1;
    %load/vec4 v00000276f76e7450_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e8030_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e8490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %load/vec4 v00000276f76e7bd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e8490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276f76e8490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e73b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276f76e7a90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000276f76e8850_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000276f76329c0;
T_4 ;
    %wait E_00000276f76fb800;
    %fork t_1, S_00000276f7632b50;
    %jmp t_0;
    .scope S_00000276f7632b50;
t_1 ;
    %load/vec4 v00000276f7761020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276f7761a20_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000276f7761a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000276f7761a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7762240, 0, 4;
    %load/vec4 v00000276f7761a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276f7761a20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000276f77608a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000276f7762380_0;
    %load/vec4 v00000276f77610c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7762240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7762240, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000276f76329c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000276f76329c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276f77618e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000276f77618e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000276f77618e0_0;
    %ix/getv/s 4, v00000276f77618e0_0;
    %load/vec4a v00000276f7762240, 4;
    %ix/getv/s 4, v00000276f77618e0_0;
    %load/vec4a v00000276f7762240, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000276f77618e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276f77618e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000276f766d9d0;
T_6 ;
    %wait E_00000276f76fbd00;
    %load/vec4 v00000276f77609e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000276f7761b60_0;
    %load/vec4 v00000276f7760a80_0;
    %add;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000276f7761b60_0;
    %load/vec4 v00000276f7760a80_0;
    %sub;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000276f7761b60_0;
    %load/vec4 v00000276f7760a80_0;
    %and;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000276f7761b60_0;
    %load/vec4 v00000276f7760a80_0;
    %or;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000276f7761b60_0;
    %load/vec4 v00000276f7760a80_0;
    %xor;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000276f7761b60_0;
    %load/vec4 v00000276f7760a80_0;
    %or;
    %inv;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000276f7761b60_0;
    %load/vec4 v00000276f7760a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000276f7760a80_0;
    %load/vec4 v00000276f7761b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000276f7761b60_0;
    %ix/getv 4, v00000276f7760a80_0;
    %shiftl 4;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000276f7761b60_0;
    %ix/getv 4, v00000276f7760a80_0;
    %shiftr 4;
    %assign/vec4 v00000276f77621a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000276f76b6030;
T_7 ;
    %wait E_00000276f76fbd80;
    %load/vec4 v00000276f7761ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000276f7761700_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000276f7761660, 4;
    %assign/vec4 v00000276f7761980_0, 0;
T_7.0 ;
    %load/vec4 v00000276f7717a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000276f7761840_0;
    %ix/getv 3, v00000276f7761700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000276f76b6030;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276f7761660, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000276f76b6030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276f7761ac0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000276f7761ac0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000276f7761ac0_0;
    %load/vec4a v00000276f7761660, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v00000276f7761ac0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000276f7761ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276f7761ac0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000276f76e4250;
T_10 ;
    %wait E_00000276f76fb800;
    %load/vec4 v00000276f7766a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000276f7765600_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000276f7765600_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000276f7765600_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000276f76e3f30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000276f7768330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000276f7767390_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000276f76e3f30;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000276f7768330_0;
    %inv;
    %assign/vec4 v00000276f7768330_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000276f76e3f30;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000276f7767390_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000276f7767390_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000276f7766cb0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
