
trigger periodic ADC conversions.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fa8  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08006064  08006064  00007064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800618c  0800618c  00008068  2**0
                  CONTENTS
  4 .ARM          00000008  0800618c  0800618c  0000718c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006194  08006194  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006194  08006194  00007194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006198  08006198  00007198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800619c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  20000068  08006204  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  08006204  00008320  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000133e1  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028a1  00000000  00000000  0001b471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  0001dd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d8a  00000000  00000000  0001ee70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001adff  00000000  00000000  0001fbfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000143cd  00000000  00000000  0003a9f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad01d  00000000  00000000  0004edc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fbde3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046a4  00000000  00000000  000fbe28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001004cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000068 	.word	0x20000068
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800604c 	.word	0x0800604c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000006c 	.word	0x2000006c
 8000100:	0800604c 	.word	0x0800604c

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)ptr,len,HAL_MAX_DELAY);  //If you need to use "printf" for displaying output
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	b29a      	uxth	r2, r3
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	4804      	ldr	r0, [pc, #16]	@ (8000658 <_write+0x28>)
 8000648:	f003 feee 	bl	8004428 <HAL_UART_Transmit>
	return len;													   //If you need to use 'Transmit', you don't need to have..
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	0018      	movs	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	b004      	add	sp, #16
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	20000134 	.word	0x20000134

0800065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000660:	f000 fbda 	bl	8000e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000664:	f000 f830 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000668:	f000 f9a2 	bl	80009b0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800066c:	f000 f88a 	bl	8000784 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000670:	f000 f8f4 	bl	800085c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000674:	f000 f94e 	bl	8000914 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_ADC_Start_IT(&hadc1);
//  HAL_TIM_Base_Start_IT(&htim2);

  // Calibrate ADC
  if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)
 8000678:	4b11      	ldr	r3, [pc, #68]	@ (80006c0 <main+0x64>)
 800067a:	0018      	movs	r0, r3
 800067c:	f001 fc5e 	bl	8001f3c <HAL_ADCEx_Calibration_Start>
 8000680:	1e03      	subs	r3, r0, #0
 8000682:	d001      	beq.n	8000688 <main+0x2c>
      Error_Handler();
 8000684:	f000 f9ec 	bl	8000a60 <Error_Handler>

  // Start ADC interrupt
  if (HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8000688:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <main+0x64>)
 800068a:	0018      	movs	r0, r3
 800068c:	f000 ff56 	bl	800153c <HAL_ADC_Start_IT>
 8000690:	1e03      	subs	r3, r0, #0
 8000692:	d001      	beq.n	8000698 <main+0x3c>
      Error_Handler();
 8000694:	f000 f9e4 	bl	8000a60 <Error_Handler>

  // Start Timer base
  if (HAL_TIM_Base_Start(&htim2) != HAL_OK)
 8000698:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <main+0x68>)
 800069a:	0018      	movs	r0, r3
 800069c:	f002 feac 	bl	80033f8 <HAL_TIM_Base_Start>
 80006a0:	1e03      	subs	r3, r0, #0
 80006a2:	d001      	beq.n	80006a8 <main+0x4c>
      Error_Handler();
 80006a4:	f000 f9dc 	bl	8000a60 <Error_Handler>

  // Start PWM (ต้อง channel เดียวกับที่ config)
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <main+0x68>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	0018      	movs	r0, r3
 80006ae:	f002 ff4f 	bl	8003550 <HAL_TIM_PWM_Start>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d002      	beq.n	80006bc <main+0x60>
      Error_Handler();
 80006b6:	f000 f9d3 	bl	8000a60 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	46c0      	nop			@ (mov r8, r8)
 80006be:	e7fd      	b.n	80006bc <main+0x60>
 80006c0:	20000084 	.word	0x20000084
 80006c4:	200000e8 	.word	0x200000e8

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b093      	sub	sp, #76	@ 0x4c
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	2410      	movs	r4, #16
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	0018      	movs	r0, r3
 80006d4:	2338      	movs	r3, #56	@ 0x38
 80006d6:	001a      	movs	r2, r3
 80006d8:	2100      	movs	r1, #0
 80006da:	f004 fe75 	bl	80053c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006de:	003b      	movs	r3, r7
 80006e0:	0018      	movs	r0, r3
 80006e2:	2310      	movs	r3, #16
 80006e4:	001a      	movs	r2, r3
 80006e6:	2100      	movs	r1, #0
 80006e8:	f004 fe6e 	bl	80053c8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ec:	2380      	movs	r3, #128	@ 0x80
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 ffb9 	bl	8002668 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	2202      	movs	r2, #2
 80006fa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fc:	193b      	adds	r3, r7, r4
 80006fe:	2280      	movs	r2, #128	@ 0x80
 8000700:	0052      	lsls	r2, r2, #1
 8000702:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000704:	0021      	movs	r1, r4
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2240      	movs	r2, #64	@ 0x40
 8000710:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2202      	movs	r2, #2
 8000716:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2202      	movs	r2, #2
 800071c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2200      	movs	r2, #0
 8000722:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2208      	movs	r2, #8
 8000728:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2280      	movs	r2, #128	@ 0x80
 800072e:	0292      	lsls	r2, r2, #10
 8000730:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000732:	187b      	adds	r3, r7, r1
 8000734:	2280      	movs	r2, #128	@ 0x80
 8000736:	0492      	lsls	r2, r2, #18
 8000738:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2280      	movs	r2, #128	@ 0x80
 800073e:	0592      	lsls	r2, r2, #22
 8000740:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000742:	187b      	adds	r3, r7, r1
 8000744:	0018      	movs	r0, r3
 8000746:	f001 ffdb 	bl	8002700 <HAL_RCC_OscConfig>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d001      	beq.n	8000752 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800074e:	f000 f987 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000752:	003b      	movs	r3, r7
 8000754:	2207      	movs	r2, #7
 8000756:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	003b      	movs	r3, r7
 800075a:	2202      	movs	r2, #2
 800075c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	003b      	movs	r3, r7
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000764:	003b      	movs	r3, r7
 8000766:	2200      	movs	r2, #0
 8000768:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076a:	003b      	movs	r3, r7
 800076c:	2102      	movs	r1, #2
 800076e:	0018      	movs	r0, r3
 8000770:	f002 fae0 	bl	8002d34 <HAL_RCC_ClockConfig>
 8000774:	1e03      	subs	r3, r0, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000778:	f000 f972 	bl	8000a60 <Error_Handler>
  }
}
 800077c:	46c0      	nop			@ (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	b013      	add	sp, #76	@ 0x4c
 8000782:	bd90      	pop	{r4, r7, pc}

08000784 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	0018      	movs	r0, r3
 800078e:	230c      	movs	r3, #12
 8000790:	001a      	movs	r2, r3
 8000792:	2100      	movs	r1, #0
 8000794:	f004 fe18 	bl	80053c8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000798:	4b2e      	ldr	r3, [pc, #184]	@ (8000854 <MX_ADC1_Init+0xd0>)
 800079a:	4a2f      	ldr	r2, [pc, #188]	@ (8000858 <MX_ADC1_Init+0xd4>)
 800079c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800079e:	4b2d      	ldr	r3, [pc, #180]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007a0:	2280      	movs	r2, #128	@ 0x80
 80007a2:	05d2      	lsls	r2, r2, #23
 80007a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007ac:	4b29      	ldr	r3, [pc, #164]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007b2:	4b28      	ldr	r3, [pc, #160]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007b8:	4b26      	ldr	r3, [pc, #152]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007ba:	2204      	movs	r2, #4
 80007bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007be:	4b25      	ldr	r3, [pc, #148]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80007c4:	4b23      	ldr	r3, [pc, #140]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007ca:	4b22      	ldr	r3, [pc, #136]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80007d0:	4b20      	ldr	r3, [pc, #128]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007d8:	2220      	movs	r2, #32
 80007da:	2100      	movs	r1, #0
 80007dc:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80007de:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007e0:	2290      	movs	r2, #144	@ 0x90
 80007e2:	00d2      	lsls	r2, r2, #3
 80007e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 80007e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007e8:	22c0      	movs	r2, #192	@ 0xc0
 80007ea:	0112      	lsls	r2, r2, #4
 80007ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007ee:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007f0:	222c      	movs	r2, #44	@ 0x2c
 80007f2:	2100      	movs	r1, #0
 80007f4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007f6:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80007fc:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <MX_ADC1_Init+0xd0>)
 80007fe:	2200      	movs	r2, #0
 8000800:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000802:	4b14      	ldr	r3, [pc, #80]	@ (8000854 <MX_ADC1_Init+0xd0>)
 8000804:	2200      	movs	r2, #0
 8000806:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000808:	4b12      	ldr	r3, [pc, #72]	@ (8000854 <MX_ADC1_Init+0xd0>)
 800080a:	223c      	movs	r2, #60	@ 0x3c
 800080c:	2100      	movs	r1, #0
 800080e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000810:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <MX_ADC1_Init+0xd0>)
 8000812:	2200      	movs	r2, #0
 8000814:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000816:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <MX_ADC1_Init+0xd0>)
 8000818:	0018      	movs	r0, r3
 800081a:	f000 fce7 	bl	80011ec <HAL_ADC_Init>
 800081e:	1e03      	subs	r3, r0, #0
 8000820:	d001      	beq.n	8000826 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8000822:	f000 f91d 	bl	8000a60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2201      	movs	r2, #1
 800082a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800082c:	1d3b      	adds	r3, r7, #4
 800082e:	2200      	movs	r2, #0
 8000830:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000838:	1d3a      	adds	r2, r7, #4
 800083a:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <MX_ADC1_Init+0xd0>)
 800083c:	0011      	movs	r1, r2
 800083e:	0018      	movs	r0, r3
 8000840:	f001 f828 	bl	8001894 <HAL_ADC_ConfigChannel>
 8000844:	1e03      	subs	r3, r0, #0
 8000846:	d001      	beq.n	800084c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000848:	f000 f90a 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800084c:	46c0      	nop			@ (mov r8, r8)
 800084e:	46bd      	mov	sp, r7
 8000850:	b004      	add	sp, #16
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20000084 	.word	0x20000084
 8000858:	40012400 	.word	0x40012400

0800085c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	@ 0x28
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000862:	231c      	movs	r3, #28
 8000864:	18fb      	adds	r3, r7, r3
 8000866:	0018      	movs	r0, r3
 8000868:	230c      	movs	r3, #12
 800086a:	001a      	movs	r2, r3
 800086c:	2100      	movs	r1, #0
 800086e:	f004 fdab 	bl	80053c8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000872:	003b      	movs	r3, r7
 8000874:	0018      	movs	r0, r3
 8000876:	231c      	movs	r3, #28
 8000878:	001a      	movs	r2, r3
 800087a:	2100      	movs	r1, #0
 800087c:	f004 fda4 	bl	80053c8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000880:	4b22      	ldr	r3, [pc, #136]	@ (800090c <MX_TIM2_Init+0xb0>)
 8000882:	2280      	movs	r2, #128	@ 0x80
 8000884:	05d2      	lsls	r2, r2, #23
 8000886:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 8000888:	4b20      	ldr	r3, [pc, #128]	@ (800090c <MX_TIM2_Init+0xb0>)
 800088a:	223f      	movs	r2, #63	@ 0x3f
 800088c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800088e:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <MX_TIM2_Init+0xb0>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3124;
 8000894:	4b1d      	ldr	r3, [pc, #116]	@ (800090c <MX_TIM2_Init+0xb0>)
 8000896:	4a1e      	ldr	r2, [pc, #120]	@ (8000910 <MX_TIM2_Init+0xb4>)
 8000898:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800089a:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <MX_TIM2_Init+0xb0>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a0:	4b1a      	ldr	r3, [pc, #104]	@ (800090c <MX_TIM2_Init+0xb0>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008a6:	4b19      	ldr	r3, [pc, #100]	@ (800090c <MX_TIM2_Init+0xb0>)
 80008a8:	0018      	movs	r0, r3
 80008aa:	f002 fdf9 	bl	80034a0 <HAL_TIM_PWM_Init>
 80008ae:	1e03      	subs	r3, r0, #0
 80008b0:	d001      	beq.n	80008b6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80008b2:	f000 f8d5 	bl	8000a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80008b6:	211c      	movs	r1, #28
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2220      	movs	r2, #32
 80008bc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008c4:	187a      	adds	r2, r7, r1
 80008c6:	4b11      	ldr	r3, [pc, #68]	@ (800090c <MX_TIM2_Init+0xb0>)
 80008c8:	0011      	movs	r1, r2
 80008ca:	0018      	movs	r0, r3
 80008cc:	f003 fcd0 	bl	8004270 <HAL_TIMEx_MasterConfigSynchronization>
 80008d0:	1e03      	subs	r3, r0, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80008d4:	f000 f8c4 	bl	8000a60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008d8:	003b      	movs	r3, r7
 80008da:	2260      	movs	r2, #96	@ 0x60
 80008dc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80008de:	003b      	movs	r3, r7
 80008e0:	2200      	movs	r2, #0
 80008e2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008e4:	003b      	movs	r3, r7
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ea:	003b      	movs	r3, r7
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008f0:	0039      	movs	r1, r7
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_TIM2_Init+0xb0>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	0018      	movs	r0, r3
 80008f8:	f003 f81c 	bl	8003934 <HAL_TIM_PWM_ConfigChannel>
 80008fc:	1e03      	subs	r3, r0, #0
 80008fe:	d001      	beq.n	8000904 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000900:	f000 f8ae 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000904:	46c0      	nop			@ (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	b00a      	add	sp, #40	@ 0x28
 800090a:	bd80      	pop	{r7, pc}
 800090c:	200000e8 	.word	0x200000e8
 8000910:	00000c34 	.word	0x00000c34

08000914 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000918:	4b23      	ldr	r3, [pc, #140]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 800091a:	4a24      	ldr	r2, [pc, #144]	@ (80009ac <MX_USART2_UART_Init+0x98>)
 800091c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800091e:	4b22      	ldr	r3, [pc, #136]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000920:	22e1      	movs	r2, #225	@ 0xe1
 8000922:	0252      	lsls	r2, r2, #9
 8000924:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b20      	ldr	r3, [pc, #128]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b1e      	ldr	r3, [pc, #120]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000932:	4b1d      	ldr	r3, [pc, #116]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b1b      	ldr	r3, [pc, #108]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b1a      	ldr	r3, [pc, #104]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b18      	ldr	r3, [pc, #96]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800094a:	4b17      	ldr	r3, [pc, #92]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 800094c:	2200      	movs	r2, #0
 800094e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000950:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000952:	2200      	movs	r2, #0
 8000954:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000956:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000958:	2200      	movs	r2, #0
 800095a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800095c:	4b12      	ldr	r3, [pc, #72]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 800095e:	0018      	movs	r0, r3
 8000960:	f003 fd0c 	bl	800437c <HAL_UART_Init>
 8000964:	1e03      	subs	r3, r0, #0
 8000966:	d001      	beq.n	800096c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000968:	f000 f87a 	bl	8000a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800096c:	4b0e      	ldr	r3, [pc, #56]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 800096e:	2100      	movs	r1, #0
 8000970:	0018      	movs	r0, r3
 8000972:	f004 fb29 	bl	8004fc8 <HAL_UARTEx_SetTxFifoThreshold>
 8000976:	1e03      	subs	r3, r0, #0
 8000978:	d001      	beq.n	800097e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800097a:	f000 f871 	bl	8000a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800097e:	4b0a      	ldr	r3, [pc, #40]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000980:	2100      	movs	r1, #0
 8000982:	0018      	movs	r0, r3
 8000984:	f004 fb60 	bl	8005048 <HAL_UARTEx_SetRxFifoThreshold>
 8000988:	1e03      	subs	r3, r0, #0
 800098a:	d001      	beq.n	8000990 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800098c:	f000 f868 	bl	8000a60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000990:	4b05      	ldr	r3, [pc, #20]	@ (80009a8 <MX_USART2_UART_Init+0x94>)
 8000992:	0018      	movs	r0, r3
 8000994:	f004 fade 	bl	8004f54 <HAL_UARTEx_DisableFifoMode>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d001      	beq.n	80009a0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800099c:	f000 f860 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a0:	46c0      	nop			@ (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	20000134 	.word	0x20000134
 80009ac:	40004400 	.word	0x40004400

080009b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b086      	sub	sp, #24
 80009b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	0018      	movs	r0, r3
 80009ba:	2314      	movs	r3, #20
 80009bc:	001a      	movs	r2, r3
 80009be:	2100      	movs	r1, #0
 80009c0:	f004 fd02 	bl	80053c8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_GPIO_Init+0x68>)
 80009c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009c8:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_GPIO_Init+0x68>)
 80009ca:	2101      	movs	r1, #1
 80009cc:	430a      	orrs	r2, r1
 80009ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_GPIO_Init+0x68>)
 80009d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009d4:	2201      	movs	r2, #1
 80009d6:	4013      	ands	r3, r2
 80009d8:	603b      	str	r3, [r7, #0]
 80009da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80009dc:	23a0      	movs	r3, #160	@ 0xa0
 80009de:	05db      	lsls	r3, r3, #23
 80009e0:	2200      	movs	r2, #0
 80009e2:	2120      	movs	r1, #32
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 fe07 	bl	80025f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	2220      	movs	r2, #32
 80009ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2201      	movs	r2, #1
 80009f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2202      	movs	r2, #2
 8000a00:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000a02:	1d3a      	adds	r2, r7, #4
 8000a04:	23a0      	movs	r3, #160	@ 0xa0
 8000a06:	05db      	lsls	r3, r3, #23
 8000a08:	0011      	movs	r1, r2
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f001 fc90 	bl	8002330 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b006      	add	sp, #24
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	40021000 	.word	0x40021000

08000a1c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  adc_val = HAL_ADC_GetValue(&hadc1);
 8000a24:	4b0b      	ldr	r3, [pc, #44]	@ (8000a54 <HAL_ADC_ConvCpltCallback+0x38>)
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 fe00 	bl	800162c <HAL_ADC_GetValue>
 8000a2c:	0002      	movs	r2, r0
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a58 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000a30:	601a      	str	r2, [r3, #0]
	// Toggle the Green LED
  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000a32:	23a0      	movs	r3, #160	@ 0xa0
 8000a34:	05db      	lsls	r3, r3, #23
 8000a36:	2120      	movs	r1, #32
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f001 fdfa 	bl	8002632 <HAL_GPIO_TogglePin>

  printf("interrupt ADC : %lu \r\n" , adc_val);
 8000a3e:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <HAL_ADC_ConvCpltCallback+0x40>)
 8000a44:	0011      	movs	r1, r2
 8000a46:	0018      	movs	r0, r3
 8000a48:	f004 fc62 	bl	8005310 <iprintf>
}
 8000a4c:	46c0      	nop			@ (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b002      	add	sp, #8
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000084 	.word	0x20000084
 8000a58:	200001c8 	.word	0x200001c8
 8000a5c:	08006064 	.word	0x08006064

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	46c0      	nop			@ (mov r8, r8)
 8000a6a:	e7fd      	b.n	8000a68 <Error_Handler+0x8>

08000a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a72:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a78:	2101      	movs	r1, #1
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a82:	2201      	movs	r2, #1
 8000a84:	4013      	ands	r3, r2
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8a:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a8e:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a90:	2180      	movs	r1, #128	@ 0x80
 8000a92:	0549      	lsls	r1, r1, #21
 8000a94:	430a      	orrs	r2, r1
 8000a96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a98:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a9c:	2380      	movs	r3, #128	@ 0x80
 8000a9e:	055b      	lsls	r3, r3, #21
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa6:	46c0      	nop			@ (mov r8, r8)
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	b002      	add	sp, #8
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	40021000 	.word	0x40021000

08000ab4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ab4:	b590      	push	{r4, r7, lr}
 8000ab6:	b08b      	sub	sp, #44	@ 0x2c
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	2414      	movs	r4, #20
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	2314      	movs	r3, #20
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	f004 fc7e 	bl	80053c8 <memset>
  if(hadc->Instance==ADC1)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a1c      	ldr	r2, [pc, #112]	@ (8000b44 <HAL_ADC_MspInit+0x90>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d131      	bne.n	8000b3a <HAL_ADC_MspInit+0x86>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b48 <HAL_ADC_MspInit+0x94>)
 8000ad8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ada:	4b1b      	ldr	r3, [pc, #108]	@ (8000b48 <HAL_ADC_MspInit+0x94>)
 8000adc:	2180      	movs	r1, #128	@ 0x80
 8000ade:	0349      	lsls	r1, r1, #13
 8000ae0:	430a      	orrs	r2, r1
 8000ae2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ae4:	4b18      	ldr	r3, [pc, #96]	@ (8000b48 <HAL_ADC_MspInit+0x94>)
 8000ae6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ae8:	2380      	movs	r3, #128	@ 0x80
 8000aea:	035b      	lsls	r3, r3, #13
 8000aec:	4013      	ands	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
 8000af0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af2:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <HAL_ADC_MspInit+0x94>)
 8000af4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000af6:	4b14      	ldr	r3, [pc, #80]	@ (8000b48 <HAL_ADC_MspInit+0x94>)
 8000af8:	2101      	movs	r1, #1
 8000afa:	430a      	orrs	r2, r1
 8000afc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000afe:	4b12      	ldr	r3, [pc, #72]	@ (8000b48 <HAL_ADC_MspInit+0x94>)
 8000b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b02:	2201      	movs	r2, #1
 8000b04:	4013      	ands	r3, r2
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b0a:	193b      	adds	r3, r7, r4
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b10:	193b      	adds	r3, r7, r4
 8000b12:	2203      	movs	r2, #3
 8000b14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	193b      	adds	r3, r7, r4
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1c:	193a      	adds	r2, r7, r4
 8000b1e:	23a0      	movs	r3, #160	@ 0xa0
 8000b20:	05db      	lsls	r3, r3, #23
 8000b22:	0011      	movs	r1, r2
 8000b24:	0018      	movs	r0, r3
 8000b26:	f001 fc03 	bl	8002330 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	200c      	movs	r0, #12
 8000b30:	f001 fbcc 	bl	80022cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8000b34:	200c      	movs	r0, #12
 8000b36:	f001 fbde 	bl	80022f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	b00b      	add	sp, #44	@ 0x2c
 8000b40:	bd90      	pop	{r4, r7, pc}
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	40012400 	.word	0x40012400
 8000b48:	40021000 	.word	0x40021000

08000b4c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	2380      	movs	r3, #128	@ 0x80
 8000b5a:	05db      	lsls	r3, r3, #23
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d113      	bne.n	8000b88 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b60:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <HAL_TIM_PWM_MspInit+0x44>)
 8000b62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <HAL_TIM_PWM_MspInit+0x44>)
 8000b66:	2101      	movs	r1, #1
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <HAL_TIM_PWM_MspInit+0x44>)
 8000b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b70:	2201      	movs	r2, #1
 8000b72:	4013      	ands	r3, r2
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	200f      	movs	r0, #15
 8000b7e:	f001 fba5 	bl	80022cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b82:	200f      	movs	r0, #15
 8000b84:	f001 fbb7 	bl	80022f6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000b88:	46c0      	nop			@ (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b004      	add	sp, #16
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40021000 	.word	0x40021000

08000b94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b94:	b590      	push	{r4, r7, lr}
 8000b96:	b097      	sub	sp, #92	@ 0x5c
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	2344      	movs	r3, #68	@ 0x44
 8000b9e:	18fb      	adds	r3, r7, r3
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	2314      	movs	r3, #20
 8000ba4:	001a      	movs	r2, r3
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	f004 fc0e 	bl	80053c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bac:	2410      	movs	r4, #16
 8000bae:	193b      	adds	r3, r7, r4
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	2334      	movs	r3, #52	@ 0x34
 8000bb4:	001a      	movs	r2, r3
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	f004 fc06 	bl	80053c8 <memset>
  if(huart->Instance==USART2)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a22      	ldr	r2, [pc, #136]	@ (8000c4c <HAL_UART_MspInit+0xb8>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d13e      	bne.n	8000c44 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bc6:	193b      	adds	r3, r7, r4
 8000bc8:	2202      	movs	r2, #2
 8000bca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bcc:	193b      	adds	r3, r7, r4
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bd2:	193b      	adds	r3, r7, r4
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f002 fa57 	bl	8003088 <HAL_RCCEx_PeriphCLKConfig>
 8000bda:	1e03      	subs	r3, r0, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000bde:	f7ff ff3f 	bl	8000a60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000be2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c50 <HAL_UART_MspInit+0xbc>)
 8000be4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000be6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c50 <HAL_UART_MspInit+0xbc>)
 8000be8:	2180      	movs	r1, #128	@ 0x80
 8000bea:	0289      	lsls	r1, r1, #10
 8000bec:	430a      	orrs	r2, r1
 8000bee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bf0:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <HAL_UART_MspInit+0xbc>)
 8000bf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bf4:	2380      	movs	r3, #128	@ 0x80
 8000bf6:	029b      	lsls	r3, r3, #10
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <HAL_UART_MspInit+0xbc>)
 8000c00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c02:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <HAL_UART_MspInit+0xbc>)
 8000c04:	2101      	movs	r1, #1
 8000c06:	430a      	orrs	r2, r1
 8000c08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <HAL_UART_MspInit+0xbc>)
 8000c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c0e:	2201      	movs	r2, #1
 8000c10:	4013      	ands	r3, r2
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000c16:	2144      	movs	r1, #68	@ 0x44
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2202      	movs	r2, #2
 8000c22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	2201      	movs	r2, #1
 8000c28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2201      	movs	r2, #1
 8000c34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c36:	187a      	adds	r2, r7, r1
 8000c38:	23a0      	movs	r3, #160	@ 0xa0
 8000c3a:	05db      	lsls	r3, r3, #23
 8000c3c:	0011      	movs	r1, r2
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f001 fb76 	bl	8002330 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b017      	add	sp, #92	@ 0x5c
 8000c4a:	bd90      	pop	{r4, r7, pc}
 8000c4c:	40004400 	.word	0x40004400
 8000c50:	40021000 	.word	0x40021000

08000c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c58:	46c0      	nop			@ (mov r8, r8)
 8000c5a:	e7fd      	b.n	8000c58 <NMI_Handler+0x4>

08000c5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c60:	46c0      	nop			@ (mov r8, r8)
 8000c62:	e7fd      	b.n	8000c60 <HardFault_Handler+0x4>

08000c64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c68:	46c0      	nop			@ (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c7c:	f000 f936 	bl	8000eec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
	...

08000c88 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 17 and 18).
  */
void ADC1_COMP_IRQHandler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000c8c:	4b03      	ldr	r3, [pc, #12]	@ (8000c9c <ADC1_COMP_IRQHandler+0x14>)
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f000 fcd8 	bl	8001644 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8000c94:	46c0      	nop			@ (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	20000084 	.word	0x20000084

08000ca0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ca4:	4b03      	ldr	r3, [pc, #12]	@ (8000cb4 <TIM2_IRQHandler+0x14>)
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f002 fd3c 	bl	8003724 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000cac:	46c0      	nop			@ (mov r8, r8)
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	200000e8 	.word	0x200000e8

08000cb8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	e00a      	b.n	8000ce0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cca:	e000      	b.n	8000cce <_read+0x16>
 8000ccc:	bf00      	nop
 8000cce:	0001      	movs	r1, r0
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	1c5a      	adds	r2, r3, #1
 8000cd4:	60ba      	str	r2, [r7, #8]
 8000cd6:	b2ca      	uxtb	r2, r1
 8000cd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
 8000ce0:	697a      	ldr	r2, [r7, #20]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	dbf0      	blt.n	8000cca <_read+0x12>
  }

  return len;
 8000ce8:	687b      	ldr	r3, [r7, #4]
}
 8000cea:	0018      	movs	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b006      	add	sp, #24
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b082      	sub	sp, #8
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	425b      	negs	r3, r3
}
 8000cfe:	0018      	movs	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b002      	add	sp, #8
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
 8000d0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	2280      	movs	r2, #128	@ 0x80
 8000d14:	0192      	lsls	r2, r2, #6
 8000d16:	605a      	str	r2, [r3, #4]
  return 0;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	b002      	add	sp, #8
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <_isatty>:

int _isatty(int file)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d2a:	2301      	movs	r3, #1
}
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	b002      	add	sp, #8
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	0018      	movs	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b004      	add	sp, #16
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d54:	4a14      	ldr	r2, [pc, #80]	@ (8000da8 <_sbrk+0x5c>)
 8000d56:	4b15      	ldr	r3, [pc, #84]	@ (8000dac <_sbrk+0x60>)
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d60:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <_sbrk+0x64>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d102      	bne.n	8000d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d68:	4b11      	ldr	r3, [pc, #68]	@ (8000db0 <_sbrk+0x64>)
 8000d6a:	4a12      	ldr	r2, [pc, #72]	@ (8000db4 <_sbrk+0x68>)
 8000d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6e:	4b10      	ldr	r3, [pc, #64]	@ (8000db0 <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	18d3      	adds	r3, r2, r3
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d207      	bcs.n	8000d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d7c:	f004 fb7a 	bl	8005474 <__errno>
 8000d80:	0003      	movs	r3, r0
 8000d82:	220c      	movs	r2, #12
 8000d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d86:	2301      	movs	r3, #1
 8000d88:	425b      	negs	r3, r3
 8000d8a:	e009      	b.n	8000da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d92:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	18d2      	adds	r2, r2, r3
 8000d9a:	4b05      	ldr	r3, [pc, #20]	@ (8000db0 <_sbrk+0x64>)
 8000d9c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
}
 8000da0:	0018      	movs	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b006      	add	sp, #24
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20009000 	.word	0x20009000
 8000dac:	00000400 	.word	0x00000400
 8000db0:	200001cc 	.word	0x200001cc
 8000db4:	20000320 	.word	0x20000320

08000db8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dbc:	46c0      	nop			@ (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dc4:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dc6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dc8:	f7ff fff6 	bl	8000db8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dcc:	480c      	ldr	r0, [pc, #48]	@ (8000e00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dce:	490d      	ldr	r1, [pc, #52]	@ (8000e04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e08 <LoopForever+0xe>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd4:	e002      	b.n	8000ddc <LoopCopyDataInit>

08000dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dda:	3304      	adds	r3, #4

08000ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de0:	d3f9      	bcc.n	8000dd6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de2:	4a0a      	ldr	r2, [pc, #40]	@ (8000e0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000de4:	4c0a      	ldr	r4, [pc, #40]	@ (8000e10 <LoopForever+0x16>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de8:	e001      	b.n	8000dee <LoopFillZerobss>

08000dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dec:	3204      	adds	r2, #4

08000dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df0:	d3fb      	bcc.n	8000dea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000df2:	f004 fb45 	bl	8005480 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000df6:	f7ff fc31 	bl	800065c <main>

08000dfa <LoopForever>:

LoopForever:
  b LoopForever
 8000dfa:	e7fe      	b.n	8000dfa <LoopForever>
  ldr   r0, =_estack
 8000dfc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e04:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e08:	0800619c 	.word	0x0800619c
  ldr r2, =_sbss
 8000e0c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e10:	20000320 	.word	0x20000320

08000e14 <CEC_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e14:	e7fe      	b.n	8000e14 <CEC_IRQHandler>
	...

08000e18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e24:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <HAL_Init+0x3c>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b0a      	ldr	r3, [pc, #40]	@ (8000e54 <HAL_Init+0x3c>)
 8000e2a:	2180      	movs	r1, #128	@ 0x80
 8000e2c:	0049      	lsls	r1, r1, #1
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e32:	2000      	movs	r0, #0
 8000e34:	f000 f810 	bl	8000e58 <HAL_InitTick>
 8000e38:	1e03      	subs	r3, r0, #0
 8000e3a:	d003      	beq.n	8000e44 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e3c:	1dfb      	adds	r3, r7, #7
 8000e3e:	2201      	movs	r2, #1
 8000e40:	701a      	strb	r2, [r3, #0]
 8000e42:	e001      	b.n	8000e48 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e44:	f7ff fe12 	bl	8000a6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e48:	1dfb      	adds	r3, r7, #7
 8000e4a:	781b      	ldrb	r3, [r3, #0]
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40022000 	.word	0x40022000

08000e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e60:	230f      	movs	r3, #15
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	2200      	movs	r2, #0
 8000e66:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e68:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee0 <HAL_InitTick+0x88>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d02b      	beq.n	8000ec8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e70:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee4 <HAL_InitTick+0x8c>)
 8000e72:	681c      	ldr	r4, [r3, #0]
 8000e74:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee0 <HAL_InitTick+0x88>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	0019      	movs	r1, r3
 8000e7a:	23fa      	movs	r3, #250	@ 0xfa
 8000e7c:	0098      	lsls	r0, r3, #2
 8000e7e:	f7ff f94b 	bl	8000118 <__udivsi3>
 8000e82:	0003      	movs	r3, r0
 8000e84:	0019      	movs	r1, r3
 8000e86:	0020      	movs	r0, r4
 8000e88:	f7ff f946 	bl	8000118 <__udivsi3>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f001 fa41 	bl	8002316 <HAL_SYSTICK_Config>
 8000e94:	1e03      	subs	r3, r0, #0
 8000e96:	d112      	bne.n	8000ebe <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d80a      	bhi.n	8000eb4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	425b      	negs	r3, r3
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f001 fa10 	bl	80022cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee8 <HAL_InitTick+0x90>)
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	e00d      	b.n	8000ed0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000eb4:	230f      	movs	r3, #15
 8000eb6:	18fb      	adds	r3, r7, r3
 8000eb8:	2201      	movs	r2, #1
 8000eba:	701a      	strb	r2, [r3, #0]
 8000ebc:	e008      	b.n	8000ed0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ebe:	230f      	movs	r3, #15
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
 8000ec6:	e003      	b.n	8000ed0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ec8:	230f      	movs	r3, #15
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ed0:	230f      	movs	r3, #15
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	781b      	ldrb	r3, [r3, #0]
}
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b005      	add	sp, #20
 8000edc:	bd90      	pop	{r4, r7, pc}
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	20000008 	.word	0x20000008
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	20000004 	.word	0x20000004

08000eec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	@ (8000f08 <HAL_IncTick+0x1c>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	001a      	movs	r2, r3
 8000ef6:	4b05      	ldr	r3, [pc, #20]	@ (8000f0c <HAL_IncTick+0x20>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	18d2      	adds	r2, r2, r3
 8000efc:	4b03      	ldr	r3, [pc, #12]	@ (8000f0c <HAL_IncTick+0x20>)
 8000efe:	601a      	str	r2, [r3, #0]
}
 8000f00:	46c0      	nop			@ (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	46c0      	nop			@ (mov r8, r8)
 8000f08:	20000008 	.word	0x20000008
 8000f0c:	200001d0 	.word	0x200001d0

08000f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  return uwTick;
 8000f14:	4b02      	ldr	r3, [pc, #8]	@ (8000f20 <HAL_GetTick+0x10>)
 8000f16:	681b      	ldr	r3, [r3, #0]
}
 8000f18:	0018      	movs	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			@ (mov r8, r8)
 8000f20:	200001d0 	.word	0x200001d0

08000f24 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a05      	ldr	r2, [pc, #20]	@ (8000f48 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000f34:	401a      	ands	r2, r3
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	431a      	orrs	r2, r3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	601a      	str	r2, [r3, #0]
}
 8000f3e:	46c0      	nop			@ (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b002      	add	sp, #8
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	46c0      	nop			@ (mov r8, r8)
 8000f48:	fe3fffff 	.word	0xfe3fffff

08000f4c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	23e0      	movs	r3, #224	@ 0xe0
 8000f5a:	045b      	lsls	r3, r3, #17
 8000f5c:	4013      	ands	r3, r2
}
 8000f5e:	0018      	movs	r0, r3
 8000f60:	46bd      	mov	sp, r7
 8000f62:	b002      	add	sp, #8
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	60f8      	str	r0, [r7, #12]
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	695b      	ldr	r3, [r3, #20]
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	2104      	movs	r1, #4
 8000f7a:	400a      	ands	r2, r1
 8000f7c:	2107      	movs	r1, #7
 8000f7e:	4091      	lsls	r1, r2
 8000f80:	000a      	movs	r2, r1
 8000f82:	43d2      	mvns	r2, r2
 8000f84:	401a      	ands	r2, r3
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	2104      	movs	r1, #4
 8000f8a:	400b      	ands	r3, r1
 8000f8c:	6879      	ldr	r1, [r7, #4]
 8000f8e:	4099      	lsls	r1, r3
 8000f90:	000b      	movs	r3, r1
 8000f92:	431a      	orrs	r2, r3
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000f98:	46c0      	nop			@ (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b004      	add	sp, #16
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	683a      	ldr	r2, [r7, #0]
 8000fb0:	2104      	movs	r1, #4
 8000fb2:	400a      	ands	r2, r1
 8000fb4:	2107      	movs	r1, #7
 8000fb6:	4091      	lsls	r1, r2
 8000fb8:	000a      	movs	r2, r1
 8000fba:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000fc2:	40da      	lsrs	r2, r3
 8000fc4:	0013      	movs	r3, r2
}
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b002      	add	sp, #8
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	68da      	ldr	r2, [r3, #12]
 8000fda:	23c0      	movs	r3, #192	@ 0xc0
 8000fdc:	011b      	lsls	r3, r3, #4
 8000fde:	4013      	ands	r3, r2
 8000fe0:	d101      	bne.n	8000fe6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e000      	b.n	8000fe8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	0018      	movs	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b002      	add	sp, #8
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001000:	68ba      	ldr	r2, [r7, #8]
 8001002:	211f      	movs	r1, #31
 8001004:	400a      	ands	r2, r1
 8001006:	210f      	movs	r1, #15
 8001008:	4091      	lsls	r1, r2
 800100a:	000a      	movs	r2, r1
 800100c:	43d2      	mvns	r2, r2
 800100e:	401a      	ands	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	0e9b      	lsrs	r3, r3, #26
 8001014:	210f      	movs	r1, #15
 8001016:	4019      	ands	r1, r3
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	201f      	movs	r0, #31
 800101c:	4003      	ands	r3, r0
 800101e:	4099      	lsls	r1, r3
 8001020:	000b      	movs	r3, r1
 8001022:	431a      	orrs	r2, r3
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001028:	46c0      	nop			@ (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	b004      	add	sp, #16
 800102e:	bd80      	pop	{r7, pc}

08001030 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	035b      	lsls	r3, r3, #13
 8001042:	0b5b      	lsrs	r3, r3, #13
 8001044:	431a      	orrs	r2, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800104a:	46c0      	nop			@ (mov r8, r8)
 800104c:	46bd      	mov	sp, r7
 800104e:	b002      	add	sp, #8
 8001050:	bd80      	pop	{r7, pc}

08001052 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001060:	683a      	ldr	r2, [r7, #0]
 8001062:	0352      	lsls	r2, r2, #13
 8001064:	0b52      	lsrs	r2, r2, #13
 8001066:	43d2      	mvns	r2, r2
 8001068:	401a      	ands	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	b002      	add	sp, #8
 8001074:	bd80      	pop	{r7, pc}

08001076 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	68db      	ldr	r3, [r3, #12]
 8001082:	2203      	movs	r2, #3
 8001084:	4013      	ands	r3, r2
}
 8001086:	0018      	movs	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	b002      	add	sp, #8
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	68ba      	ldr	r2, [r7, #8]
 80010a2:	0212      	lsls	r2, r2, #8
 80010a4:	43d2      	mvns	r2, r2
 80010a6:	401a      	ands	r2, r3
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	6879      	ldr	r1, [r7, #4]
 80010ae:	400b      	ands	r3, r1
 80010b0:	4904      	ldr	r1, [pc, #16]	@ (80010c4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80010b2:	400b      	ands	r3, r1
 80010b4:	431a      	orrs	r2, r3
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	b004      	add	sp, #16
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	07ffff00 	.word	0x07ffff00

080010c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	4a05      	ldr	r2, [pc, #20]	@ (80010ec <LL_ADC_EnableInternalRegulator+0x24>)
 80010d6:	4013      	ands	r3, r2
 80010d8:	2280      	movs	r2, #128	@ 0x80
 80010da:	0552      	lsls	r2, r2, #21
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010e2:	46c0      	nop			@ (mov r8, r8)
 80010e4:	46bd      	mov	sp, r7
 80010e6:	b002      	add	sp, #8
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	6fffffe8 	.word	0x6fffffe8

080010f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689a      	ldr	r2, [r3, #8]
 80010fc:	2380      	movs	r3, #128	@ 0x80
 80010fe:	055b      	lsls	r3, r3, #21
 8001100:	401a      	ands	r2, r3
 8001102:	2380      	movs	r3, #128	@ 0x80
 8001104:	055b      	lsls	r3, r3, #21
 8001106:	429a      	cmp	r2, r3
 8001108:	d101      	bne.n	800110e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800110e:	2300      	movs	r3, #0
}
 8001110:	0018      	movs	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	b002      	add	sp, #8
 8001116:	bd80      	pop	{r7, pc}

08001118 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <LL_ADC_Enable+0x20>)
 8001126:	4013      	ands	r3, r2
 8001128:	2201      	movs	r2, #1
 800112a:	431a      	orrs	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001130:	46c0      	nop			@ (mov r8, r8)
 8001132:	46bd      	mov	sp, r7
 8001134:	b002      	add	sp, #8
 8001136:	bd80      	pop	{r7, pc}
 8001138:	7fffffe8 	.word	0x7fffffe8

0800113c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	4a04      	ldr	r2, [pc, #16]	@ (800115c <LL_ADC_Disable+0x20>)
 800114a:	4013      	ands	r3, r2
 800114c:	2202      	movs	r2, #2
 800114e:	431a      	orrs	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001154:	46c0      	nop			@ (mov r8, r8)
 8001156:	46bd      	mov	sp, r7
 8001158:	b002      	add	sp, #8
 800115a:	bd80      	pop	{r7, pc}
 800115c:	7fffffe8 	.word	0x7fffffe8

08001160 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	2201      	movs	r2, #1
 800116e:	4013      	ands	r3, r2
 8001170:	2b01      	cmp	r3, #1
 8001172:	d101      	bne.n	8001178 <LL_ADC_IsEnabled+0x18>
 8001174:	2301      	movs	r3, #1
 8001176:	e000      	b.n	800117a <LL_ADC_IsEnabled+0x1a>
 8001178:	2300      	movs	r3, #0
}
 800117a:	0018      	movs	r0, r3
 800117c:	46bd      	mov	sp, r7
 800117e:	b002      	add	sp, #8
 8001180:	bd80      	pop	{r7, pc}

08001182 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	2202      	movs	r2, #2
 8001190:	4013      	ands	r3, r2
 8001192:	2b02      	cmp	r3, #2
 8001194:	d101      	bne.n	800119a <LL_ADC_IsDisableOngoing+0x18>
 8001196:	2301      	movs	r3, #1
 8001198:	e000      	b.n	800119c <LL_ADC_IsDisableOngoing+0x1a>
 800119a:	2300      	movs	r3, #0
}
 800119c:	0018      	movs	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	b002      	add	sp, #8
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	4a04      	ldr	r2, [pc, #16]	@ (80011c4 <LL_ADC_REG_StartConversion+0x20>)
 80011b2:	4013      	ands	r3, r2
 80011b4:	2204      	movs	r2, #4
 80011b6:	431a      	orrs	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80011bc:	46c0      	nop			@ (mov r8, r8)
 80011be:	46bd      	mov	sp, r7
 80011c0:	b002      	add	sp, #8
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	7fffffe8 	.word	0x7fffffe8

080011c8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	2204      	movs	r2, #4
 80011d6:	4013      	ands	r3, r2
 80011d8:	2b04      	cmp	r3, #4
 80011da:	d101      	bne.n	80011e0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011dc:	2301      	movs	r3, #1
 80011de:	e000      	b.n	80011e2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	0018      	movs	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	b002      	add	sp, #8
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011f4:	231f      	movs	r3, #31
 80011f6:	18fb      	adds	r3, r7, r3
 80011f8:	2200      	movs	r2, #0
 80011fa:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001204:	2300      	movs	r3, #0
 8001206:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e17f      	b.n	8001512 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10a      	bne.n	8001230 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	0018      	movs	r0, r3
 800121e:	f7ff fc49 	bl	8000ab4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2254      	movs	r2, #84	@ 0x54
 800122c:	2100      	movs	r1, #0
 800122e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	0018      	movs	r0, r3
 8001236:	f7ff ff5b 	bl	80010f0 <LL_ADC_IsInternalRegulatorEnabled>
 800123a:	1e03      	subs	r3, r0, #0
 800123c:	d115      	bne.n	800126a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	0018      	movs	r0, r3
 8001244:	f7ff ff40 	bl	80010c8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001248:	4bb4      	ldr	r3, [pc, #720]	@ (800151c <HAL_ADC_Init+0x330>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	49b4      	ldr	r1, [pc, #720]	@ (8001520 <HAL_ADC_Init+0x334>)
 800124e:	0018      	movs	r0, r3
 8001250:	f7fe ff62 	bl	8000118 <__udivsi3>
 8001254:	0003      	movs	r3, r0
 8001256:	3301      	adds	r3, #1
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800125c:	e002      	b.n	8001264 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	3b01      	subs	r3, #1
 8001262:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f9      	bne.n	800125e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	0018      	movs	r0, r3
 8001270:	f7ff ff3e 	bl	80010f0 <LL_ADC_IsInternalRegulatorEnabled>
 8001274:	1e03      	subs	r3, r0, #0
 8001276:	d10f      	bne.n	8001298 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800127c:	2210      	movs	r2, #16
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001288:	2201      	movs	r2, #1
 800128a:	431a      	orrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001290:	231f      	movs	r3, #31
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	2201      	movs	r2, #1
 8001296:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff ff93 	bl	80011c8 <LL_ADC_REG_IsConversionOngoing>
 80012a2:	0003      	movs	r3, r0
 80012a4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012aa:	2210      	movs	r2, #16
 80012ac:	4013      	ands	r3, r2
 80012ae:	d000      	beq.n	80012b2 <HAL_ADC_Init+0xc6>
 80012b0:	e122      	b.n	80014f8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d000      	beq.n	80012ba <HAL_ADC_Init+0xce>
 80012b8:	e11e      	b.n	80014f8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012be:	4a99      	ldr	r2, [pc, #612]	@ (8001524 <HAL_ADC_Init+0x338>)
 80012c0:	4013      	ands	r3, r2
 80012c2:	2202      	movs	r2, #2
 80012c4:	431a      	orrs	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	0018      	movs	r0, r3
 80012d0:	f7ff ff46 	bl	8001160 <LL_ADC_IsEnabled>
 80012d4:	1e03      	subs	r3, r0, #0
 80012d6:	d000      	beq.n	80012da <HAL_ADC_Init+0xee>
 80012d8:	e0ad      	b.n	8001436 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7e1b      	ldrb	r3, [r3, #24]
 80012e2:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80012e4:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	7e5b      	ldrb	r3, [r3, #25]
 80012ea:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80012ec:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	7e9b      	ldrb	r3, [r3, #26]
 80012f2:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80012f4:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d002      	beq.n	8001304 <HAL_ADC_Init+0x118>
 80012fe:	2380      	movs	r3, #128	@ 0x80
 8001300:	015b      	lsls	r3, r3, #5
 8001302:	e000      	b.n	8001306 <HAL_ADC_Init+0x11a>
 8001304:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001306:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800130c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	691b      	ldr	r3, [r3, #16]
 8001312:	2b00      	cmp	r3, #0
 8001314:	da04      	bge.n	8001320 <HAL_ADC_Init+0x134>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	085b      	lsrs	r3, r3, #1
 800131e:	e001      	b.n	8001324 <HAL_ADC_Init+0x138>
 8001320:	2380      	movs	r3, #128	@ 0x80
 8001322:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001324:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	212c      	movs	r1, #44	@ 0x2c
 800132a:	5c5b      	ldrb	r3, [r3, r1]
 800132c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800132e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4313      	orrs	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2220      	movs	r2, #32
 800133a:	5c9b      	ldrb	r3, [r3, r2]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d115      	bne.n	800136c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	7e9b      	ldrb	r3, [r3, #26]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d105      	bne.n	8001354 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	2280      	movs	r2, #128	@ 0x80
 800134c:	0252      	lsls	r2, r2, #9
 800134e:	4313      	orrs	r3, r2
 8001350:	61bb      	str	r3, [r7, #24]
 8001352:	e00b      	b.n	800136c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001358:	2220      	movs	r2, #32
 800135a:	431a      	orrs	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001364:	2201      	movs	r2, #1
 8001366:	431a      	orrs	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00a      	beq.n	800138a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001378:	23e0      	movs	r3, #224	@ 0xe0
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001382:	4313      	orrs	r3, r2
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	4a65      	ldr	r2, [pc, #404]	@ (8001528 <HAL_ADC_Init+0x33c>)
 8001392:	4013      	ands	r3, r2
 8001394:	0019      	movs	r1, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	430a      	orrs	r2, r1
 800139e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	0f9b      	lsrs	r3, r3, #30
 80013a6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013ac:	4313      	orrs	r3, r2
 80013ae:	697a      	ldr	r2, [r7, #20]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	223c      	movs	r2, #60	@ 0x3c
 80013b8:	5c9b      	ldrb	r3, [r3, r2]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d111      	bne.n	80013e2 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	0f9b      	lsrs	r3, r3, #30
 80013c4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80013ca:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80013d0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80013d6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	4313      	orrs	r3, r2
 80013dc:	2201      	movs	r2, #1
 80013de:	4313      	orrs	r3, r2
 80013e0:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	691b      	ldr	r3, [r3, #16]
 80013e8:	4a50      	ldr	r2, [pc, #320]	@ (800152c <HAL_ADC_Init+0x340>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	0019      	movs	r1, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	430a      	orrs	r2, r1
 80013f6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	23c0      	movs	r3, #192	@ 0xc0
 80013fe:	061b      	lsls	r3, r3, #24
 8001400:	429a      	cmp	r2, r3
 8001402:	d018      	beq.n	8001436 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001408:	2380      	movs	r3, #128	@ 0x80
 800140a:	05db      	lsls	r3, r3, #23
 800140c:	429a      	cmp	r2, r3
 800140e:	d012      	beq.n	8001436 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	061b      	lsls	r3, r3, #24
 8001418:	429a      	cmp	r2, r3
 800141a:	d00c      	beq.n	8001436 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800141c:	4b44      	ldr	r3, [pc, #272]	@ (8001530 <HAL_ADC_Init+0x344>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a44      	ldr	r2, [pc, #272]	@ (8001534 <HAL_ADC_Init+0x348>)
 8001422:	4013      	ands	r3, r2
 8001424:	0019      	movs	r1, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	23f0      	movs	r3, #240	@ 0xf0
 800142c:	039b      	lsls	r3, r3, #14
 800142e:	401a      	ands	r2, r3
 8001430:	4b3f      	ldr	r3, [pc, #252]	@ (8001530 <HAL_ADC_Init+0x344>)
 8001432:	430a      	orrs	r2, r1
 8001434:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6818      	ldr	r0, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800143e:	001a      	movs	r2, r3
 8001440:	2100      	movs	r1, #0
 8001442:	f7ff fd90 	bl	8000f66 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6818      	ldr	r0, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800144e:	493a      	ldr	r1, [pc, #232]	@ (8001538 <HAL_ADC_Init+0x34c>)
 8001450:	001a      	movs	r2, r3
 8001452:	f7ff fd88 	bl	8000f66 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	691b      	ldr	r3, [r3, #16]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d109      	bne.n	8001472 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2110      	movs	r1, #16
 800146a:	4249      	negs	r1, r1
 800146c:	430a      	orrs	r2, r1
 800146e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001470:	e018      	b.n	80014a4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	691a      	ldr	r2, [r3, #16]
 8001476:	2380      	movs	r3, #128	@ 0x80
 8001478:	039b      	lsls	r3, r3, #14
 800147a:	429a      	cmp	r2, r3
 800147c:	d112      	bne.n	80014a4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	3b01      	subs	r3, #1
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	221c      	movs	r2, #28
 800148e:	4013      	ands	r3, r2
 8001490:	2210      	movs	r2, #16
 8001492:	4252      	negs	r2, r2
 8001494:	409a      	lsls	r2, r3
 8001496:	0011      	movs	r1, r2
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	430a      	orrs	r2, r1
 80014a2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2100      	movs	r1, #0
 80014aa:	0018      	movs	r0, r3
 80014ac:	f7ff fd78 	bl	8000fa0 <LL_ADC_GetSamplingTimeCommonChannels>
 80014b0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d10b      	bne.n	80014d2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c4:	2203      	movs	r2, #3
 80014c6:	4393      	bics	r3, r2
 80014c8:	2201      	movs	r2, #1
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014d0:	e01c      	b.n	800150c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d6:	2212      	movs	r2, #18
 80014d8:	4393      	bics	r3, r2
 80014da:	2210      	movs	r2, #16
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014e6:	2201      	movs	r2, #1
 80014e8:	431a      	orrs	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80014ee:	231f      	movs	r3, #31
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	2201      	movs	r2, #1
 80014f4:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80014f6:	e009      	b.n	800150c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fc:	2210      	movs	r2, #16
 80014fe:	431a      	orrs	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001504:	231f      	movs	r3, #31
 8001506:	18fb      	adds	r3, r7, r3
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800150c:	231f      	movs	r3, #31
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	781b      	ldrb	r3, [r3, #0]
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b008      	add	sp, #32
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			@ (mov r8, r8)
 800151c:	20000000 	.word	0x20000000
 8001520:	00030d40 	.word	0x00030d40
 8001524:	fffffefd 	.word	0xfffffefd
 8001528:	ffde0201 	.word	0xffde0201
 800152c:	1ffffc02 	.word	0x1ffffc02
 8001530:	40012708 	.word	0x40012708
 8001534:	ffc3ffff 	.word	0xffc3ffff
 8001538:	07ffff04 	.word	0x07ffff04

0800153c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800153c:	b5b0      	push	{r4, r5, r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	0018      	movs	r0, r3
 800154a:	f7ff fe3d 	bl	80011c8 <LL_ADC_REG_IsConversionOngoing>
 800154e:	1e03      	subs	r3, r0, #0
 8001550:	d15f      	bne.n	8001612 <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2254      	movs	r2, #84	@ 0x54
 8001556:	5c9b      	ldrb	r3, [r3, r2]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d101      	bne.n	8001560 <HAL_ADC_Start_IT+0x24>
 800155c:	2302      	movs	r3, #2
 800155e:	e05f      	b.n	8001620 <HAL_ADC_Start_IT+0xe4>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2254      	movs	r2, #84	@ 0x54
 8001564:	2101      	movs	r1, #1
 8001566:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001568:	250f      	movs	r5, #15
 800156a:	197c      	adds	r4, r7, r5
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	0018      	movs	r0, r3
 8001570:	f000 fb68 	bl	8001c44 <ADC_Enable>
 8001574:	0003      	movs	r3, r0
 8001576:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001578:	197b      	adds	r3, r7, r5
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d143      	bne.n	8001608 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001584:	4a28      	ldr	r2, [pc, #160]	@ (8001628 <HAL_ADC_Start_IT+0xec>)
 8001586:	4013      	ands	r3, r2
 8001588:	2280      	movs	r2, #128	@ 0x80
 800158a:	0052      	lsls	r2, r2, #1
 800158c:	431a      	orrs	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	221c      	movs	r2, #28
 800159e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2254      	movs	r2, #84	@ 0x54
 80015a4:	2100      	movs	r1, #0
 80015a6:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	211c      	movs	r1, #28
 80015b4:	438a      	bics	r2, r1
 80015b6:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	2b08      	cmp	r3, #8
 80015be:	d108      	bne.n	80015d2 <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2108      	movs	r1, #8
 80015cc:	430a      	orrs	r2, r1
 80015ce:	605a      	str	r2, [r3, #4]
          break;
 80015d0:	e008      	b.n	80015e4 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2104      	movs	r1, #4
 80015de:	430a      	orrs	r2, r1
 80015e0:	605a      	str	r2, [r3, #4]
          break;
 80015e2:	46c0      	nop			@ (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d107      	bne.n	80015fc <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2110      	movs	r1, #16
 80015f8:	430a      	orrs	r2, r1
 80015fa:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	0018      	movs	r0, r3
 8001602:	f7ff fdcf 	bl	80011a4 <LL_ADC_REG_StartConversion>
 8001606:	e008      	b.n	800161a <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2254      	movs	r2, #84	@ 0x54
 800160c:	2100      	movs	r1, #0
 800160e:	5499      	strb	r1, [r3, r2]
 8001610:	e003      	b.n	800161a <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001612:	230f      	movs	r3, #15
 8001614:	18fb      	adds	r3, r7, r3
 8001616:	2202      	movs	r2, #2
 8001618:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800161a:	230f      	movs	r3, #15
 800161c:	18fb      	adds	r3, r7, r3
 800161e:	781b      	ldrb	r3, [r3, #0]
}
 8001620:	0018      	movs	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	b004      	add	sp, #16
 8001626:	bdb0      	pop	{r4, r5, r7, pc}
 8001628:	fffff0fe 	.word	0xfffff0fe

0800162c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	2202      	movs	r2, #2
 8001664:	4013      	ands	r3, r2
 8001666:	d017      	beq.n	8001698 <HAL_ADC_IRQHandler+0x54>
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2202      	movs	r2, #2
 800166c:	4013      	ands	r3, r2
 800166e:	d013      	beq.n	8001698 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001674:	2210      	movs	r2, #16
 8001676:	4013      	ands	r3, r2
 8001678:	d106      	bne.n	8001688 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167e:	2280      	movs	r2, #128	@ 0x80
 8001680:	0112      	lsls	r2, r2, #4
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	0018      	movs	r0, r3
 800168c:	f000 fd62 	bl	8002154 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2202      	movs	r2, #2
 8001696:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	2204      	movs	r2, #4
 800169c:	4013      	ands	r3, r2
 800169e:	d003      	beq.n	80016a8 <HAL_ADC_IRQHandler+0x64>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2204      	movs	r2, #4
 80016a4:	4013      	ands	r3, r2
 80016a6:	d107      	bne.n	80016b8 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	2208      	movs	r2, #8
 80016ac:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80016ae:	d04d      	beq.n	800174c <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2208      	movs	r2, #8
 80016b4:	4013      	ands	r3, r2
 80016b6:	d049      	beq.n	800174c <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016bc:	2210      	movs	r2, #16
 80016be:	4013      	ands	r3, r2
 80016c0:	d106      	bne.n	80016d0 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c6:	2280      	movs	r2, #128	@ 0x80
 80016c8:	0092      	lsls	r2, r2, #2
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f7ff fc7a 	bl	8000fce <LL_ADC_REG_IsTriggerSourceSWStart>
 80016da:	1e03      	subs	r3, r0, #0
 80016dc:	d02e      	beq.n	800173c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	7e9b      	ldrb	r3, [r3, #26]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d12a      	bne.n	800173c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2208      	movs	r2, #8
 80016ee:	4013      	ands	r3, r2
 80016f0:	2b08      	cmp	r3, #8
 80016f2:	d123      	bne.n	800173c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	0018      	movs	r0, r3
 80016fa:	f7ff fd65 	bl	80011c8 <LL_ADC_REG_IsConversionOngoing>
 80016fe:	1e03      	subs	r3, r0, #0
 8001700:	d110      	bne.n	8001724 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	685a      	ldr	r2, [r3, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	210c      	movs	r1, #12
 800170e:	438a      	bics	r2, r1
 8001710:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001716:	4a56      	ldr	r2, [pc, #344]	@ (8001870 <HAL_ADC_IRQHandler+0x22c>)
 8001718:	4013      	ands	r3, r2
 800171a:	2201      	movs	r2, #1
 800171c:	431a      	orrs	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	659a      	str	r2, [r3, #88]	@ 0x58
 8001722:	e00b      	b.n	800173c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001728:	2220      	movs	r2, #32
 800172a:	431a      	orrs	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001734:	2201      	movs	r2, #1
 8001736:	431a      	orrs	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	0018      	movs	r0, r3
 8001740:	f7ff f96c 	bl	8000a1c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	220c      	movs	r2, #12
 800174a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	2280      	movs	r2, #128	@ 0x80
 8001750:	4013      	ands	r3, r2
 8001752:	d012      	beq.n	800177a <HAL_ADC_IRQHandler+0x136>
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2280      	movs	r2, #128	@ 0x80
 8001758:	4013      	ands	r3, r2
 800175a:	d00e      	beq.n	800177a <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001760:	2280      	movs	r2, #128	@ 0x80
 8001762:	0252      	lsls	r2, r2, #9
 8001764:	431a      	orrs	r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	0018      	movs	r0, r3
 800176e:	f000 f881 	bl	8001874 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2280      	movs	r2, #128	@ 0x80
 8001778:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	2380      	movs	r3, #128	@ 0x80
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	4013      	ands	r3, r2
 8001782:	d014      	beq.n	80017ae <HAL_ADC_IRQHandler+0x16a>
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	2380      	movs	r3, #128	@ 0x80
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	4013      	ands	r3, r2
 800178c:	d00f      	beq.n	80017ae <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	2280      	movs	r2, #128	@ 0x80
 8001794:	0292      	lsls	r2, r2, #10
 8001796:	431a      	orrs	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	0018      	movs	r0, r3
 80017a0:	f000 fcc8 	bl	8002134 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2280      	movs	r2, #128	@ 0x80
 80017aa:	0052      	lsls	r2, r2, #1
 80017ac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	2380      	movs	r3, #128	@ 0x80
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4013      	ands	r3, r2
 80017b6:	d014      	beq.n	80017e2 <HAL_ADC_IRQHandler+0x19e>
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	2380      	movs	r3, #128	@ 0x80
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	4013      	ands	r3, r2
 80017c0:	d00f      	beq.n	80017e2 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c6:	2280      	movs	r2, #128	@ 0x80
 80017c8:	02d2      	lsls	r2, r2, #11
 80017ca:	431a      	orrs	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	0018      	movs	r0, r3
 80017d4:	f000 fcb6 	bl	8002144 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2280      	movs	r2, #128	@ 0x80
 80017de:	0092      	lsls	r2, r2, #2
 80017e0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	2210      	movs	r2, #16
 80017e6:	4013      	ands	r3, r2
 80017e8:	d02b      	beq.n	8001842 <HAL_ADC_IRQHandler+0x1fe>
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2210      	movs	r2, #16
 80017ee:	4013      	ands	r3, r2
 80017f0:	d027      	beq.n	8001842 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d102      	bne.n	8001800 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 80017fa:	2301      	movs	r3, #1
 80017fc:	617b      	str	r3, [r7, #20]
 80017fe:	e008      	b.n	8001812 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	0018      	movs	r0, r3
 8001806:	f7ff fc36 	bl	8001076 <LL_ADC_REG_GetDMATransfer>
 800180a:	1e03      	subs	r3, r0, #0
 800180c:	d001      	beq.n	8001812 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800180e:	2301      	movs	r3, #1
 8001810:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d110      	bne.n	800183a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181c:	2280      	movs	r2, #128	@ 0x80
 800181e:	00d2      	lsls	r2, r2, #3
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800182a:	2202      	movs	r2, #2
 800182c:	431a      	orrs	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	0018      	movs	r0, r3
 8001836:	f000 f825 	bl	8001884 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2210      	movs	r2, #16
 8001840:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	2380      	movs	r3, #128	@ 0x80
 8001846:	019b      	lsls	r3, r3, #6
 8001848:	4013      	ands	r3, r2
 800184a:	d00d      	beq.n	8001868 <HAL_ADC_IRQHandler+0x224>
 800184c:	68fa      	ldr	r2, [r7, #12]
 800184e:	2380      	movs	r3, #128	@ 0x80
 8001850:	019b      	lsls	r3, r3, #6
 8001852:	4013      	ands	r3, r2
 8001854:	d008      	beq.n	8001868 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	0018      	movs	r0, r3
 800185a:	f000 fc83 	bl	8002164 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2280      	movs	r2, #128	@ 0x80
 8001864:	0192      	lsls	r2, r2, #6
 8001866:	601a      	str	r2, [r3, #0]
  }
}
 8001868:	46c0      	nop			@ (mov r8, r8)
 800186a:	46bd      	mov	sp, r7
 800186c:	b006      	add	sp, #24
 800186e:	bd80      	pop	{r7, pc}
 8001870:	fffffefe 	.word	0xfffffefe

08001874 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800187c:	46c0      	nop			@ (mov r8, r8)
 800187e:	46bd      	mov	sp, r7
 8001880:	b002      	add	sp, #8
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800188c:	46c0      	nop			@ (mov r8, r8)
 800188e:	46bd      	mov	sp, r7
 8001890:	b002      	add	sp, #8
 8001892:	bd80      	pop	{r7, pc}

08001894 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800189e:	2317      	movs	r3, #23
 80018a0:	18fb      	adds	r3, r7, r3
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2254      	movs	r2, #84	@ 0x54
 80018ae:	5c9b      	ldrb	r3, [r3, r2]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d101      	bne.n	80018b8 <HAL_ADC_ConfigChannel+0x24>
 80018b4:	2302      	movs	r3, #2
 80018b6:	e1c0      	b.n	8001c3a <HAL_ADC_ConfigChannel+0x3a6>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2254      	movs	r2, #84	@ 0x54
 80018bc:	2101      	movs	r1, #1
 80018be:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	0018      	movs	r0, r3
 80018c6:	f7ff fc7f 	bl	80011c8 <LL_ADC_REG_IsConversionOngoing>
 80018ca:	1e03      	subs	r3, r0, #0
 80018cc:	d000      	beq.n	80018d0 <HAL_ADC_ConfigChannel+0x3c>
 80018ce:	e1a3      	b.n	8001c18 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d100      	bne.n	80018da <HAL_ADC_ConfigChannel+0x46>
 80018d8:	e143      	b.n	8001b62 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	691a      	ldr	r2, [r3, #16]
 80018de:	2380      	movs	r3, #128	@ 0x80
 80018e0:	061b      	lsls	r3, r3, #24
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d004      	beq.n	80018f0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80018ea:	4ac1      	ldr	r2, [pc, #772]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x35c>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d108      	bne.n	8001902 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	0019      	movs	r1, r3
 80018fa:	0010      	movs	r0, r2
 80018fc:	f7ff fb98 	bl	8001030 <LL_ADC_REG_SetSequencerChAdd>
 8001900:	e0c9      	b.n	8001a96 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	211f      	movs	r1, #31
 800190c:	400b      	ands	r3, r1
 800190e:	210f      	movs	r1, #15
 8001910:	4099      	lsls	r1, r3
 8001912:	000b      	movs	r3, r1
 8001914:	43db      	mvns	r3, r3
 8001916:	4013      	ands	r3, r2
 8001918:	0019      	movs	r1, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	035b      	lsls	r3, r3, #13
 8001920:	0b5b      	lsrs	r3, r3, #13
 8001922:	d105      	bne.n	8001930 <HAL_ADC_ConfigChannel+0x9c>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	0e9b      	lsrs	r3, r3, #26
 800192a:	221f      	movs	r2, #31
 800192c:	4013      	ands	r3, r2
 800192e:	e098      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2201      	movs	r2, #1
 8001936:	4013      	ands	r3, r2
 8001938:	d000      	beq.n	800193c <HAL_ADC_ConfigChannel+0xa8>
 800193a:	e091      	b.n	8001a60 <HAL_ADC_ConfigChannel+0x1cc>
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2202      	movs	r2, #2
 8001942:	4013      	ands	r3, r2
 8001944:	d000      	beq.n	8001948 <HAL_ADC_ConfigChannel+0xb4>
 8001946:	e089      	b.n	8001a5c <HAL_ADC_ConfigChannel+0x1c8>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2204      	movs	r2, #4
 800194e:	4013      	ands	r3, r2
 8001950:	d000      	beq.n	8001954 <HAL_ADC_ConfigChannel+0xc0>
 8001952:	e081      	b.n	8001a58 <HAL_ADC_ConfigChannel+0x1c4>
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2208      	movs	r2, #8
 800195a:	4013      	ands	r3, r2
 800195c:	d000      	beq.n	8001960 <HAL_ADC_ConfigChannel+0xcc>
 800195e:	e079      	b.n	8001a54 <HAL_ADC_ConfigChannel+0x1c0>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2210      	movs	r2, #16
 8001966:	4013      	ands	r3, r2
 8001968:	d000      	beq.n	800196c <HAL_ADC_ConfigChannel+0xd8>
 800196a:	e071      	b.n	8001a50 <HAL_ADC_ConfigChannel+0x1bc>
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2220      	movs	r2, #32
 8001972:	4013      	ands	r3, r2
 8001974:	d000      	beq.n	8001978 <HAL_ADC_ConfigChannel+0xe4>
 8001976:	e069      	b.n	8001a4c <HAL_ADC_ConfigChannel+0x1b8>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2240      	movs	r2, #64	@ 0x40
 800197e:	4013      	ands	r3, r2
 8001980:	d000      	beq.n	8001984 <HAL_ADC_ConfigChannel+0xf0>
 8001982:	e061      	b.n	8001a48 <HAL_ADC_ConfigChannel+0x1b4>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2280      	movs	r2, #128	@ 0x80
 800198a:	4013      	ands	r3, r2
 800198c:	d000      	beq.n	8001990 <HAL_ADC_ConfigChannel+0xfc>
 800198e:	e059      	b.n	8001a44 <HAL_ADC_ConfigChannel+0x1b0>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	2380      	movs	r3, #128	@ 0x80
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	4013      	ands	r3, r2
 800199a:	d151      	bne.n	8001a40 <HAL_ADC_ConfigChannel+0x1ac>
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	2380      	movs	r3, #128	@ 0x80
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	4013      	ands	r3, r2
 80019a6:	d149      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x1a8>
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	2380      	movs	r3, #128	@ 0x80
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	4013      	ands	r3, r2
 80019b2:	d141      	bne.n	8001a38 <HAL_ADC_ConfigChannel+0x1a4>
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	011b      	lsls	r3, r3, #4
 80019bc:	4013      	ands	r3, r2
 80019be:	d139      	bne.n	8001a34 <HAL_ADC_ConfigChannel+0x1a0>
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	2380      	movs	r3, #128	@ 0x80
 80019c6:	015b      	lsls	r3, r3, #5
 80019c8:	4013      	ands	r3, r2
 80019ca:	d131      	bne.n	8001a30 <HAL_ADC_ConfigChannel+0x19c>
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	2380      	movs	r3, #128	@ 0x80
 80019d2:	019b      	lsls	r3, r3, #6
 80019d4:	4013      	ands	r3, r2
 80019d6:	d129      	bne.n	8001a2c <HAL_ADC_ConfigChannel+0x198>
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	2380      	movs	r3, #128	@ 0x80
 80019de:	01db      	lsls	r3, r3, #7
 80019e0:	4013      	ands	r3, r2
 80019e2:	d121      	bne.n	8001a28 <HAL_ADC_ConfigChannel+0x194>
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	2380      	movs	r3, #128	@ 0x80
 80019ea:	021b      	lsls	r3, r3, #8
 80019ec:	4013      	ands	r3, r2
 80019ee:	d119      	bne.n	8001a24 <HAL_ADC_ConfigChannel+0x190>
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	2380      	movs	r3, #128	@ 0x80
 80019f6:	025b      	lsls	r3, r3, #9
 80019f8:	4013      	ands	r3, r2
 80019fa:	d111      	bne.n	8001a20 <HAL_ADC_ConfigChannel+0x18c>
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	029b      	lsls	r3, r3, #10
 8001a04:	4013      	ands	r3, r2
 8001a06:	d109      	bne.n	8001a1c <HAL_ADC_ConfigChannel+0x188>
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	2380      	movs	r3, #128	@ 0x80
 8001a0e:	02db      	lsls	r3, r3, #11
 8001a10:	4013      	ands	r3, r2
 8001a12:	d001      	beq.n	8001a18 <HAL_ADC_ConfigChannel+0x184>
 8001a14:	2312      	movs	r3, #18
 8001a16:	e024      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	e022      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a1c:	2311      	movs	r3, #17
 8001a1e:	e020      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a20:	2310      	movs	r3, #16
 8001a22:	e01e      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a24:	230f      	movs	r3, #15
 8001a26:	e01c      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a28:	230e      	movs	r3, #14
 8001a2a:	e01a      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a2c:	230d      	movs	r3, #13
 8001a2e:	e018      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a30:	230c      	movs	r3, #12
 8001a32:	e016      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a34:	230b      	movs	r3, #11
 8001a36:	e014      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a38:	230a      	movs	r3, #10
 8001a3a:	e012      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a3c:	2309      	movs	r3, #9
 8001a3e:	e010      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a40:	2308      	movs	r3, #8
 8001a42:	e00e      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a44:	2307      	movs	r3, #7
 8001a46:	e00c      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a48:	2306      	movs	r3, #6
 8001a4a:	e00a      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a4c:	2305      	movs	r3, #5
 8001a4e:	e008      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a50:	2304      	movs	r3, #4
 8001a52:	e006      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a54:	2303      	movs	r3, #3
 8001a56:	e004      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a58:	2302      	movs	r3, #2
 8001a5a:	e002      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <HAL_ADC_ConfigChannel+0x1ce>
 8001a60:	2300      	movs	r3, #0
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	6852      	ldr	r2, [r2, #4]
 8001a66:	201f      	movs	r0, #31
 8001a68:	4002      	ands	r2, r0
 8001a6a:	4093      	lsls	r3, r2
 8001a6c:	000a      	movs	r2, r1
 8001a6e:	431a      	orrs	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	089b      	lsrs	r3, r3, #2
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d808      	bhi.n	8001a96 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6818      	ldr	r0, [r3, #0]
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	6859      	ldr	r1, [r3, #4]
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	001a      	movs	r2, r3
 8001a92:	f7ff faad 	bl	8000ff0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6818      	ldr	r0, [r3, #0]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	6819      	ldr	r1, [r3, #0]
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	001a      	movs	r2, r3
 8001aa4:	f7ff faf4 	bl	8001090 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	db00      	blt.n	8001ab2 <HAL_ADC_ConfigChannel+0x21e>
 8001ab0:	e0bc      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ab2:	4b50      	ldr	r3, [pc, #320]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001ab4:	0018      	movs	r0, r3
 8001ab6:	f7ff fa49 	bl	8000f4c <LL_ADC_GetCommonPathInternalCh>
 8001aba:	0003      	movs	r3, r0
 8001abc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a4d      	ldr	r2, [pc, #308]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x364>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d122      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	2380      	movs	r3, #128	@ 0x80
 8001acc:	041b      	lsls	r3, r3, #16
 8001ace:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ad0:	d11d      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	2280      	movs	r2, #128	@ 0x80
 8001ad6:	0412      	lsls	r2, r2, #16
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	4a46      	ldr	r2, [pc, #280]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001adc:	0019      	movs	r1, r3
 8001ade:	0010      	movs	r0, r2
 8001ae0:	f7ff fa20 	bl	8000f24 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ae4:	4b45      	ldr	r3, [pc, #276]	@ (8001bfc <HAL_ADC_ConfigChannel+0x368>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4945      	ldr	r1, [pc, #276]	@ (8001c00 <HAL_ADC_ConfigChannel+0x36c>)
 8001aea:	0018      	movs	r0, r3
 8001aec:	f7fe fb14 	bl	8000118 <__udivsi3>
 8001af0:	0003      	movs	r3, r0
 8001af2:	1c5a      	adds	r2, r3, #1
 8001af4:	0013      	movs	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	189b      	adds	r3, r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001afe:	e002      	b.n	8001b06 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d1f9      	bne.n	8001b00 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b0c:	e08e      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a3c      	ldr	r2, [pc, #240]	@ (8001c04 <HAL_ADC_ConfigChannel+0x370>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d10e      	bne.n	8001b36 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	2380      	movs	r3, #128	@ 0x80
 8001b1c:	045b      	lsls	r3, r3, #17
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d109      	bne.n	8001b36 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	2280      	movs	r2, #128	@ 0x80
 8001b26:	0452      	lsls	r2, r2, #17
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	4a32      	ldr	r2, [pc, #200]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001b2c:	0019      	movs	r1, r3
 8001b2e:	0010      	movs	r0, r2
 8001b30:	f7ff f9f8 	bl	8000f24 <LL_ADC_SetCommonPathInternalCh>
 8001b34:	e07a      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a33      	ldr	r2, [pc, #204]	@ (8001c08 <HAL_ADC_ConfigChannel+0x374>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d000      	beq.n	8001b42 <HAL_ADC_ConfigChannel+0x2ae>
 8001b40:	e074      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	2380      	movs	r3, #128	@ 0x80
 8001b46:	03db      	lsls	r3, r3, #15
 8001b48:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b4a:	d000      	beq.n	8001b4e <HAL_ADC_ConfigChannel+0x2ba>
 8001b4c:	e06e      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	2280      	movs	r2, #128	@ 0x80
 8001b52:	03d2      	lsls	r2, r2, #15
 8001b54:	4313      	orrs	r3, r2
 8001b56:	4a27      	ldr	r2, [pc, #156]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001b58:	0019      	movs	r1, r3
 8001b5a:	0010      	movs	r0, r2
 8001b5c:	f7ff f9e2 	bl	8000f24 <LL_ADC_SetCommonPathInternalCh>
 8001b60:	e064      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691a      	ldr	r2, [r3, #16]
 8001b66:	2380      	movs	r3, #128	@ 0x80
 8001b68:	061b      	lsls	r3, r3, #24
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d004      	beq.n	8001b78 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b72:	4a1f      	ldr	r2, [pc, #124]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x35c>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d107      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	0019      	movs	r1, r3
 8001b82:	0010      	movs	r0, r2
 8001b84:	f7ff fa65 	bl	8001052 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	da4d      	bge.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b90:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001b92:	0018      	movs	r0, r3
 8001b94:	f7ff f9da 	bl	8000f4c <LL_ADC_GetCommonPathInternalCh>
 8001b98:	0003      	movs	r3, r0
 8001b9a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a15      	ldr	r2, [pc, #84]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x364>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d108      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4a18      	ldr	r2, [pc, #96]	@ (8001c0c <HAL_ADC_ConfigChannel+0x378>)
 8001baa:	4013      	ands	r3, r2
 8001bac:	4a11      	ldr	r2, [pc, #68]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001bae:	0019      	movs	r1, r3
 8001bb0:	0010      	movs	r0, r2
 8001bb2:	f7ff f9b7 	bl	8000f24 <LL_ADC_SetCommonPathInternalCh>
 8001bb6:	e039      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a11      	ldr	r2, [pc, #68]	@ (8001c04 <HAL_ADC_ConfigChannel+0x370>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d108      	bne.n	8001bd4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4a12      	ldr	r2, [pc, #72]	@ (8001c10 <HAL_ADC_ConfigChannel+0x37c>)
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001bca:	0019      	movs	r1, r3
 8001bcc:	0010      	movs	r0, r2
 8001bce:	f7ff f9a9 	bl	8000f24 <LL_ADC_SetCommonPathInternalCh>
 8001bd2:	e02b      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001c08 <HAL_ADC_ConfigChannel+0x374>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d126      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	4a0c      	ldr	r2, [pc, #48]	@ (8001c14 <HAL_ADC_ConfigChannel+0x380>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	4a03      	ldr	r2, [pc, #12]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x360>)
 8001be6:	0019      	movs	r1, r3
 8001be8:	0010      	movs	r0, r2
 8001bea:	f7ff f99b 	bl	8000f24 <LL_ADC_SetCommonPathInternalCh>
 8001bee:	e01d      	b.n	8001c2c <HAL_ADC_ConfigChannel+0x398>
 8001bf0:	80000004 	.word	0x80000004
 8001bf4:	40012708 	.word	0x40012708
 8001bf8:	b0001000 	.word	0xb0001000
 8001bfc:	20000000 	.word	0x20000000
 8001c00:	00030d40 	.word	0x00030d40
 8001c04:	b8004000 	.word	0xb8004000
 8001c08:	b4002000 	.word	0xb4002000
 8001c0c:	ff7fffff 	.word	0xff7fffff
 8001c10:	feffffff 	.word	0xfeffffff
 8001c14:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001c24:	2317      	movs	r3, #23
 8001c26:	18fb      	adds	r3, r7, r3
 8001c28:	2201      	movs	r2, #1
 8001c2a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2254      	movs	r2, #84	@ 0x54
 8001c30:	2100      	movs	r1, #0
 8001c32:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001c34:	2317      	movs	r3, #23
 8001c36:	18fb      	adds	r3, r7, r3
 8001c38:	781b      	ldrb	r3, [r3, #0]
}
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	b006      	add	sp, #24
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	46c0      	nop			@ (mov r8, r8)

08001c44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	0018      	movs	r0, r3
 8001c56:	f7ff fa83 	bl	8001160 <LL_ADC_IsEnabled>
 8001c5a:	1e03      	subs	r3, r0, #0
 8001c5c:	d000      	beq.n	8001c60 <ADC_Enable+0x1c>
 8001c5e:	e069      	b.n	8001d34 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	4a36      	ldr	r2, [pc, #216]	@ (8001d40 <ADC_Enable+0xfc>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d00d      	beq.n	8001c88 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c70:	2210      	movs	r2, #16
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e056      	b.n	8001d36 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f7ff fa43 	bl	8001118 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001c92:	4b2c      	ldr	r3, [pc, #176]	@ (8001d44 <ADC_Enable+0x100>)
 8001c94:	0018      	movs	r0, r3
 8001c96:	f7ff f959 	bl	8000f4c <LL_ADC_GetCommonPathInternalCh>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	2380      	movs	r3, #128	@ 0x80
 8001c9e:	041b      	lsls	r3, r3, #16
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d00f      	beq.n	8001cc4 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ca4:	4b28      	ldr	r3, [pc, #160]	@ (8001d48 <ADC_Enable+0x104>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4928      	ldr	r1, [pc, #160]	@ (8001d4c <ADC_Enable+0x108>)
 8001caa:	0018      	movs	r0, r3
 8001cac:	f7fe fa34 	bl	8000118 <__udivsi3>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001cb4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cb6:	e002      	b.n	8001cbe <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1f9      	bne.n	8001cb8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7e5b      	ldrb	r3, [r3, #25]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d033      	beq.n	8001d34 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001ccc:	f7ff f920 	bl	8000f10 <HAL_GetTick>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cd4:	e027      	b.n	8001d26 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	0018      	movs	r0, r3
 8001cdc:	f7ff fa40 	bl	8001160 <LL_ADC_IsEnabled>
 8001ce0:	1e03      	subs	r3, r0, #0
 8001ce2:	d104      	bne.n	8001cee <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f7ff fa15 	bl	8001118 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001cee:	f7ff f90f 	bl	8000f10 <HAL_GetTick>
 8001cf2:	0002      	movs	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d914      	bls.n	8001d26 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2201      	movs	r2, #1
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d00d      	beq.n	8001d26 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0e:	2210      	movs	r2, #16
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e007      	b.n	8001d36 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d1d0      	bne.n	8001cd6 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	0018      	movs	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b004      	add	sp, #16
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	80000017 	.word	0x80000017
 8001d44:	40012708 	.word	0x40012708
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	00030d40 	.word	0x00030d40

08001d50 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	f7ff fa10 	bl	8001182 <LL_ADC_IsDisableOngoing>
 8001d62:	0003      	movs	r3, r0
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f7ff f9f8 	bl	8001160 <LL_ADC_IsEnabled>
 8001d70:	1e03      	subs	r3, r0, #0
 8001d72:	d046      	beq.n	8001e02 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d143      	bne.n	8001e02 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2205      	movs	r2, #5
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d10d      	bne.n	8001da4 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	0018      	movs	r0, r3
 8001d8e:	f7ff f9d5 	bl	800113c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2203      	movs	r2, #3
 8001d98:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d9a:	f7ff f8b9 	bl	8000f10 <HAL_GetTick>
 8001d9e:	0003      	movs	r3, r0
 8001da0:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001da2:	e028      	b.n	8001df6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da8:	2210      	movs	r2, #16
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db4:	2201      	movs	r2, #1
 8001db6:	431a      	orrs	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e021      	b.n	8001e04 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001dc0:	f7ff f8a6 	bl	8000f10 <HAL_GetTick>
 8001dc4:	0002      	movs	r2, r0
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d913      	bls.n	8001df6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d00d      	beq.n	8001df6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dde:	2210      	movs	r2, #16
 8001de0:	431a      	orrs	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dea:	2201      	movs	r2, #1
 8001dec:	431a      	orrs	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e006      	b.n	8001e04 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d1de      	bne.n	8001dc0 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	0018      	movs	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b004      	add	sp, #16
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <LL_ADC_GetCommonClock>:
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	23f0      	movs	r3, #240	@ 0xf0
 8001e1a:	039b      	lsls	r3, r3, #14
 8001e1c:	4013      	ands	r3, r2
}
 8001e1e:	0018      	movs	r0, r3
 8001e20:	46bd      	mov	sp, r7
 8001e22:	b002      	add	sp, #8
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <LL_ADC_GetClock>:
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b082      	sub	sp, #8
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	0f9b      	lsrs	r3, r3, #30
 8001e34:	079b      	lsls	r3, r3, #30
}
 8001e36:	0018      	movs	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b002      	add	sp, #8
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <LL_ADC_SetCalibrationFactor>:
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	22b4      	movs	r2, #180	@ 0xb4
 8001e4c:	589b      	ldr	r3, [r3, r2]
 8001e4e:	227f      	movs	r2, #127	@ 0x7f
 8001e50:	4393      	bics	r3, r2
 8001e52:	001a      	movs	r2, r3
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	431a      	orrs	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	21b4      	movs	r1, #180	@ 0xb4
 8001e5c:	505a      	str	r2, [r3, r1]
}
 8001e5e:	46c0      	nop			@ (mov r8, r8)
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b002      	add	sp, #8
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <LL_ADC_GetCalibrationFactor>:
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	22b4      	movs	r2, #180	@ 0xb4
 8001e72:	589b      	ldr	r3, [r3, r2]
 8001e74:	227f      	movs	r2, #127	@ 0x7f
 8001e76:	4013      	ands	r3, r2
}
 8001e78:	0018      	movs	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	b002      	add	sp, #8
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <LL_ADC_Enable>:
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	4a04      	ldr	r2, [pc, #16]	@ (8001ea0 <LL_ADC_Enable+0x20>)
 8001e8e:	4013      	ands	r3, r2
 8001e90:	2201      	movs	r2, #1
 8001e92:	431a      	orrs	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	609a      	str	r2, [r3, #8]
}
 8001e98:	46c0      	nop			@ (mov r8, r8)
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b002      	add	sp, #8
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	7fffffe8 	.word	0x7fffffe8

08001ea4 <LL_ADC_Disable>:
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	4a04      	ldr	r2, [pc, #16]	@ (8001ec4 <LL_ADC_Disable+0x20>)
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	609a      	str	r2, [r3, #8]
}
 8001ebc:	46c0      	nop			@ (mov r8, r8)
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b002      	add	sp, #8
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	7fffffe8 	.word	0x7fffffe8

08001ec8 <LL_ADC_IsEnabled>:
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <LL_ADC_IsEnabled+0x18>
 8001edc:	2301      	movs	r3, #1
 8001ede:	e000      	b.n	8001ee2 <LL_ADC_IsEnabled+0x1a>
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b002      	add	sp, #8
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <LL_ADC_StartCalibration>:
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	4a05      	ldr	r2, [pc, #20]	@ (8001f10 <LL_ADC_StartCalibration+0x24>)
 8001efa:	4013      	ands	r3, r2
 8001efc:	2280      	movs	r2, #128	@ 0x80
 8001efe:	0612      	lsls	r2, r2, #24
 8001f00:	431a      	orrs	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	609a      	str	r2, [r3, #8]
}
 8001f06:	46c0      	nop			@ (mov r8, r8)
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b002      	add	sp, #8
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	7fffffe8 	.word	0x7fffffe8

08001f14 <LL_ADC_IsCalibrationOnGoing>:
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	0fdb      	lsrs	r3, r3, #31
 8001f22:	07da      	lsls	r2, r3, #31
 8001f24:	2380      	movs	r3, #128	@ 0x80
 8001f26:	061b      	lsls	r3, r3, #24
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d101      	bne.n	8001f30 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e000      	b.n	8001f32 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	0018      	movs	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b002      	add	sp, #8
 8001f38:	bd80      	pop	{r7, pc}
	...

08001f3c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8001f3c:	b590      	push	{r4, r7, lr}
 8001f3e:	b08b      	sub	sp, #44	@ 0x2c
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2254      	movs	r2, #84	@ 0x54
 8001f50:	5c9b      	ldrb	r3, [r3, r2]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d101      	bne.n	8001f5a <HAL_ADCEx_Calibration_Start+0x1e>
 8001f56:	2302      	movs	r3, #2
 8001f58:	e0dd      	b.n	8002116 <HAL_ADCEx_Calibration_Start+0x1da>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2254      	movs	r2, #84	@ 0x54
 8001f5e:	2101      	movs	r1, #1
 8001f60:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001f62:	231f      	movs	r3, #31
 8001f64:	18fc      	adds	r4, r7, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f7ff fef1 	bl	8001d50 <ADC_Disable>
 8001f6e:	0003      	movs	r3, r0
 8001f70:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	0018      	movs	r0, r3
 8001f78:	f7ff ffa6 	bl	8001ec8 <LL_ADC_IsEnabled>
 8001f7c:	1e03      	subs	r3, r0, #0
 8001f7e:	d000      	beq.n	8001f82 <HAL_ADCEx_Calibration_Start+0x46>
 8001f80:	e0bc      	b.n	80020fc <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	4a66      	ldr	r2, [pc, #408]	@ (8002120 <HAL_ADCEx_Calibration_Start+0x1e4>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	4a62      	ldr	r2, [pc, #392]	@ (8002124 <HAL_ADCEx_Calibration_Start+0x1e8>)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68da      	ldr	r2, [r3, #12]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	495f      	ldr	r1, [pc, #380]	@ (8002128 <HAL_ADCEx_Calibration_Start+0x1ec>)
 8001faa:	400a      	ands	r2, r1
 8001fac:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001fae:	2300      	movs	r3, #0
 8001fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fb2:	e02d      	b.n	8002010 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f7ff ff97 	bl	8001eec <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001fbe:	e014      	b.n	8001fea <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4a58      	ldr	r2, [pc, #352]	@ (800212c <HAL_ADCEx_Calibration_Start+0x1f0>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d90d      	bls.n	8001fea <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd2:	2212      	movs	r2, #18
 8001fd4:	4393      	bics	r3, r2
 8001fd6:	2210      	movs	r2, #16
 8001fd8:	431a      	orrs	r2, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2254      	movs	r2, #84	@ 0x54
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e095      	b.n	8002116 <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f7ff ff90 	bl	8001f14 <LL_ADC_IsCalibrationOnGoing>
 8001ff4:	1e03      	subs	r3, r0, #0
 8001ff6:	d1e3      	bne.n	8001fc0 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f7ff ff32 	bl	8001e66 <LL_ADC_GetCalibrationFactor>
 8002002:	0002      	movs	r2, r0
 8002004:	6a3b      	ldr	r3, [r7, #32]
 8002006:	189b      	adds	r3, r3, r2
 8002008:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800200a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200c:	3301      	adds	r3, #1
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002012:	2b07      	cmp	r3, #7
 8002014:	d9ce      	bls.n	8001fb4 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8002016:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002018:	6a38      	ldr	r0, [r7, #32]
 800201a:	f7fe f87d 	bl	8000118 <__udivsi3>
 800201e:	0003      	movs	r3, r0
 8002020:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	0018      	movs	r0, r3
 8002028:	f7ff ff2a 	bl	8001e80 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	0018      	movs	r0, r3
 8002032:	f7ff fef8 	bl	8001e26 <LL_ADC_GetClock>
 8002036:	1e03      	subs	r3, r0, #0
 8002038:	d11b      	bne.n	8002072 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800203a:	4b3d      	ldr	r3, [pc, #244]	@ (8002130 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800203c:	0018      	movs	r0, r3
 800203e:	f7ff fee5 	bl	8001e0c <LL_ADC_GetCommonClock>
 8002042:	0003      	movs	r3, r0
 8002044:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	23e0      	movs	r3, #224	@ 0xe0
 800204a:	035b      	lsls	r3, r3, #13
 800204c:	429a      	cmp	r2, r3
 800204e:	d310      	bcc.n	8002072 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	0c9b      	lsrs	r3, r3, #18
 8002054:	3b03      	subs	r3, #3
 8002056:	2201      	movs	r2, #1
 8002058:	409a      	lsls	r2, r3
 800205a:	0013      	movs	r3, r2
 800205c:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	085b      	lsrs	r3, r3, #1
 8002062:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8002064:	e002      	b.n	800206c <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	3b01      	subs	r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1f9      	bne.n	8002066 <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6a3a      	ldr	r2, [r7, #32]
 8002078:	0011      	movs	r1, r2
 800207a:	0018      	movs	r0, r3
 800207c:	f7ff fedf 	bl	8001e3e <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	0018      	movs	r0, r3
 8002086:	f7ff ff0d 	bl	8001ea4 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800208a:	f7fe ff41 	bl	8000f10 <HAL_GetTick>
 800208e:	0003      	movs	r3, r0
 8002090:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002092:	e01b      	b.n	80020cc <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002094:	f7fe ff3c 	bl	8000f10 <HAL_GetTick>
 8002098:	0002      	movs	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d914      	bls.n	80020cc <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	0018      	movs	r0, r3
 80020a8:	f7ff ff0e 	bl	8001ec8 <LL_ADC_IsEnabled>
 80020ac:	1e03      	subs	r3, r0, #0
 80020ae:	d00d      	beq.n	80020cc <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b4:	2210      	movs	r2, #16
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020c0:	2201      	movs	r2, #1
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e024      	b.n	8002116 <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	0018      	movs	r0, r3
 80020d2:	f7ff fef9 	bl	8001ec8 <LL_ADC_IsEnabled>
 80020d6:	1e03      	subs	r3, r0, #0
 80020d8:	d1dc      	bne.n	8002094 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68d9      	ldr	r1, [r3, #12]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ee:	2203      	movs	r2, #3
 80020f0:	4393      	bics	r3, r2
 80020f2:	2201      	movs	r2, #1
 80020f4:	431a      	orrs	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80020fa:	e005      	b.n	8002108 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002100:	2210      	movs	r2, #16
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2254      	movs	r2, #84	@ 0x54
 800210c:	2100      	movs	r1, #0
 800210e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002110:	231f      	movs	r3, #31
 8002112:	18fb      	adds	r3, r7, r3
 8002114:	781b      	ldrb	r3, [r3, #0]
}
 8002116:	0018      	movs	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	b00b      	add	sp, #44	@ 0x2c
 800211c:	bd90      	pop	{r4, r7, pc}
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	fffffefd 	.word	0xfffffefd
 8002124:	00008003 	.word	0x00008003
 8002128:	ffff7ffc 	.word	0xffff7ffc
 800212c:	0002f1ff 	.word	0x0002f1ff
 8002130:	40012708 	.word	0x40012708

08002134 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800213c:	46c0      	nop			@ (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	b002      	add	sp, #8
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800214c:	46c0      	nop			@ (mov r8, r8)
 800214e:	46bd      	mov	sp, r7
 8002150:	b002      	add	sp, #8
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800215c:	46c0      	nop			@ (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b002      	add	sp, #8
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 800216c:	46c0      	nop			@ (mov r8, r8)
 800216e:	46bd      	mov	sp, r7
 8002170:	b002      	add	sp, #8
 8002172:	bd80      	pop	{r7, pc}

08002174 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	0002      	movs	r2, r0
 800217c:	1dfb      	adds	r3, r7, #7
 800217e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002180:	1dfb      	adds	r3, r7, #7
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b7f      	cmp	r3, #127	@ 0x7f
 8002186:	d809      	bhi.n	800219c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002188:	1dfb      	adds	r3, r7, #7
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	001a      	movs	r2, r3
 800218e:	231f      	movs	r3, #31
 8002190:	401a      	ands	r2, r3
 8002192:	4b04      	ldr	r3, [pc, #16]	@ (80021a4 <__NVIC_EnableIRQ+0x30>)
 8002194:	2101      	movs	r1, #1
 8002196:	4091      	lsls	r1, r2
 8002198:	000a      	movs	r2, r1
 800219a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800219c:	46c0      	nop			@ (mov r8, r8)
 800219e:	46bd      	mov	sp, r7
 80021a0:	b002      	add	sp, #8
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	e000e100 	.word	0xe000e100

080021a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a8:	b590      	push	{r4, r7, lr}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	0002      	movs	r2, r0
 80021b0:	6039      	str	r1, [r7, #0]
 80021b2:	1dfb      	adds	r3, r7, #7
 80021b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021b6:	1dfb      	adds	r3, r7, #7
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80021bc:	d828      	bhi.n	8002210 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021be:	4a2f      	ldr	r2, [pc, #188]	@ (800227c <__NVIC_SetPriority+0xd4>)
 80021c0:	1dfb      	adds	r3, r7, #7
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	b25b      	sxtb	r3, r3
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	33c0      	adds	r3, #192	@ 0xc0
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	589b      	ldr	r3, [r3, r2]
 80021ce:	1dfa      	adds	r2, r7, #7
 80021d0:	7812      	ldrb	r2, [r2, #0]
 80021d2:	0011      	movs	r1, r2
 80021d4:	2203      	movs	r2, #3
 80021d6:	400a      	ands	r2, r1
 80021d8:	00d2      	lsls	r2, r2, #3
 80021da:	21ff      	movs	r1, #255	@ 0xff
 80021dc:	4091      	lsls	r1, r2
 80021de:	000a      	movs	r2, r1
 80021e0:	43d2      	mvns	r2, r2
 80021e2:	401a      	ands	r2, r3
 80021e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	019b      	lsls	r3, r3, #6
 80021ea:	22ff      	movs	r2, #255	@ 0xff
 80021ec:	401a      	ands	r2, r3
 80021ee:	1dfb      	adds	r3, r7, #7
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	0018      	movs	r0, r3
 80021f4:	2303      	movs	r3, #3
 80021f6:	4003      	ands	r3, r0
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021fc:	481f      	ldr	r0, [pc, #124]	@ (800227c <__NVIC_SetPriority+0xd4>)
 80021fe:	1dfb      	adds	r3, r7, #7
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b25b      	sxtb	r3, r3
 8002204:	089b      	lsrs	r3, r3, #2
 8002206:	430a      	orrs	r2, r1
 8002208:	33c0      	adds	r3, #192	@ 0xc0
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800220e:	e031      	b.n	8002274 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002210:	4a1b      	ldr	r2, [pc, #108]	@ (8002280 <__NVIC_SetPriority+0xd8>)
 8002212:	1dfb      	adds	r3, r7, #7
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	0019      	movs	r1, r3
 8002218:	230f      	movs	r3, #15
 800221a:	400b      	ands	r3, r1
 800221c:	3b08      	subs	r3, #8
 800221e:	089b      	lsrs	r3, r3, #2
 8002220:	3306      	adds	r3, #6
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	18d3      	adds	r3, r2, r3
 8002226:	3304      	adds	r3, #4
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	1dfa      	adds	r2, r7, #7
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	0011      	movs	r1, r2
 8002230:	2203      	movs	r2, #3
 8002232:	400a      	ands	r2, r1
 8002234:	00d2      	lsls	r2, r2, #3
 8002236:	21ff      	movs	r1, #255	@ 0xff
 8002238:	4091      	lsls	r1, r2
 800223a:	000a      	movs	r2, r1
 800223c:	43d2      	mvns	r2, r2
 800223e:	401a      	ands	r2, r3
 8002240:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	019b      	lsls	r3, r3, #6
 8002246:	22ff      	movs	r2, #255	@ 0xff
 8002248:	401a      	ands	r2, r3
 800224a:	1dfb      	adds	r3, r7, #7
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	0018      	movs	r0, r3
 8002250:	2303      	movs	r3, #3
 8002252:	4003      	ands	r3, r0
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002258:	4809      	ldr	r0, [pc, #36]	@ (8002280 <__NVIC_SetPriority+0xd8>)
 800225a:	1dfb      	adds	r3, r7, #7
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	001c      	movs	r4, r3
 8002260:	230f      	movs	r3, #15
 8002262:	4023      	ands	r3, r4
 8002264:	3b08      	subs	r3, #8
 8002266:	089b      	lsrs	r3, r3, #2
 8002268:	430a      	orrs	r2, r1
 800226a:	3306      	adds	r3, #6
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	18c3      	adds	r3, r0, r3
 8002270:	3304      	adds	r3, #4
 8002272:	601a      	str	r2, [r3, #0]
}
 8002274:	46c0      	nop			@ (mov r8, r8)
 8002276:	46bd      	mov	sp, r7
 8002278:	b003      	add	sp, #12
 800227a:	bd90      	pop	{r4, r7, pc}
 800227c:	e000e100 	.word	0xe000e100
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	1e5a      	subs	r2, r3, #1
 8002290:	2380      	movs	r3, #128	@ 0x80
 8002292:	045b      	lsls	r3, r3, #17
 8002294:	429a      	cmp	r2, r3
 8002296:	d301      	bcc.n	800229c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002298:	2301      	movs	r3, #1
 800229a:	e010      	b.n	80022be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800229c:	4b0a      	ldr	r3, [pc, #40]	@ (80022c8 <SysTick_Config+0x44>)
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	3a01      	subs	r2, #1
 80022a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022a4:	2301      	movs	r3, #1
 80022a6:	425b      	negs	r3, r3
 80022a8:	2103      	movs	r1, #3
 80022aa:	0018      	movs	r0, r3
 80022ac:	f7ff ff7c 	bl	80021a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b0:	4b05      	ldr	r3, [pc, #20]	@ (80022c8 <SysTick_Config+0x44>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022b6:	4b04      	ldr	r3, [pc, #16]	@ (80022c8 <SysTick_Config+0x44>)
 80022b8:	2207      	movs	r2, #7
 80022ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022bc:	2300      	movs	r3, #0
}
 80022be:	0018      	movs	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	b002      	add	sp, #8
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	46c0      	nop			@ (mov r8, r8)
 80022c8:	e000e010 	.word	0xe000e010

080022cc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	607a      	str	r2, [r7, #4]
 80022d6:	210f      	movs	r1, #15
 80022d8:	187b      	adds	r3, r7, r1
 80022da:	1c02      	adds	r2, r0, #0
 80022dc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	187b      	adds	r3, r7, r1
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	b25b      	sxtb	r3, r3
 80022e6:	0011      	movs	r1, r2
 80022e8:	0018      	movs	r0, r3
 80022ea:	f7ff ff5d 	bl	80021a8 <__NVIC_SetPriority>
}
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	46bd      	mov	sp, r7
 80022f2:	b004      	add	sp, #16
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b082      	sub	sp, #8
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	0002      	movs	r2, r0
 80022fe:	1dfb      	adds	r3, r7, #7
 8002300:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002302:	1dfb      	adds	r3, r7, #7
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	b25b      	sxtb	r3, r3
 8002308:	0018      	movs	r0, r3
 800230a:	f7ff ff33 	bl	8002174 <__NVIC_EnableIRQ>
}
 800230e:	46c0      	nop			@ (mov r8, r8)
 8002310:	46bd      	mov	sp, r7
 8002312:	b002      	add	sp, #8
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b082      	sub	sp, #8
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	0018      	movs	r0, r3
 8002322:	f7ff ffaf 	bl	8002284 <SysTick_Config>
 8002326:	0003      	movs	r3, r0
}
 8002328:	0018      	movs	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	b002      	add	sp, #8
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800233e:	e147      	b.n	80025d0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2101      	movs	r1, #1
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	4091      	lsls	r1, r2
 800234a:	000a      	movs	r2, r1
 800234c:	4013      	ands	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d100      	bne.n	8002358 <HAL_GPIO_Init+0x28>
 8002356:	e138      	b.n	80025ca <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2203      	movs	r2, #3
 800235e:	4013      	ands	r3, r2
 8002360:	2b01      	cmp	r3, #1
 8002362:	d005      	beq.n	8002370 <HAL_GPIO_Init+0x40>
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	2203      	movs	r2, #3
 800236a:	4013      	ands	r3, r2
 800236c:	2b02      	cmp	r3, #2
 800236e:	d130      	bne.n	80023d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	2203      	movs	r2, #3
 800237c:	409a      	lsls	r2, r3
 800237e:	0013      	movs	r3, r2
 8002380:	43da      	mvns	r2, r3
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	4013      	ands	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	409a      	lsls	r2, r3
 8002392:	0013      	movs	r3, r2
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023a6:	2201      	movs	r2, #1
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	409a      	lsls	r2, r3
 80023ac:	0013      	movs	r3, r2
 80023ae:	43da      	mvns	r2, r3
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4013      	ands	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	091b      	lsrs	r3, r3, #4
 80023bc:	2201      	movs	r2, #1
 80023be:	401a      	ands	r2, r3
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	409a      	lsls	r2, r3
 80023c4:	0013      	movs	r3, r2
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2203      	movs	r2, #3
 80023d8:	4013      	ands	r3, r2
 80023da:	2b03      	cmp	r3, #3
 80023dc:	d017      	beq.n	800240e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	2203      	movs	r2, #3
 80023ea:	409a      	lsls	r2, r3
 80023ec:	0013      	movs	r3, r2
 80023ee:	43da      	mvns	r2, r3
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	409a      	lsls	r2, r3
 8002400:	0013      	movs	r3, r2
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2203      	movs	r2, #3
 8002414:	4013      	ands	r3, r2
 8002416:	2b02      	cmp	r3, #2
 8002418:	d123      	bne.n	8002462 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	08da      	lsrs	r2, r3, #3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3208      	adds	r2, #8
 8002422:	0092      	lsls	r2, r2, #2
 8002424:	58d3      	ldr	r3, [r2, r3]
 8002426:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	2207      	movs	r2, #7
 800242c:	4013      	ands	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	220f      	movs	r2, #15
 8002432:	409a      	lsls	r2, r3
 8002434:	0013      	movs	r3, r2
 8002436:	43da      	mvns	r2, r3
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	4013      	ands	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	691a      	ldr	r2, [r3, #16]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	2107      	movs	r1, #7
 8002446:	400b      	ands	r3, r1
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	409a      	lsls	r2, r3
 800244c:	0013      	movs	r3, r2
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	08da      	lsrs	r2, r3, #3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3208      	adds	r2, #8
 800245c:	0092      	lsls	r2, r2, #2
 800245e:	6939      	ldr	r1, [r7, #16]
 8002460:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	2203      	movs	r2, #3
 800246e:	409a      	lsls	r2, r3
 8002470:	0013      	movs	r3, r2
 8002472:	43da      	mvns	r2, r3
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2203      	movs	r2, #3
 8002480:	401a      	ands	r2, r3
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	409a      	lsls	r2, r3
 8002488:	0013      	movs	r3, r2
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4313      	orrs	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	23c0      	movs	r3, #192	@ 0xc0
 800249c:	029b      	lsls	r3, r3, #10
 800249e:	4013      	ands	r3, r2
 80024a0:	d100      	bne.n	80024a4 <HAL_GPIO_Init+0x174>
 80024a2:	e092      	b.n	80025ca <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80024a4:	4a50      	ldr	r2, [pc, #320]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	089b      	lsrs	r3, r3, #2
 80024aa:	3318      	adds	r3, #24
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	589b      	ldr	r3, [r3, r2]
 80024b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	2203      	movs	r2, #3
 80024b6:	4013      	ands	r3, r2
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	220f      	movs	r2, #15
 80024bc:	409a      	lsls	r2, r3
 80024be:	0013      	movs	r3, r2
 80024c0:	43da      	mvns	r2, r3
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	23a0      	movs	r3, #160	@ 0xa0
 80024cc:	05db      	lsls	r3, r3, #23
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d013      	beq.n	80024fa <HAL_GPIO_Init+0x1ca>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a45      	ldr	r2, [pc, #276]	@ (80025ec <HAL_GPIO_Init+0x2bc>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d00d      	beq.n	80024f6 <HAL_GPIO_Init+0x1c6>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a44      	ldr	r2, [pc, #272]	@ (80025f0 <HAL_GPIO_Init+0x2c0>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d007      	beq.n	80024f2 <HAL_GPIO_Init+0x1c2>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a43      	ldr	r2, [pc, #268]	@ (80025f4 <HAL_GPIO_Init+0x2c4>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d101      	bne.n	80024ee <HAL_GPIO_Init+0x1be>
 80024ea:	2303      	movs	r3, #3
 80024ec:	e006      	b.n	80024fc <HAL_GPIO_Init+0x1cc>
 80024ee:	2305      	movs	r3, #5
 80024f0:	e004      	b.n	80024fc <HAL_GPIO_Init+0x1cc>
 80024f2:	2302      	movs	r3, #2
 80024f4:	e002      	b.n	80024fc <HAL_GPIO_Init+0x1cc>
 80024f6:	2301      	movs	r3, #1
 80024f8:	e000      	b.n	80024fc <HAL_GPIO_Init+0x1cc>
 80024fa:	2300      	movs	r3, #0
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	2103      	movs	r1, #3
 8002500:	400a      	ands	r2, r1
 8002502:	00d2      	lsls	r2, r2, #3
 8002504:	4093      	lsls	r3, r2
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800250c:	4936      	ldr	r1, [pc, #216]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	089b      	lsrs	r3, r3, #2
 8002512:	3318      	adds	r3, #24
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800251a:	4b33      	ldr	r3, [pc, #204]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	43da      	mvns	r2, r3
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	4013      	ands	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	2380      	movs	r3, #128	@ 0x80
 8002530:	035b      	lsls	r3, r3, #13
 8002532:	4013      	ands	r3, r2
 8002534:	d003      	beq.n	800253e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4313      	orrs	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800253e:	4b2a      	ldr	r3, [pc, #168]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002544:	4b28      	ldr	r3, [pc, #160]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	43da      	mvns	r2, r3
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	4013      	ands	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	2380      	movs	r3, #128	@ 0x80
 800255a:	039b      	lsls	r3, r3, #14
 800255c:	4013      	ands	r3, r2
 800255e:	d003      	beq.n	8002568 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002568:	4b1f      	ldr	r3, [pc, #124]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800256e:	4a1e      	ldr	r2, [pc, #120]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 8002570:	2384      	movs	r3, #132	@ 0x84
 8002572:	58d3      	ldr	r3, [r2, r3]
 8002574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	43da      	mvns	r2, r3
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	2380      	movs	r3, #128	@ 0x80
 8002586:	029b      	lsls	r3, r3, #10
 8002588:	4013      	ands	r3, r2
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002594:	4914      	ldr	r1, [pc, #80]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 8002596:	2284      	movs	r2, #132	@ 0x84
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800259c:	4a12      	ldr	r2, [pc, #72]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	58d3      	ldr	r3, [r2, r3]
 80025a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	43da      	mvns	r2, r3
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	2380      	movs	r3, #128	@ 0x80
 80025b4:	025b      	lsls	r3, r3, #9
 80025b6:	4013      	ands	r3, r2
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025c2:	4909      	ldr	r1, [pc, #36]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 80025c4:	2280      	movs	r2, #128	@ 0x80
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	3301      	adds	r3, #1
 80025ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	40da      	lsrs	r2, r3
 80025d8:	1e13      	subs	r3, r2, #0
 80025da:	d000      	beq.n	80025de <HAL_GPIO_Init+0x2ae>
 80025dc:	e6b0      	b.n	8002340 <HAL_GPIO_Init+0x10>
  }
}
 80025de:	46c0      	nop			@ (mov r8, r8)
 80025e0:	46c0      	nop			@ (mov r8, r8)
 80025e2:	46bd      	mov	sp, r7
 80025e4:	b006      	add	sp, #24
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40021800 	.word	0x40021800
 80025ec:	50000400 	.word	0x50000400
 80025f0:	50000800 	.word	0x50000800
 80025f4:	50000c00 	.word	0x50000c00

080025f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	0008      	movs	r0, r1
 8002602:	0011      	movs	r1, r2
 8002604:	1cbb      	adds	r3, r7, #2
 8002606:	1c02      	adds	r2, r0, #0
 8002608:	801a      	strh	r2, [r3, #0]
 800260a:	1c7b      	adds	r3, r7, #1
 800260c:	1c0a      	adds	r2, r1, #0
 800260e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002610:	1c7b      	adds	r3, r7, #1
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d004      	beq.n	8002622 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002618:	1cbb      	adds	r3, r7, #2
 800261a:	881a      	ldrh	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002620:	e003      	b.n	800262a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002622:	1cbb      	adds	r3, r7, #2
 8002624:	881a      	ldrh	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800262a:	46c0      	nop			@ (mov r8, r8)
 800262c:	46bd      	mov	sp, r7
 800262e:	b002      	add	sp, #8
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b084      	sub	sp, #16
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
 800263a:	000a      	movs	r2, r1
 800263c:	1cbb      	adds	r3, r7, #2
 800263e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002646:	1cbb      	adds	r3, r7, #2
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4013      	ands	r3, r2
 800264e:	041a      	lsls	r2, r3, #16
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	43db      	mvns	r3, r3
 8002654:	1cb9      	adds	r1, r7, #2
 8002656:	8809      	ldrh	r1, [r1, #0]
 8002658:	400b      	ands	r3, r1
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	619a      	str	r2, [r3, #24]
}
 8002660:	46c0      	nop			@ (mov r8, r8)
 8002662:	46bd      	mov	sp, r7
 8002664:	b004      	add	sp, #16
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002670:	4b19      	ldr	r3, [pc, #100]	@ (80026d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a19      	ldr	r2, [pc, #100]	@ (80026dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002676:	4013      	ands	r3, r2
 8002678:	0019      	movs	r1, r3
 800267a:	4b17      	ldr	r3, [pc, #92]	@ (80026d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	430a      	orrs	r2, r1
 8002680:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	2380      	movs	r3, #128	@ 0x80
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	429a      	cmp	r2, r3
 800268a:	d11f      	bne.n	80026cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800268c:	4b14      	ldr	r3, [pc, #80]	@ (80026e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	0013      	movs	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	189b      	adds	r3, r3, r2
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	4912      	ldr	r1, [pc, #72]	@ (80026e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800269a:	0018      	movs	r0, r3
 800269c:	f7fd fd3c 	bl	8000118 <__udivsi3>
 80026a0:	0003      	movs	r3, r0
 80026a2:	3301      	adds	r3, #1
 80026a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026a6:	e008      	b.n	80026ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	3b01      	subs	r3, #1
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	e001      	b.n	80026ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e009      	b.n	80026ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026ba:	4b07      	ldr	r3, [pc, #28]	@ (80026d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80026bc:	695a      	ldr	r2, [r3, #20]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	401a      	ands	r2, r3
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d0ed      	beq.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	0018      	movs	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b004      	add	sp, #16
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			@ (mov r8, r8)
 80026d8:	40007000 	.word	0x40007000
 80026dc:	fffff9ff 	.word	0xfffff9ff
 80026e0:	20000000 	.word	0x20000000
 80026e4:	000f4240 	.word	0x000f4240

080026e8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80026ec:	4b03      	ldr	r3, [pc, #12]	@ (80026fc <LL_RCC_GetAPB1Prescaler+0x14>)
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	23e0      	movs	r3, #224	@ 0xe0
 80026f2:	01db      	lsls	r3, r3, #7
 80026f4:	4013      	ands	r3, r2
}
 80026f6:	0018      	movs	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021000 	.word	0x40021000

08002700 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b088      	sub	sp, #32
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e2fe      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2201      	movs	r2, #1
 8002718:	4013      	ands	r3, r2
 800271a:	d100      	bne.n	800271e <HAL_RCC_OscConfig+0x1e>
 800271c:	e07c      	b.n	8002818 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800271e:	4bc3      	ldr	r3, [pc, #780]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	2238      	movs	r2, #56	@ 0x38
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002728:	4bc0      	ldr	r3, [pc, #768]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	2203      	movs	r2, #3
 800272e:	4013      	ands	r3, r2
 8002730:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	2b10      	cmp	r3, #16
 8002736:	d102      	bne.n	800273e <HAL_RCC_OscConfig+0x3e>
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	2b03      	cmp	r3, #3
 800273c:	d002      	beq.n	8002744 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	2b08      	cmp	r3, #8
 8002742:	d10b      	bne.n	800275c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002744:	4bb9      	ldr	r3, [pc, #740]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2380      	movs	r3, #128	@ 0x80
 800274a:	029b      	lsls	r3, r3, #10
 800274c:	4013      	ands	r3, r2
 800274e:	d062      	beq.n	8002816 <HAL_RCC_OscConfig+0x116>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d15e      	bne.n	8002816 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e2d9      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685a      	ldr	r2, [r3, #4]
 8002760:	2380      	movs	r3, #128	@ 0x80
 8002762:	025b      	lsls	r3, r3, #9
 8002764:	429a      	cmp	r2, r3
 8002766:	d107      	bne.n	8002778 <HAL_RCC_OscConfig+0x78>
 8002768:	4bb0      	ldr	r3, [pc, #704]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4baf      	ldr	r3, [pc, #700]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800276e:	2180      	movs	r1, #128	@ 0x80
 8002770:	0249      	lsls	r1, r1, #9
 8002772:	430a      	orrs	r2, r1
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	e020      	b.n	80027ba <HAL_RCC_OscConfig+0xba>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	23a0      	movs	r3, #160	@ 0xa0
 800277e:	02db      	lsls	r3, r3, #11
 8002780:	429a      	cmp	r2, r3
 8002782:	d10e      	bne.n	80027a2 <HAL_RCC_OscConfig+0xa2>
 8002784:	4ba9      	ldr	r3, [pc, #676]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	4ba8      	ldr	r3, [pc, #672]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800278a:	2180      	movs	r1, #128	@ 0x80
 800278c:	02c9      	lsls	r1, r1, #11
 800278e:	430a      	orrs	r2, r1
 8002790:	601a      	str	r2, [r3, #0]
 8002792:	4ba6      	ldr	r3, [pc, #664]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	4ba5      	ldr	r3, [pc, #660]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002798:	2180      	movs	r1, #128	@ 0x80
 800279a:	0249      	lsls	r1, r1, #9
 800279c:	430a      	orrs	r2, r1
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	e00b      	b.n	80027ba <HAL_RCC_OscConfig+0xba>
 80027a2:	4ba2      	ldr	r3, [pc, #648]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4ba1      	ldr	r3, [pc, #644]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027a8:	49a1      	ldr	r1, [pc, #644]	@ (8002a30 <HAL_RCC_OscConfig+0x330>)
 80027aa:	400a      	ands	r2, r1
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	4b9f      	ldr	r3, [pc, #636]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b9e      	ldr	r3, [pc, #632]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027b4:	499f      	ldr	r1, [pc, #636]	@ (8002a34 <HAL_RCC_OscConfig+0x334>)
 80027b6:	400a      	ands	r2, r1
 80027b8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d014      	beq.n	80027ec <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fba5 	bl	8000f10 <HAL_GetTick>
 80027c6:	0003      	movs	r3, r0
 80027c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027cc:	f7fe fba0 	bl	8000f10 <HAL_GetTick>
 80027d0:	0002      	movs	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	@ 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e298      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027de:	4b93      	ldr	r3, [pc, #588]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	2380      	movs	r3, #128	@ 0x80
 80027e4:	029b      	lsls	r3, r3, #10
 80027e6:	4013      	ands	r3, r2
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0xcc>
 80027ea:	e015      	b.n	8002818 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ec:	f7fe fb90 	bl	8000f10 <HAL_GetTick>
 80027f0:	0003      	movs	r3, r0
 80027f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027f4:	e008      	b.n	8002808 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f6:	f7fe fb8b 	bl	8000f10 <HAL_GetTick>
 80027fa:	0002      	movs	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b64      	cmp	r3, #100	@ 0x64
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e283      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002808:	4b88      	ldr	r3, [pc, #544]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	2380      	movs	r3, #128	@ 0x80
 800280e:	029b      	lsls	r3, r3, #10
 8002810:	4013      	ands	r3, r2
 8002812:	d1f0      	bne.n	80027f6 <HAL_RCC_OscConfig+0xf6>
 8002814:	e000      	b.n	8002818 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002816:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2202      	movs	r2, #2
 800281e:	4013      	ands	r3, r2
 8002820:	d100      	bne.n	8002824 <HAL_RCC_OscConfig+0x124>
 8002822:	e099      	b.n	8002958 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002824:	4b81      	ldr	r3, [pc, #516]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2238      	movs	r2, #56	@ 0x38
 800282a:	4013      	ands	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800282e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	2203      	movs	r2, #3
 8002834:	4013      	ands	r3, r2
 8002836:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	2b10      	cmp	r3, #16
 800283c:	d102      	bne.n	8002844 <HAL_RCC_OscConfig+0x144>
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	2b02      	cmp	r3, #2
 8002842:	d002      	beq.n	800284a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d135      	bne.n	80028b6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800284a:	4b78      	ldr	r3, [pc, #480]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	2380      	movs	r3, #128	@ 0x80
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	4013      	ands	r3, r2
 8002854:	d005      	beq.n	8002862 <HAL_RCC_OscConfig+0x162>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e256      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002862:	4b72      	ldr	r3, [pc, #456]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	4a74      	ldr	r2, [pc, #464]	@ (8002a38 <HAL_RCC_OscConfig+0x338>)
 8002868:	4013      	ands	r3, r2
 800286a:	0019      	movs	r1, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	695b      	ldr	r3, [r3, #20]
 8002870:	021a      	lsls	r2, r3, #8
 8002872:	4b6e      	ldr	r3, [pc, #440]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002874:	430a      	orrs	r2, r1
 8002876:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d112      	bne.n	80028a4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800287e:	4b6b      	ldr	r3, [pc, #428]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a6e      	ldr	r2, [pc, #440]	@ (8002a3c <HAL_RCC_OscConfig+0x33c>)
 8002884:	4013      	ands	r3, r2
 8002886:	0019      	movs	r1, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	4b67      	ldr	r3, [pc, #412]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800288e:	430a      	orrs	r2, r1
 8002890:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002892:	4b66      	ldr	r3, [pc, #408]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	0adb      	lsrs	r3, r3, #11
 8002898:	2207      	movs	r2, #7
 800289a:	4013      	ands	r3, r2
 800289c:	4a68      	ldr	r2, [pc, #416]	@ (8002a40 <HAL_RCC_OscConfig+0x340>)
 800289e:	40da      	lsrs	r2, r3
 80028a0:	4b68      	ldr	r3, [pc, #416]	@ (8002a44 <HAL_RCC_OscConfig+0x344>)
 80028a2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028a4:	4b68      	ldr	r3, [pc, #416]	@ (8002a48 <HAL_RCC_OscConfig+0x348>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	0018      	movs	r0, r3
 80028aa:	f7fe fad5 	bl	8000e58 <HAL_InitTick>
 80028ae:	1e03      	subs	r3, r0, #0
 80028b0:	d051      	beq.n	8002956 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e22c      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d030      	beq.n	8002920 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80028be:	4b5b      	ldr	r3, [pc, #364]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a5e      	ldr	r2, [pc, #376]	@ (8002a3c <HAL_RCC_OscConfig+0x33c>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	0019      	movs	r1, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	4b57      	ldr	r3, [pc, #348]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028ce:	430a      	orrs	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80028d2:	4b56      	ldr	r3, [pc, #344]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	4b55      	ldr	r3, [pc, #340]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028d8:	2180      	movs	r1, #128	@ 0x80
 80028da:	0049      	lsls	r1, r1, #1
 80028dc:	430a      	orrs	r2, r1
 80028de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fb16 	bl	8000f10 <HAL_GetTick>
 80028e4:	0003      	movs	r3, r0
 80028e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ea:	f7fe fb11 	bl	8000f10 <HAL_GetTick>
 80028ee:	0002      	movs	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e209      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	2380      	movs	r3, #128	@ 0x80
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4013      	ands	r3, r2
 8002906:	d0f0      	beq.n	80028ea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002908:	4b48      	ldr	r3, [pc, #288]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a38 <HAL_RCC_OscConfig+0x338>)
 800290e:	4013      	ands	r3, r2
 8002910:	0019      	movs	r1, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	021a      	lsls	r2, r3, #8
 8002918:	4b44      	ldr	r3, [pc, #272]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800291a:	430a      	orrs	r2, r1
 800291c:	605a      	str	r2, [r3, #4]
 800291e:	e01b      	b.n	8002958 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002920:	4b42      	ldr	r3, [pc, #264]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b41      	ldr	r3, [pc, #260]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002926:	4949      	ldr	r1, [pc, #292]	@ (8002a4c <HAL_RCC_OscConfig+0x34c>)
 8002928:	400a      	ands	r2, r1
 800292a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292c:	f7fe faf0 	bl	8000f10 <HAL_GetTick>
 8002930:	0003      	movs	r3, r0
 8002932:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002936:	f7fe faeb 	bl	8000f10 <HAL_GetTick>
 800293a:	0002      	movs	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e1e3      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002948:	4b38      	ldr	r3, [pc, #224]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	2380      	movs	r3, #128	@ 0x80
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4013      	ands	r3, r2
 8002952:	d1f0      	bne.n	8002936 <HAL_RCC_OscConfig+0x236>
 8002954:	e000      	b.n	8002958 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002956:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2208      	movs	r2, #8
 800295e:	4013      	ands	r3, r2
 8002960:	d047      	beq.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002962:	4b32      	ldr	r3, [pc, #200]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2238      	movs	r2, #56	@ 0x38
 8002968:	4013      	ands	r3, r2
 800296a:	2b18      	cmp	r3, #24
 800296c:	d10a      	bne.n	8002984 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800296e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002972:	2202      	movs	r2, #2
 8002974:	4013      	ands	r3, r2
 8002976:	d03c      	beq.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d138      	bne.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e1c5      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d019      	beq.n	80029c0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800298c:	4b27      	ldr	r3, [pc, #156]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800298e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002990:	4b26      	ldr	r3, [pc, #152]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002992:	2101      	movs	r1, #1
 8002994:	430a      	orrs	r2, r1
 8002996:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7fe faba 	bl	8000f10 <HAL_GetTick>
 800299c:	0003      	movs	r3, r0
 800299e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029a0:	e008      	b.n	80029b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a2:	f7fe fab5 	bl	8000f10 <HAL_GetTick>
 80029a6:	0002      	movs	r2, r0
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e1ad      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029b4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b8:	2202      	movs	r2, #2
 80029ba:	4013      	ands	r3, r2
 80029bc:	d0f1      	beq.n	80029a2 <HAL_RCC_OscConfig+0x2a2>
 80029be:	e018      	b.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80029c0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80029c4:	4b19      	ldr	r3, [pc, #100]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029c6:	2101      	movs	r1, #1
 80029c8:	438a      	bics	r2, r1
 80029ca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7fe faa0 	bl	8000f10 <HAL_GetTick>
 80029d0:	0003      	movs	r3, r0
 80029d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d6:	f7fe fa9b 	bl	8000f10 <HAL_GetTick>
 80029da:	0002      	movs	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e193      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029e8:	4b10      	ldr	r3, [pc, #64]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ec:	2202      	movs	r2, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	d1f1      	bne.n	80029d6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2204      	movs	r2, #4
 80029f8:	4013      	ands	r3, r2
 80029fa:	d100      	bne.n	80029fe <HAL_RCC_OscConfig+0x2fe>
 80029fc:	e0c6      	b.n	8002b8c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029fe:	231f      	movs	r3, #31
 8002a00:	18fb      	adds	r3, r7, r3
 8002a02:	2200      	movs	r2, #0
 8002a04:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002a06:	4b09      	ldr	r3, [pc, #36]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2238      	movs	r2, #56	@ 0x38
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	2b20      	cmp	r3, #32
 8002a10:	d11e      	bne.n	8002a50 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002a12:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a16:	2202      	movs	r2, #2
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d100      	bne.n	8002a1e <HAL_RCC_OscConfig+0x31e>
 8002a1c:	e0b6      	b.n	8002b8c <HAL_RCC_OscConfig+0x48c>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d000      	beq.n	8002a28 <HAL_RCC_OscConfig+0x328>
 8002a26:	e0b1      	b.n	8002b8c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e171      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	fffeffff 	.word	0xfffeffff
 8002a34:	fffbffff 	.word	0xfffbffff
 8002a38:	ffff80ff 	.word	0xffff80ff
 8002a3c:	ffffc7ff 	.word	0xffffc7ff
 8002a40:	00f42400 	.word	0x00f42400
 8002a44:	20000000 	.word	0x20000000
 8002a48:	20000004 	.word	0x20000004
 8002a4c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a50:	4bb1      	ldr	r3, [pc, #708]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002a52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	055b      	lsls	r3, r3, #21
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d101      	bne.n	8002a60 <HAL_RCC_OscConfig+0x360>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e000      	b.n	8002a62 <HAL_RCC_OscConfig+0x362>
 8002a60:	2300      	movs	r3, #0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d011      	beq.n	8002a8a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002a66:	4bac      	ldr	r3, [pc, #688]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002a68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a6a:	4bab      	ldr	r3, [pc, #684]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002a6c:	2180      	movs	r1, #128	@ 0x80
 8002a6e:	0549      	lsls	r1, r1, #21
 8002a70:	430a      	orrs	r2, r1
 8002a72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a74:	4ba8      	ldr	r3, [pc, #672]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002a76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a78:	2380      	movs	r3, #128	@ 0x80
 8002a7a:	055b      	lsls	r3, r3, #21
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002a82:	231f      	movs	r3, #31
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	2201      	movs	r2, #1
 8002a88:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a8a:	4ba4      	ldr	r3, [pc, #656]	@ (8002d1c <HAL_RCC_OscConfig+0x61c>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	2380      	movs	r3, #128	@ 0x80
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4013      	ands	r3, r2
 8002a94:	d11a      	bne.n	8002acc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a96:	4ba1      	ldr	r3, [pc, #644]	@ (8002d1c <HAL_RCC_OscConfig+0x61c>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	4ba0      	ldr	r3, [pc, #640]	@ (8002d1c <HAL_RCC_OscConfig+0x61c>)
 8002a9c:	2180      	movs	r1, #128	@ 0x80
 8002a9e:	0049      	lsls	r1, r1, #1
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002aa4:	f7fe fa34 	bl	8000f10 <HAL_GetTick>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aae:	f7fe fa2f 	bl	8000f10 <HAL_GetTick>
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e127      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ac0:	4b96      	ldr	r3, [pc, #600]	@ (8002d1c <HAL_RCC_OscConfig+0x61c>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	2380      	movs	r3, #128	@ 0x80
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d0f0      	beq.n	8002aae <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d106      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x3e2>
 8002ad4:	4b90      	ldr	r3, [pc, #576]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002ad6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ad8:	4b8f      	ldr	r3, [pc, #572]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002ada:	2101      	movs	r1, #1
 8002adc:	430a      	orrs	r2, r1
 8002ade:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ae0:	e01c      	b.n	8002b1c <HAL_RCC_OscConfig+0x41c>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	2b05      	cmp	r3, #5
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCC_OscConfig+0x404>
 8002aea:	4b8b      	ldr	r3, [pc, #556]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002aec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002aee:	4b8a      	ldr	r3, [pc, #552]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002af0:	2104      	movs	r1, #4
 8002af2:	430a      	orrs	r2, r1
 8002af4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002af6:	4b88      	ldr	r3, [pc, #544]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002af8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002afa:	4b87      	ldr	r3, [pc, #540]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002afc:	2101      	movs	r1, #1
 8002afe:	430a      	orrs	r2, r1
 8002b00:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b02:	e00b      	b.n	8002b1c <HAL_RCC_OscConfig+0x41c>
 8002b04:	4b84      	ldr	r3, [pc, #528]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b08:	4b83      	ldr	r3, [pc, #524]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	438a      	bics	r2, r1
 8002b0e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b10:	4b81      	ldr	r3, [pc, #516]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b14:	4b80      	ldr	r3, [pc, #512]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b16:	2104      	movs	r1, #4
 8002b18:	438a      	bics	r2, r1
 8002b1a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d014      	beq.n	8002b4e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7fe f9f4 	bl	8000f10 <HAL_GetTick>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2c:	e009      	b.n	8002b42 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2e:	f7fe f9ef 	bl	8000f10 <HAL_GetTick>
 8002b32:	0002      	movs	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	4a79      	ldr	r2, [pc, #484]	@ (8002d20 <HAL_RCC_OscConfig+0x620>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e0e6      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b42:	4b75      	ldr	r3, [pc, #468]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b46:	2202      	movs	r2, #2
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d0f0      	beq.n	8002b2e <HAL_RCC_OscConfig+0x42e>
 8002b4c:	e013      	b.n	8002b76 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe f9df 	bl	8000f10 <HAL_GetTick>
 8002b52:	0003      	movs	r3, r0
 8002b54:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b56:	e009      	b.n	8002b6c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b58:	f7fe f9da 	bl	8000f10 <HAL_GetTick>
 8002b5c:	0002      	movs	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	4a6f      	ldr	r2, [pc, #444]	@ (8002d20 <HAL_RCC_OscConfig+0x620>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e0d1      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b6c:	4b6a      	ldr	r3, [pc, #424]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b70:	2202      	movs	r2, #2
 8002b72:	4013      	ands	r3, r2
 8002b74:	d1f0      	bne.n	8002b58 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002b76:	231f      	movs	r3, #31
 8002b78:	18fb      	adds	r3, r7, r3
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d105      	bne.n	8002b8c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002b80:	4b65      	ldr	r3, [pc, #404]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b84:	4b64      	ldr	r3, [pc, #400]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b86:	4967      	ldr	r1, [pc, #412]	@ (8002d24 <HAL_RCC_OscConfig+0x624>)
 8002b88:	400a      	ands	r2, r1
 8002b8a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d100      	bne.n	8002b96 <HAL_RCC_OscConfig+0x496>
 8002b94:	e0bb      	b.n	8002d0e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b96:	4b60      	ldr	r3, [pc, #384]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	2238      	movs	r2, #56	@ 0x38
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b10      	cmp	r3, #16
 8002ba0:	d100      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x4a4>
 8002ba2:	e07b      	b.n	8002c9c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d156      	bne.n	8002c5a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bac:	4b5a      	ldr	r3, [pc, #360]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b59      	ldr	r3, [pc, #356]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002bb2:	495d      	ldr	r1, [pc, #372]	@ (8002d28 <HAL_RCC_OscConfig+0x628>)
 8002bb4:	400a      	ands	r2, r1
 8002bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe f9aa 	bl	8000f10 <HAL_GetTick>
 8002bbc:	0003      	movs	r3, r0
 8002bbe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc2:	f7fe f9a5 	bl	8000f10 <HAL_GetTick>
 8002bc6:	0002      	movs	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e09d      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd4:	4b50      	ldr	r3, [pc, #320]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	2380      	movs	r3, #128	@ 0x80
 8002bda:	049b      	lsls	r3, r3, #18
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d1f0      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002be0:	4b4d      	ldr	r3, [pc, #308]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	4a51      	ldr	r2, [pc, #324]	@ (8002d2c <HAL_RCC_OscConfig+0x62c>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	0019      	movs	r1, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1a      	ldr	r2, [r3, #32]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf8:	021b      	lsls	r3, r3, #8
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c00:	431a      	orrs	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	4b42      	ldr	r3, [pc, #264]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c10:	430a      	orrs	r2, r1
 8002c12:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c14:	4b40      	ldr	r3, [pc, #256]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	4b3f      	ldr	r3, [pc, #252]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c1a:	2180      	movs	r1, #128	@ 0x80
 8002c1c:	0449      	lsls	r1, r1, #17
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002c22:	4b3d      	ldr	r3, [pc, #244]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	4b3c      	ldr	r3, [pc, #240]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c28:	2180      	movs	r1, #128	@ 0x80
 8002c2a:	0549      	lsls	r1, r1, #21
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c30:	f7fe f96e 	bl	8000f10 <HAL_GetTick>
 8002c34:	0003      	movs	r3, r0
 8002c36:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3a:	f7fe f969 	bl	8000f10 <HAL_GetTick>
 8002c3e:	0002      	movs	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e061      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c4c:	4b32      	ldr	r3, [pc, #200]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	2380      	movs	r3, #128	@ 0x80
 8002c52:	049b      	lsls	r3, r3, #18
 8002c54:	4013      	ands	r3, r2
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCC_OscConfig+0x53a>
 8002c58:	e059      	b.n	8002d0e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c60:	4931      	ldr	r1, [pc, #196]	@ (8002d28 <HAL_RCC_OscConfig+0x628>)
 8002c62:	400a      	ands	r2, r1
 8002c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c66:	f7fe f953 	bl	8000f10 <HAL_GetTick>
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c70:	f7fe f94e 	bl	8000f10 <HAL_GetTick>
 8002c74:	0002      	movs	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e046      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c82:	4b25      	ldr	r3, [pc, #148]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	2380      	movs	r3, #128	@ 0x80
 8002c88:	049b      	lsls	r3, r3, #18
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d1f0      	bne.n	8002c70 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002c8e:	4b22      	ldr	r3, [pc, #136]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c90:	68da      	ldr	r2, [r3, #12]
 8002c92:	4b21      	ldr	r3, [pc, #132]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002c94:	4926      	ldr	r1, [pc, #152]	@ (8002d30 <HAL_RCC_OscConfig+0x630>)
 8002c96:	400a      	ands	r2, r1
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	e038      	b.n	8002d0e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e033      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	2203      	movs	r2, #3
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d126      	bne.n	8002d0a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	2270      	movs	r2, #112	@ 0x70
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d11f      	bne.n	8002d0a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	23fe      	movs	r3, #254	@ 0xfe
 8002cce:	01db      	lsls	r3, r3, #7
 8002cd0:	401a      	ands	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d116      	bne.n	8002d0a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	23f8      	movs	r3, #248	@ 0xf8
 8002ce0:	039b      	lsls	r3, r3, #14
 8002ce2:	401a      	ands	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d10e      	bne.n	8002d0a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	23e0      	movs	r3, #224	@ 0xe0
 8002cf0:	051b      	lsls	r3, r3, #20
 8002cf2:	401a      	ands	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d106      	bne.n	8002d0a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	0f5b      	lsrs	r3, r3, #29
 8002d00:	075a      	lsls	r2, r3, #29
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d001      	beq.n	8002d0e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	0018      	movs	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b008      	add	sp, #32
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	40007000 	.word	0x40007000
 8002d20:	00001388 	.word	0x00001388
 8002d24:	efffffff 	.word	0xefffffff
 8002d28:	feffffff 	.word	0xfeffffff
 8002d2c:	11c1808c 	.word	0x11c1808c
 8002d30:	eefefffc 	.word	0xeefefffc

08002d34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0e9      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d48:	4b76      	ldr	r3, [pc, #472]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2207      	movs	r2, #7
 8002d4e:	4013      	ands	r3, r2
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d91e      	bls.n	8002d94 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d56:	4b73      	ldr	r3, [pc, #460]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2207      	movs	r2, #7
 8002d5c:	4393      	bics	r3, r2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	4b70      	ldr	r3, [pc, #448]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d68:	f7fe f8d2 	bl	8000f10 <HAL_GetTick>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d70:	e009      	b.n	8002d86 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d72:	f7fe f8cd 	bl	8000f10 <HAL_GetTick>
 8002d76:	0002      	movs	r2, r0
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	4a6a      	ldr	r2, [pc, #424]	@ (8002f28 <HAL_RCC_ClockConfig+0x1f4>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e0ca      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d86:	4b67      	ldr	r3, [pc, #412]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2207      	movs	r2, #7
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	683a      	ldr	r2, [r7, #0]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d1ee      	bne.n	8002d72 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2202      	movs	r2, #2
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	d015      	beq.n	8002dca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2204      	movs	r2, #4
 8002da4:	4013      	ands	r3, r2
 8002da6:	d006      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002da8:	4b60      	ldr	r3, [pc, #384]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	4b5f      	ldr	r3, [pc, #380]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002dae:	21e0      	movs	r1, #224	@ 0xe0
 8002db0:	01c9      	lsls	r1, r1, #7
 8002db2:	430a      	orrs	r2, r1
 8002db4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db6:	4b5d      	ldr	r3, [pc, #372]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	4a5d      	ldr	r2, [pc, #372]	@ (8002f30 <HAL_RCC_ClockConfig+0x1fc>)
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	4b59      	ldr	r3, [pc, #356]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d057      	beq.n	8002e84 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d107      	bne.n	8002dec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ddc:	4b53      	ldr	r3, [pc, #332]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	2380      	movs	r3, #128	@ 0x80
 8002de2:	029b      	lsls	r3, r3, #10
 8002de4:	4013      	ands	r3, r2
 8002de6:	d12b      	bne.n	8002e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e097      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d107      	bne.n	8002e04 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df4:	4b4d      	ldr	r3, [pc, #308]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2380      	movs	r3, #128	@ 0x80
 8002dfa:	049b      	lsls	r3, r3, #18
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d11f      	bne.n	8002e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e08b      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d107      	bne.n	8002e1c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e0c:	4b47      	ldr	r3, [pc, #284]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2380      	movs	r3, #128	@ 0x80
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	4013      	ands	r3, r2
 8002e16:	d113      	bne.n	8002e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e07f      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b03      	cmp	r3, #3
 8002e22:	d106      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e24:	4b41      	ldr	r3, [pc, #260]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e28:	2202      	movs	r2, #2
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d108      	bne.n	8002e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e074      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e32:	4b3e      	ldr	r3, [pc, #248]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e36:	2202      	movs	r2, #2
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d101      	bne.n	8002e40 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e06d      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e40:	4b3a      	ldr	r3, [pc, #232]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2207      	movs	r2, #7
 8002e46:	4393      	bics	r3, r2
 8002e48:	0019      	movs	r1, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	4b37      	ldr	r3, [pc, #220]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002e50:	430a      	orrs	r2, r1
 8002e52:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e54:	f7fe f85c 	bl	8000f10 <HAL_GetTick>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5c:	e009      	b.n	8002e72 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e5e:	f7fe f857 	bl	8000f10 <HAL_GetTick>
 8002e62:	0002      	movs	r2, r0
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	4a2f      	ldr	r2, [pc, #188]	@ (8002f28 <HAL_RCC_ClockConfig+0x1f4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e054      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e72:	4b2e      	ldr	r3, [pc, #184]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2238      	movs	r2, #56	@ 0x38
 8002e78:	401a      	ands	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d1ec      	bne.n	8002e5e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e84:	4b27      	ldr	r3, [pc, #156]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2207      	movs	r2, #7
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d21e      	bcs.n	8002ed0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e92:	4b24      	ldr	r3, [pc, #144]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2207      	movs	r2, #7
 8002e98:	4393      	bics	r3, r2
 8002e9a:	0019      	movs	r1, r3
 8002e9c:	4b21      	ldr	r3, [pc, #132]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ea4:	f7fe f834 	bl	8000f10 <HAL_GetTick>
 8002ea8:	0003      	movs	r3, r0
 8002eaa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002eac:	e009      	b.n	8002ec2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eae:	f7fe f82f 	bl	8000f10 <HAL_GetTick>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8002f28 <HAL_RCC_ClockConfig+0x1f4>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e02c      	b.n	8002f1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ec2:	4b18      	ldr	r3, [pc, #96]	@ (8002f24 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2207      	movs	r2, #7
 8002ec8:	4013      	ands	r3, r2
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d1ee      	bne.n	8002eae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	d009      	beq.n	8002eee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002eda:	4b14      	ldr	r3, [pc, #80]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	4a15      	ldr	r2, [pc, #84]	@ (8002f34 <HAL_RCC_ClockConfig+0x200>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	4b10      	ldr	r3, [pc, #64]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002eea:	430a      	orrs	r2, r1
 8002eec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002eee:	f000 f829 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 8002ef2:	0001      	movs	r1, r0
 8002ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8002f2c <HAL_RCC_ClockConfig+0x1f8>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	0a1b      	lsrs	r3, r3, #8
 8002efa:	220f      	movs	r2, #15
 8002efc:	401a      	ands	r2, r3
 8002efe:	4b0e      	ldr	r3, [pc, #56]	@ (8002f38 <HAL_RCC_ClockConfig+0x204>)
 8002f00:	0092      	lsls	r2, r2, #2
 8002f02:	58d3      	ldr	r3, [r2, r3]
 8002f04:	221f      	movs	r2, #31
 8002f06:	4013      	ands	r3, r2
 8002f08:	000a      	movs	r2, r1
 8002f0a:	40da      	lsrs	r2, r3
 8002f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f3c <HAL_RCC_ClockConfig+0x208>)
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f10:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <HAL_RCC_ClockConfig+0x20c>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f7fd ff9f 	bl	8000e58 <HAL_InitTick>
 8002f1a:	0003      	movs	r3, r0
}
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b004      	add	sp, #16
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40022000 	.word	0x40022000
 8002f28:	00001388 	.word	0x00001388
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	fffff0ff 	.word	0xfffff0ff
 8002f34:	ffff8fff 	.word	0xffff8fff
 8002f38:	0800607c 	.word	0x0800607c
 8002f3c:	20000000 	.word	0x20000000
 8002f40:	20000004 	.word	0x20000004

08002f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f4a:	4b3c      	ldr	r3, [pc, #240]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2238      	movs	r2, #56	@ 0x38
 8002f50:	4013      	ands	r3, r2
 8002f52:	d10f      	bne.n	8002f74 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002f54:	4b39      	ldr	r3, [pc, #228]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	0adb      	lsrs	r3, r3, #11
 8002f5a:	2207      	movs	r2, #7
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	2201      	movs	r2, #1
 8002f60:	409a      	lsls	r2, r3
 8002f62:	0013      	movs	r3, r2
 8002f64:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002f66:	6839      	ldr	r1, [r7, #0]
 8002f68:	4835      	ldr	r0, [pc, #212]	@ (8003040 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f6a:	f7fd f8d5 	bl	8000118 <__udivsi3>
 8002f6e:	0003      	movs	r3, r0
 8002f70:	613b      	str	r3, [r7, #16]
 8002f72:	e05d      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f74:	4b31      	ldr	r3, [pc, #196]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	2238      	movs	r2, #56	@ 0x38
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d102      	bne.n	8002f86 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f80:	4b30      	ldr	r3, [pc, #192]	@ (8003044 <HAL_RCC_GetSysClockFreq+0x100>)
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	e054      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f86:	4b2d      	ldr	r3, [pc, #180]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2238      	movs	r2, #56	@ 0x38
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	2b10      	cmp	r3, #16
 8002f90:	d138      	bne.n	8003004 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002f92:	4b2a      	ldr	r3, [pc, #168]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2203      	movs	r2, #3
 8002f98:	4013      	ands	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f9c:	4b27      	ldr	r3, [pc, #156]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	091b      	lsrs	r3, r3, #4
 8002fa2:	2207      	movs	r2, #7
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d10d      	bne.n	8002fcc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fb0:	68b9      	ldr	r1, [r7, #8]
 8002fb2:	4824      	ldr	r0, [pc, #144]	@ (8003044 <HAL_RCC_GetSysClockFreq+0x100>)
 8002fb4:	f7fd f8b0 	bl	8000118 <__udivsi3>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	0019      	movs	r1, r3
 8002fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	0a1b      	lsrs	r3, r3, #8
 8002fc2:	227f      	movs	r2, #127	@ 0x7f
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	434b      	muls	r3, r1
 8002fc8:	617b      	str	r3, [r7, #20]
        break;
 8002fca:	e00d      	b.n	8002fe8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002fcc:	68b9      	ldr	r1, [r7, #8]
 8002fce:	481c      	ldr	r0, [pc, #112]	@ (8003040 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002fd0:	f7fd f8a2 	bl	8000118 <__udivsi3>
 8002fd4:	0003      	movs	r3, r0
 8002fd6:	0019      	movs	r1, r3
 8002fd8:	4b18      	ldr	r3, [pc, #96]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	0a1b      	lsrs	r3, r3, #8
 8002fde:	227f      	movs	r2, #127	@ 0x7f
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	434b      	muls	r3, r1
 8002fe4:	617b      	str	r3, [r7, #20]
        break;
 8002fe6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002fe8:	4b14      	ldr	r3, [pc, #80]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	0f5b      	lsrs	r3, r3, #29
 8002fee:	2207      	movs	r2, #7
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	6978      	ldr	r0, [r7, #20]
 8002ffa:	f7fd f88d 	bl	8000118 <__udivsi3>
 8002ffe:	0003      	movs	r3, r0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	e015      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003004:	4b0d      	ldr	r3, [pc, #52]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2238      	movs	r2, #56	@ 0x38
 800300a:	4013      	ands	r3, r2
 800300c:	2b20      	cmp	r3, #32
 800300e:	d103      	bne.n	8003018 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003010:	2380      	movs	r3, #128	@ 0x80
 8003012:	021b      	lsls	r3, r3, #8
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	e00b      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003018:	4b08      	ldr	r3, [pc, #32]	@ (800303c <HAL_RCC_GetSysClockFreq+0xf8>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	2238      	movs	r2, #56	@ 0x38
 800301e:	4013      	ands	r3, r2
 8003020:	2b18      	cmp	r3, #24
 8003022:	d103      	bne.n	800302c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003024:	23fa      	movs	r3, #250	@ 0xfa
 8003026:	01db      	lsls	r3, r3, #7
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	e001      	b.n	8003030 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800302c:	2300      	movs	r3, #0
 800302e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003030:	693b      	ldr	r3, [r7, #16]
}
 8003032:	0018      	movs	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	b006      	add	sp, #24
 8003038:	bd80      	pop	{r7, pc}
 800303a:	46c0      	nop			@ (mov r8, r8)
 800303c:	40021000 	.word	0x40021000
 8003040:	00f42400 	.word	0x00f42400
 8003044:	007a1200 	.word	0x007a1200

08003048 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800304c:	4b02      	ldr	r3, [pc, #8]	@ (8003058 <HAL_RCC_GetHCLKFreq+0x10>)
 800304e:	681b      	ldr	r3, [r3, #0]
}
 8003050:	0018      	movs	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	20000000 	.word	0x20000000

0800305c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800305c:	b5b0      	push	{r4, r5, r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003060:	f7ff fff2 	bl	8003048 <HAL_RCC_GetHCLKFreq>
 8003064:	0004      	movs	r4, r0
 8003066:	f7ff fb3f 	bl	80026e8 <LL_RCC_GetAPB1Prescaler>
 800306a:	0003      	movs	r3, r0
 800306c:	0b1a      	lsrs	r2, r3, #12
 800306e:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003070:	0092      	lsls	r2, r2, #2
 8003072:	58d3      	ldr	r3, [r2, r3]
 8003074:	221f      	movs	r2, #31
 8003076:	4013      	ands	r3, r2
 8003078:	40dc      	lsrs	r4, r3
 800307a:	0023      	movs	r3, r4
}
 800307c:	0018      	movs	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	bdb0      	pop	{r4, r5, r7, pc}
 8003082:	46c0      	nop			@ (mov r8, r8)
 8003084:	080060bc 	.word	0x080060bc

08003088 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003090:	2313      	movs	r3, #19
 8003092:	18fb      	adds	r3, r7, r3
 8003094:	2200      	movs	r2, #0
 8003096:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003098:	2312      	movs	r3, #18
 800309a:	18fb      	adds	r3, r7, r3
 800309c:	2200      	movs	r2, #0
 800309e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	2380      	movs	r3, #128	@ 0x80
 80030a6:	029b      	lsls	r3, r3, #10
 80030a8:	4013      	ands	r3, r2
 80030aa:	d100      	bne.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x26>
 80030ac:	e0a3      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ae:	2011      	movs	r0, #17
 80030b0:	183b      	adds	r3, r7, r0
 80030b2:	2200      	movs	r2, #0
 80030b4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030b6:	4bc3      	ldr	r3, [pc, #780]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030ba:	2380      	movs	r3, #128	@ 0x80
 80030bc:	055b      	lsls	r3, r3, #21
 80030be:	4013      	ands	r3, r2
 80030c0:	d110      	bne.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c2:	4bc0      	ldr	r3, [pc, #768]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030c6:	4bbf      	ldr	r3, [pc, #764]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030c8:	2180      	movs	r1, #128	@ 0x80
 80030ca:	0549      	lsls	r1, r1, #21
 80030cc:	430a      	orrs	r2, r1
 80030ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030d0:	4bbc      	ldr	r3, [pc, #752]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80030d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030d4:	2380      	movs	r3, #128	@ 0x80
 80030d6:	055b      	lsls	r3, r3, #21
 80030d8:	4013      	ands	r3, r2
 80030da:	60bb      	str	r3, [r7, #8]
 80030dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030de:	183b      	adds	r3, r7, r0
 80030e0:	2201      	movs	r2, #1
 80030e2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030e4:	4bb8      	ldr	r3, [pc, #736]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	4bb7      	ldr	r3, [pc, #732]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80030ea:	2180      	movs	r1, #128	@ 0x80
 80030ec:	0049      	lsls	r1, r1, #1
 80030ee:	430a      	orrs	r2, r1
 80030f0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030f2:	f7fd ff0d 	bl	8000f10 <HAL_GetTick>
 80030f6:	0003      	movs	r3, r0
 80030f8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030fa:	e00b      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030fc:	f7fd ff08 	bl	8000f10 <HAL_GetTick>
 8003100:	0002      	movs	r2, r0
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d904      	bls.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800310a:	2313      	movs	r3, #19
 800310c:	18fb      	adds	r3, r7, r3
 800310e:	2203      	movs	r2, #3
 8003110:	701a      	strb	r2, [r3, #0]
        break;
 8003112:	e005      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003114:	4bac      	ldr	r3, [pc, #688]	@ (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	2380      	movs	r3, #128	@ 0x80
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	4013      	ands	r3, r2
 800311e:	d0ed      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003120:	2313      	movs	r3, #19
 8003122:	18fb      	adds	r3, r7, r3
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d154      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800312a:	4ba6      	ldr	r3, [pc, #664]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800312c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800312e:	23c0      	movs	r3, #192	@ 0xc0
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4013      	ands	r3, r2
 8003134:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d019      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	429a      	cmp	r2, r3
 8003144:	d014      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003146:	4b9f      	ldr	r3, [pc, #636]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314a:	4aa0      	ldr	r2, [pc, #640]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800314c:	4013      	ands	r3, r2
 800314e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003150:	4b9c      	ldr	r3, [pc, #624]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003152:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003154:	4b9b      	ldr	r3, [pc, #620]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003156:	2180      	movs	r1, #128	@ 0x80
 8003158:	0249      	lsls	r1, r1, #9
 800315a:	430a      	orrs	r2, r1
 800315c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800315e:	4b99      	ldr	r3, [pc, #612]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003160:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003162:	4b98      	ldr	r3, [pc, #608]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003164:	499a      	ldr	r1, [pc, #616]	@ (80033d0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8003166:	400a      	ands	r2, r1
 8003168:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800316a:	4b96      	ldr	r3, [pc, #600]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	2201      	movs	r2, #1
 8003174:	4013      	ands	r3, r2
 8003176:	d016      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003178:	f7fd feca 	bl	8000f10 <HAL_GetTick>
 800317c:	0003      	movs	r3, r0
 800317e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003180:	e00c      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003182:	f7fd fec5 	bl	8000f10 <HAL_GetTick>
 8003186:	0002      	movs	r2, r0
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	4a91      	ldr	r2, [pc, #580]	@ (80033d4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d904      	bls.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003192:	2313      	movs	r3, #19
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	2203      	movs	r2, #3
 8003198:	701a      	strb	r2, [r3, #0]
            break;
 800319a:	e004      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800319c:	4b89      	ldr	r3, [pc, #548]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800319e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a0:	2202      	movs	r2, #2
 80031a2:	4013      	ands	r3, r2
 80031a4:	d0ed      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80031a6:	2313      	movs	r3, #19
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10a      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031b0:	4b84      	ldr	r3, [pc, #528]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b4:	4a85      	ldr	r2, [pc, #532]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	0019      	movs	r1, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031be:	4b81      	ldr	r3, [pc, #516]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031c0:	430a      	orrs	r2, r1
 80031c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80031c4:	e00c      	b.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031c6:	2312      	movs	r3, #18
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	2213      	movs	r2, #19
 80031cc:	18ba      	adds	r2, r7, r2
 80031ce:	7812      	ldrb	r2, [r2, #0]
 80031d0:	701a      	strb	r2, [r3, #0]
 80031d2:	e005      	b.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031d4:	2312      	movs	r3, #18
 80031d6:	18fb      	adds	r3, r7, r3
 80031d8:	2213      	movs	r2, #19
 80031da:	18ba      	adds	r2, r7, r2
 80031dc:	7812      	ldrb	r2, [r2, #0]
 80031de:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031e0:	2311      	movs	r3, #17
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d105      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ea:	4b76      	ldr	r3, [pc, #472]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031ee:	4b75      	ldr	r3, [pc, #468]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80031f0:	4979      	ldr	r1, [pc, #484]	@ (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80031f2:	400a      	ands	r2, r1
 80031f4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2201      	movs	r2, #1
 80031fc:	4013      	ands	r3, r2
 80031fe:	d009      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003200:	4b70      	ldr	r3, [pc, #448]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003204:	2203      	movs	r2, #3
 8003206:	4393      	bics	r3, r2
 8003208:	0019      	movs	r1, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	4b6d      	ldr	r3, [pc, #436]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003210:	430a      	orrs	r2, r1
 8003212:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2202      	movs	r2, #2
 800321a:	4013      	ands	r3, r2
 800321c:	d009      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800321e:	4b69      	ldr	r3, [pc, #420]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003222:	220c      	movs	r2, #12
 8003224:	4393      	bics	r3, r2
 8003226:	0019      	movs	r1, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	4b65      	ldr	r3, [pc, #404]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800322e:	430a      	orrs	r2, r1
 8003230:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2210      	movs	r2, #16
 8003238:	4013      	ands	r3, r2
 800323a:	d009      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800323c:	4b61      	ldr	r3, [pc, #388]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800323e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003240:	4a66      	ldr	r2, [pc, #408]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8003242:	4013      	ands	r3, r2
 8003244:	0019      	movs	r1, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	68da      	ldr	r2, [r3, #12]
 800324a:	4b5e      	ldr	r3, [pc, #376]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800324c:	430a      	orrs	r2, r1
 800324e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	2380      	movs	r3, #128	@ 0x80
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4013      	ands	r3, r2
 800325a:	d009      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800325c:	4b59      	ldr	r3, [pc, #356]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800325e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003260:	4a5f      	ldr	r2, [pc, #380]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003262:	4013      	ands	r3, r2
 8003264:	0019      	movs	r1, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699a      	ldr	r2, [r3, #24]
 800326a:	4b56      	ldr	r3, [pc, #344]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800326c:	430a      	orrs	r2, r1
 800326e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	2380      	movs	r3, #128	@ 0x80
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	4013      	ands	r3, r2
 800327a:	d009      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800327c:	4b51      	ldr	r3, [pc, #324]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800327e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003280:	4a58      	ldr	r2, [pc, #352]	@ (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003282:	4013      	ands	r3, r2
 8003284:	0019      	movs	r1, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69da      	ldr	r2, [r3, #28]
 800328a:	4b4e      	ldr	r3, [pc, #312]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800328c:	430a      	orrs	r2, r1
 800328e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2220      	movs	r2, #32
 8003296:	4013      	ands	r3, r2
 8003298:	d009      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800329a:	4b4a      	ldr	r3, [pc, #296]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800329c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329e:	4a52      	ldr	r2, [pc, #328]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80032a0:	4013      	ands	r3, r2
 80032a2:	0019      	movs	r1, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691a      	ldr	r2, [r3, #16]
 80032a8:	4b46      	ldr	r3, [pc, #280]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032aa:	430a      	orrs	r2, r1
 80032ac:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	2380      	movs	r3, #128	@ 0x80
 80032b4:	01db      	lsls	r3, r3, #7
 80032b6:	4013      	ands	r3, r2
 80032b8:	d015      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032ba:	4b42      	ldr	r3, [pc, #264]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	0899      	lsrs	r1, r3, #2
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a1a      	ldr	r2, [r3, #32]
 80032c6:	4b3f      	ldr	r3, [pc, #252]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032c8:	430a      	orrs	r2, r1
 80032ca:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1a      	ldr	r2, [r3, #32]
 80032d0:	2380      	movs	r3, #128	@ 0x80
 80032d2:	05db      	lsls	r3, r3, #23
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d106      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80032d8:	4b3a      	ldr	r3, [pc, #232]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032da:	68da      	ldr	r2, [r3, #12]
 80032dc:	4b39      	ldr	r3, [pc, #228]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032de:	2180      	movs	r1, #128	@ 0x80
 80032e0:	0249      	lsls	r1, r1, #9
 80032e2:	430a      	orrs	r2, r1
 80032e4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	2380      	movs	r3, #128	@ 0x80
 80032ec:	031b      	lsls	r3, r3, #12
 80032ee:	4013      	ands	r3, r2
 80032f0:	d009      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032f2:	4b34      	ldr	r3, [pc, #208]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032f6:	2240      	movs	r2, #64	@ 0x40
 80032f8:	4393      	bics	r3, r2
 80032fa:	0019      	movs	r1, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003300:	4b30      	ldr	r3, [pc, #192]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003302:	430a      	orrs	r2, r1
 8003304:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	2380      	movs	r3, #128	@ 0x80
 800330c:	039b      	lsls	r3, r3, #14
 800330e:	4013      	ands	r3, r2
 8003310:	d016      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003312:	4b2c      	ldr	r3, [pc, #176]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003316:	4a35      	ldr	r2, [pc, #212]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003318:	4013      	ands	r3, r2
 800331a:	0019      	movs	r1, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003320:	4b28      	ldr	r3, [pc, #160]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003322:	430a      	orrs	r2, r1
 8003324:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800332a:	2380      	movs	r3, #128	@ 0x80
 800332c:	03db      	lsls	r3, r3, #15
 800332e:	429a      	cmp	r2, r3
 8003330:	d106      	bne.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003332:	4b24      	ldr	r3, [pc, #144]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003334:	68da      	ldr	r2, [r3, #12]
 8003336:	4b23      	ldr	r3, [pc, #140]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003338:	2180      	movs	r1, #128	@ 0x80
 800333a:	0449      	lsls	r1, r1, #17
 800333c:	430a      	orrs	r2, r1
 800333e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	2380      	movs	r3, #128	@ 0x80
 8003346:	03db      	lsls	r3, r3, #15
 8003348:	4013      	ands	r3, r2
 800334a:	d016      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800334c:	4b1d      	ldr	r3, [pc, #116]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800334e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003350:	4a27      	ldr	r2, [pc, #156]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8003352:	4013      	ands	r3, r2
 8003354:	0019      	movs	r1, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800335a:	4b1a      	ldr	r3, [pc, #104]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800335c:	430a      	orrs	r2, r1
 800335e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003364:	2380      	movs	r3, #128	@ 0x80
 8003366:	045b      	lsls	r3, r3, #17
 8003368:	429a      	cmp	r2, r3
 800336a:	d106      	bne.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800336c:	4b15      	ldr	r3, [pc, #84]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800336e:	68da      	ldr	r2, [r3, #12]
 8003370:	4b14      	ldr	r3, [pc, #80]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003372:	2180      	movs	r1, #128	@ 0x80
 8003374:	0449      	lsls	r1, r1, #17
 8003376:	430a      	orrs	r2, r1
 8003378:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	2380      	movs	r3, #128	@ 0x80
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	4013      	ands	r3, r2
 8003384:	d016      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003386:	4b0f      	ldr	r3, [pc, #60]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800338a:	4a1a      	ldr	r2, [pc, #104]	@ (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800338c:	4013      	ands	r3, r2
 800338e:	0019      	movs	r1, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	695a      	ldr	r2, [r3, #20]
 8003394:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003396:	430a      	orrs	r2, r1
 8003398:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	695a      	ldr	r2, [r3, #20]
 800339e:	2380      	movs	r3, #128	@ 0x80
 80033a0:	01db      	lsls	r3, r3, #7
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d106      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80033a6:	4b07      	ldr	r3, [pc, #28]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	4b06      	ldr	r3, [pc, #24]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033ac:	2180      	movs	r1, #128	@ 0x80
 80033ae:	0249      	lsls	r1, r1, #9
 80033b0:	430a      	orrs	r2, r1
 80033b2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80033b4:	2312      	movs	r3, #18
 80033b6:	18fb      	adds	r3, r7, r3
 80033b8:	781b      	ldrb	r3, [r3, #0]
}
 80033ba:	0018      	movs	r0, r3
 80033bc:	46bd      	mov	sp, r7
 80033be:	b006      	add	sp, #24
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	40021000 	.word	0x40021000
 80033c8:	40007000 	.word	0x40007000
 80033cc:	fffffcff 	.word	0xfffffcff
 80033d0:	fffeffff 	.word	0xfffeffff
 80033d4:	00001388 	.word	0x00001388
 80033d8:	efffffff 	.word	0xefffffff
 80033dc:	fffff3ff 	.word	0xfffff3ff
 80033e0:	fff3ffff 	.word	0xfff3ffff
 80033e4:	ffcfffff 	.word	0xffcfffff
 80033e8:	ffffcfff 	.word	0xffffcfff
 80033ec:	ffbfffff 	.word	0xffbfffff
 80033f0:	feffffff 	.word	0xfeffffff
 80033f4:	ffff3fff 	.word	0xffff3fff

080033f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	223d      	movs	r2, #61	@ 0x3d
 8003404:	5c9b      	ldrb	r3, [r3, r2]
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b01      	cmp	r3, #1
 800340a:	d001      	beq.n	8003410 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e03a      	b.n	8003486 <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	223d      	movs	r2, #61	@ 0x3d
 8003414:	2102      	movs	r1, #2
 8003416:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a1c      	ldr	r2, [pc, #112]	@ (8003490 <HAL_TIM_Base_Start+0x98>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d00f      	beq.n	8003442 <HAL_TIM_Base_Start+0x4a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	2380      	movs	r3, #128	@ 0x80
 8003428:	05db      	lsls	r3, r3, #23
 800342a:	429a      	cmp	r2, r3
 800342c:	d009      	beq.n	8003442 <HAL_TIM_Base_Start+0x4a>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a18      	ldr	r2, [pc, #96]	@ (8003494 <HAL_TIM_Base_Start+0x9c>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d004      	beq.n	8003442 <HAL_TIM_Base_Start+0x4a>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a16      	ldr	r2, [pc, #88]	@ (8003498 <HAL_TIM_Base_Start+0xa0>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d116      	bne.n	8003470 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	4a14      	ldr	r2, [pc, #80]	@ (800349c <HAL_TIM_Base_Start+0xa4>)
 800344a:	4013      	ands	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2b06      	cmp	r3, #6
 8003452:	d016      	beq.n	8003482 <HAL_TIM_Base_Start+0x8a>
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	2380      	movs	r3, #128	@ 0x80
 8003458:	025b      	lsls	r3, r3, #9
 800345a:	429a      	cmp	r2, r3
 800345c:	d011      	beq.n	8003482 <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2101      	movs	r1, #1
 800346a:	430a      	orrs	r2, r1
 800346c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800346e:	e008      	b.n	8003482 <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2101      	movs	r1, #1
 800347c:	430a      	orrs	r2, r1
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	e000      	b.n	8003484 <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003482:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	0018      	movs	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	b004      	add	sp, #16
 800348c:	bd80      	pop	{r7, pc}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	40012c00 	.word	0x40012c00
 8003494:	40000400 	.word	0x40000400
 8003498:	40014000 	.word	0x40014000
 800349c:	00010007 	.word	0x00010007

080034a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e04a      	b.n	8003548 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	223d      	movs	r2, #61	@ 0x3d
 80034b6:	5c9b      	ldrb	r3, [r3, r2]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d107      	bne.n	80034ce <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	223c      	movs	r2, #60	@ 0x3c
 80034c2:	2100      	movs	r1, #0
 80034c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	0018      	movs	r0, r3
 80034ca:	f7fd fb3f 	bl	8000b4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	223d      	movs	r2, #61	@ 0x3d
 80034d2:	2102      	movs	r1, #2
 80034d4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	3304      	adds	r3, #4
 80034de:	0019      	movs	r1, r3
 80034e0:	0010      	movs	r0, r2
 80034e2:	f000 fb4f 	bl	8003b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2248      	movs	r2, #72	@ 0x48
 80034ea:	2101      	movs	r1, #1
 80034ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	223e      	movs	r2, #62	@ 0x3e
 80034f2:	2101      	movs	r1, #1
 80034f4:	5499      	strb	r1, [r3, r2]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	223f      	movs	r2, #63	@ 0x3f
 80034fa:	2101      	movs	r1, #1
 80034fc:	5499      	strb	r1, [r3, r2]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2240      	movs	r2, #64	@ 0x40
 8003502:	2101      	movs	r1, #1
 8003504:	5499      	strb	r1, [r3, r2]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2241      	movs	r2, #65	@ 0x41
 800350a:	2101      	movs	r1, #1
 800350c:	5499      	strb	r1, [r3, r2]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2242      	movs	r2, #66	@ 0x42
 8003512:	2101      	movs	r1, #1
 8003514:	5499      	strb	r1, [r3, r2]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2243      	movs	r2, #67	@ 0x43
 800351a:	2101      	movs	r1, #1
 800351c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2244      	movs	r2, #68	@ 0x44
 8003522:	2101      	movs	r1, #1
 8003524:	5499      	strb	r1, [r3, r2]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2245      	movs	r2, #69	@ 0x45
 800352a:	2101      	movs	r1, #1
 800352c:	5499      	strb	r1, [r3, r2]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2246      	movs	r2, #70	@ 0x46
 8003532:	2101      	movs	r1, #1
 8003534:	5499      	strb	r1, [r3, r2]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2247      	movs	r2, #71	@ 0x47
 800353a:	2101      	movs	r1, #1
 800353c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	223d      	movs	r2, #61	@ 0x3d
 8003542:	2101      	movs	r1, #1
 8003544:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	0018      	movs	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	b002      	add	sp, #8
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d108      	bne.n	8003572 <HAL_TIM_PWM_Start+0x22>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	223e      	movs	r2, #62	@ 0x3e
 8003564:	5c9b      	ldrb	r3, [r3, r2]
 8003566:	b2db      	uxtb	r3, r3
 8003568:	3b01      	subs	r3, #1
 800356a:	1e5a      	subs	r2, r3, #1
 800356c:	4193      	sbcs	r3, r2
 800356e:	b2db      	uxtb	r3, r3
 8003570:	e037      	b.n	80035e2 <HAL_TIM_PWM_Start+0x92>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2b04      	cmp	r3, #4
 8003576:	d108      	bne.n	800358a <HAL_TIM_PWM_Start+0x3a>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	223f      	movs	r2, #63	@ 0x3f
 800357c:	5c9b      	ldrb	r3, [r3, r2]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	3b01      	subs	r3, #1
 8003582:	1e5a      	subs	r2, r3, #1
 8003584:	4193      	sbcs	r3, r2
 8003586:	b2db      	uxtb	r3, r3
 8003588:	e02b      	b.n	80035e2 <HAL_TIM_PWM_Start+0x92>
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	2b08      	cmp	r3, #8
 800358e:	d108      	bne.n	80035a2 <HAL_TIM_PWM_Start+0x52>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2240      	movs	r2, #64	@ 0x40
 8003594:	5c9b      	ldrb	r3, [r3, r2]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	3b01      	subs	r3, #1
 800359a:	1e5a      	subs	r2, r3, #1
 800359c:	4193      	sbcs	r3, r2
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	e01f      	b.n	80035e2 <HAL_TIM_PWM_Start+0x92>
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	2b0c      	cmp	r3, #12
 80035a6:	d108      	bne.n	80035ba <HAL_TIM_PWM_Start+0x6a>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2241      	movs	r2, #65	@ 0x41
 80035ac:	5c9b      	ldrb	r3, [r3, r2]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	1e5a      	subs	r2, r3, #1
 80035b4:	4193      	sbcs	r3, r2
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	e013      	b.n	80035e2 <HAL_TIM_PWM_Start+0x92>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b10      	cmp	r3, #16
 80035be:	d108      	bne.n	80035d2 <HAL_TIM_PWM_Start+0x82>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2242      	movs	r2, #66	@ 0x42
 80035c4:	5c9b      	ldrb	r3, [r3, r2]
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	1e5a      	subs	r2, r3, #1
 80035cc:	4193      	sbcs	r3, r2
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	e007      	b.n	80035e2 <HAL_TIM_PWM_Start+0x92>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2243      	movs	r2, #67	@ 0x43
 80035d6:	5c9b      	ldrb	r3, [r3, r2]
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	1e5a      	subs	r2, r3, #1
 80035de:	4193      	sbcs	r3, r2
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e08b      	b.n	8003702 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d104      	bne.n	80035fa <HAL_TIM_PWM_Start+0xaa>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	223e      	movs	r2, #62	@ 0x3e
 80035f4:	2102      	movs	r1, #2
 80035f6:	5499      	strb	r1, [r3, r2]
 80035f8:	e023      	b.n	8003642 <HAL_TIM_PWM_Start+0xf2>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	d104      	bne.n	800360a <HAL_TIM_PWM_Start+0xba>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	223f      	movs	r2, #63	@ 0x3f
 8003604:	2102      	movs	r1, #2
 8003606:	5499      	strb	r1, [r3, r2]
 8003608:	e01b      	b.n	8003642 <HAL_TIM_PWM_Start+0xf2>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b08      	cmp	r3, #8
 800360e:	d104      	bne.n	800361a <HAL_TIM_PWM_Start+0xca>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2240      	movs	r2, #64	@ 0x40
 8003614:	2102      	movs	r1, #2
 8003616:	5499      	strb	r1, [r3, r2]
 8003618:	e013      	b.n	8003642 <HAL_TIM_PWM_Start+0xf2>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b0c      	cmp	r3, #12
 800361e:	d104      	bne.n	800362a <HAL_TIM_PWM_Start+0xda>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2241      	movs	r2, #65	@ 0x41
 8003624:	2102      	movs	r1, #2
 8003626:	5499      	strb	r1, [r3, r2]
 8003628:	e00b      	b.n	8003642 <HAL_TIM_PWM_Start+0xf2>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b10      	cmp	r3, #16
 800362e:	d104      	bne.n	800363a <HAL_TIM_PWM_Start+0xea>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2242      	movs	r2, #66	@ 0x42
 8003634:	2102      	movs	r1, #2
 8003636:	5499      	strb	r1, [r3, r2]
 8003638:	e003      	b.n	8003642 <HAL_TIM_PWM_Start+0xf2>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2243      	movs	r2, #67	@ 0x43
 800363e:	2102      	movs	r1, #2
 8003640:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6839      	ldr	r1, [r7, #0]
 8003648:	2201      	movs	r2, #1
 800364a:	0018      	movs	r0, r3
 800364c:	f000 fdec 	bl	8004228 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a2d      	ldr	r2, [pc, #180]	@ (800370c <HAL_TIM_PWM_Start+0x1bc>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d00e      	beq.n	8003678 <HAL_TIM_PWM_Start+0x128>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a2c      	ldr	r2, [pc, #176]	@ (8003710 <HAL_TIM_PWM_Start+0x1c0>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d009      	beq.n	8003678 <HAL_TIM_PWM_Start+0x128>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a2a      	ldr	r2, [pc, #168]	@ (8003714 <HAL_TIM_PWM_Start+0x1c4>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d004      	beq.n	8003678 <HAL_TIM_PWM_Start+0x128>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a29      	ldr	r2, [pc, #164]	@ (8003718 <HAL_TIM_PWM_Start+0x1c8>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d101      	bne.n	800367c <HAL_TIM_PWM_Start+0x12c>
 8003678:	2301      	movs	r3, #1
 800367a:	e000      	b.n	800367e <HAL_TIM_PWM_Start+0x12e>
 800367c:	2300      	movs	r3, #0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d008      	beq.n	8003694 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2180      	movs	r1, #128	@ 0x80
 800368e:	0209      	lsls	r1, r1, #8
 8003690:	430a      	orrs	r2, r1
 8003692:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a1c      	ldr	r2, [pc, #112]	@ (800370c <HAL_TIM_PWM_Start+0x1bc>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d00f      	beq.n	80036be <HAL_TIM_PWM_Start+0x16e>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	2380      	movs	r3, #128	@ 0x80
 80036a4:	05db      	lsls	r3, r3, #23
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d009      	beq.n	80036be <HAL_TIM_PWM_Start+0x16e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a1b      	ldr	r2, [pc, #108]	@ (800371c <HAL_TIM_PWM_Start+0x1cc>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d004      	beq.n	80036be <HAL_TIM_PWM_Start+0x16e>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a15      	ldr	r2, [pc, #84]	@ (8003710 <HAL_TIM_PWM_Start+0x1c0>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d116      	bne.n	80036ec <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	4a16      	ldr	r2, [pc, #88]	@ (8003720 <HAL_TIM_PWM_Start+0x1d0>)
 80036c6:	4013      	ands	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2b06      	cmp	r3, #6
 80036ce:	d016      	beq.n	80036fe <HAL_TIM_PWM_Start+0x1ae>
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	2380      	movs	r3, #128	@ 0x80
 80036d4:	025b      	lsls	r3, r3, #9
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d011      	beq.n	80036fe <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2101      	movs	r1, #1
 80036e6:	430a      	orrs	r2, r1
 80036e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ea:	e008      	b.n	80036fe <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2101      	movs	r1, #1
 80036f8:	430a      	orrs	r2, r1
 80036fa:	601a      	str	r2, [r3, #0]
 80036fc:	e000      	b.n	8003700 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036fe:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b004      	add	sp, #16
 8003708:	bd80      	pop	{r7, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	40012c00 	.word	0x40012c00
 8003710:	40014000 	.word	0x40014000
 8003714:	40014400 	.word	0x40014400
 8003718:	40014800 	.word	0x40014800
 800371c:	40000400 	.word	0x40000400
 8003720:	00010007 	.word	0x00010007

08003724 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2202      	movs	r2, #2
 8003740:	4013      	ands	r3, r2
 8003742:	d021      	beq.n	8003788 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2202      	movs	r2, #2
 8003748:	4013      	ands	r3, r2
 800374a:	d01d      	beq.n	8003788 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2203      	movs	r2, #3
 8003752:	4252      	negs	r2, r2
 8003754:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2201      	movs	r2, #1
 800375a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	2203      	movs	r2, #3
 8003764:	4013      	ands	r3, r2
 8003766:	d004      	beq.n	8003772 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	0018      	movs	r0, r3
 800376c:	f000 f9f2 	bl	8003b54 <HAL_TIM_IC_CaptureCallback>
 8003770:	e007      	b.n	8003782 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	0018      	movs	r0, r3
 8003776:	f000 f9e5 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	0018      	movs	r0, r3
 800377e:	f000 f9f1 	bl	8003b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2204      	movs	r2, #4
 800378c:	4013      	ands	r3, r2
 800378e:	d022      	beq.n	80037d6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2204      	movs	r2, #4
 8003794:	4013      	ands	r3, r2
 8003796:	d01e      	beq.n	80037d6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2205      	movs	r2, #5
 800379e:	4252      	negs	r2, r2
 80037a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2202      	movs	r2, #2
 80037a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699a      	ldr	r2, [r3, #24]
 80037ae:	23c0      	movs	r3, #192	@ 0xc0
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4013      	ands	r3, r2
 80037b4:	d004      	beq.n	80037c0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	0018      	movs	r0, r3
 80037ba:	f000 f9cb 	bl	8003b54 <HAL_TIM_IC_CaptureCallback>
 80037be:	e007      	b.n	80037d0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	0018      	movs	r0, r3
 80037c4:	f000 f9be 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	0018      	movs	r0, r3
 80037cc:	f000 f9ca 	bl	8003b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	2208      	movs	r2, #8
 80037da:	4013      	ands	r3, r2
 80037dc:	d021      	beq.n	8003822 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2208      	movs	r2, #8
 80037e2:	4013      	ands	r3, r2
 80037e4:	d01d      	beq.n	8003822 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2209      	movs	r2, #9
 80037ec:	4252      	negs	r2, r2
 80037ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2204      	movs	r2, #4
 80037f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	2203      	movs	r2, #3
 80037fe:	4013      	ands	r3, r2
 8003800:	d004      	beq.n	800380c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	0018      	movs	r0, r3
 8003806:	f000 f9a5 	bl	8003b54 <HAL_TIM_IC_CaptureCallback>
 800380a:	e007      	b.n	800381c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	0018      	movs	r0, r3
 8003810:	f000 f998 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	0018      	movs	r0, r3
 8003818:	f000 f9a4 	bl	8003b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	2210      	movs	r2, #16
 8003826:	4013      	ands	r3, r2
 8003828:	d022      	beq.n	8003870 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2210      	movs	r2, #16
 800382e:	4013      	ands	r3, r2
 8003830:	d01e      	beq.n	8003870 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2211      	movs	r2, #17
 8003838:	4252      	negs	r2, r2
 800383a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2208      	movs	r2, #8
 8003840:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	69da      	ldr	r2, [r3, #28]
 8003848:	23c0      	movs	r3, #192	@ 0xc0
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4013      	ands	r3, r2
 800384e:	d004      	beq.n	800385a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	0018      	movs	r0, r3
 8003854:	f000 f97e 	bl	8003b54 <HAL_TIM_IC_CaptureCallback>
 8003858:	e007      	b.n	800386a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	0018      	movs	r0, r3
 800385e:	f000 f971 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	0018      	movs	r0, r3
 8003866:	f000 f97d 	bl	8003b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2201      	movs	r2, #1
 8003874:	4013      	ands	r3, r2
 8003876:	d00c      	beq.n	8003892 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2201      	movs	r2, #1
 800387c:	4013      	ands	r3, r2
 800387e:	d008      	beq.n	8003892 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2202      	movs	r2, #2
 8003886:	4252      	negs	r2, r2
 8003888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	0018      	movs	r0, r3
 800388e:	f000 f951 	bl	8003b34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	2280      	movs	r2, #128	@ 0x80
 8003896:	4013      	ands	r3, r2
 8003898:	d104      	bne.n	80038a4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	2380      	movs	r3, #128	@ 0x80
 800389e:	019b      	lsls	r3, r3, #6
 80038a0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80038a2:	d00b      	beq.n	80038bc <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2280      	movs	r2, #128	@ 0x80
 80038a8:	4013      	ands	r3, r2
 80038aa:	d007      	beq.n	80038bc <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a1e      	ldr	r2, [pc, #120]	@ (800392c <HAL_TIM_IRQHandler+0x208>)
 80038b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	0018      	movs	r0, r3
 80038b8:	f000 fd50 	bl	800435c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80038bc:	68ba      	ldr	r2, [r7, #8]
 80038be:	2380      	movs	r3, #128	@ 0x80
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	4013      	ands	r3, r2
 80038c4:	d00b      	beq.n	80038de <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2280      	movs	r2, #128	@ 0x80
 80038ca:	4013      	ands	r3, r2
 80038cc:	d007      	beq.n	80038de <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a17      	ldr	r2, [pc, #92]	@ (8003930 <HAL_TIM_IRQHandler+0x20c>)
 80038d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	0018      	movs	r0, r3
 80038da:	f000 fd47 	bl	800436c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2240      	movs	r2, #64	@ 0x40
 80038e2:	4013      	ands	r3, r2
 80038e4:	d00c      	beq.n	8003900 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2240      	movs	r2, #64	@ 0x40
 80038ea:	4013      	ands	r3, r2
 80038ec:	d008      	beq.n	8003900 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2241      	movs	r2, #65	@ 0x41
 80038f4:	4252      	negs	r2, r2
 80038f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	0018      	movs	r0, r3
 80038fc:	f000 f93a 	bl	8003b74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2220      	movs	r2, #32
 8003904:	4013      	ands	r3, r2
 8003906:	d00c      	beq.n	8003922 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2220      	movs	r2, #32
 800390c:	4013      	ands	r3, r2
 800390e:	d008      	beq.n	8003922 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2221      	movs	r2, #33	@ 0x21
 8003916:	4252      	negs	r2, r2
 8003918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	0018      	movs	r0, r3
 800391e:	f000 fd15 	bl	800434c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003922:	46c0      	nop			@ (mov r8, r8)
 8003924:	46bd      	mov	sp, r7
 8003926:	b004      	add	sp, #16
 8003928:	bd80      	pop	{r7, pc}
 800392a:	46c0      	nop			@ (mov r8, r8)
 800392c:	ffffdf7f 	.word	0xffffdf7f
 8003930:	fffffeff 	.word	0xfffffeff

08003934 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003940:	2317      	movs	r3, #23
 8003942:	18fb      	adds	r3, r7, r3
 8003944:	2200      	movs	r2, #0
 8003946:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	223c      	movs	r2, #60	@ 0x3c
 800394c:	5c9b      	ldrb	r3, [r3, r2]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d101      	bne.n	8003956 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003952:	2302      	movs	r3, #2
 8003954:	e0e5      	b.n	8003b22 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	223c      	movs	r2, #60	@ 0x3c
 800395a:	2101      	movs	r1, #1
 800395c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b14      	cmp	r3, #20
 8003962:	d900      	bls.n	8003966 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003964:	e0d1      	b.n	8003b0a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	009a      	lsls	r2, r3, #2
 800396a:	4b70      	ldr	r3, [pc, #448]	@ (8003b2c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800396c:	18d3      	adds	r3, r2, r3
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	0011      	movs	r1, r2
 800397a:	0018      	movs	r0, r3
 800397c:	f000 f990 	bl	8003ca0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699a      	ldr	r2, [r3, #24]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2108      	movs	r1, #8
 800398c:	430a      	orrs	r2, r1
 800398e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699a      	ldr	r2, [r3, #24]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2104      	movs	r1, #4
 800399c:	438a      	bics	r2, r1
 800399e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6999      	ldr	r1, [r3, #24]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	691a      	ldr	r2, [r3, #16]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	619a      	str	r2, [r3, #24]
      break;
 80039b2:	e0af      	b.n	8003b14 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	0011      	movs	r1, r2
 80039bc:	0018      	movs	r0, r3
 80039be:	f000 f9f9 	bl	8003db4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	699a      	ldr	r2, [r3, #24]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2180      	movs	r1, #128	@ 0x80
 80039ce:	0109      	lsls	r1, r1, #4
 80039d0:	430a      	orrs	r2, r1
 80039d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	699a      	ldr	r2, [r3, #24]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4954      	ldr	r1, [pc, #336]	@ (8003b30 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80039e0:	400a      	ands	r2, r1
 80039e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6999      	ldr	r1, [r3, #24]
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	021a      	lsls	r2, r3, #8
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	619a      	str	r2, [r3, #24]
      break;
 80039f8:	e08c      	b.n	8003b14 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	0011      	movs	r1, r2
 8003a02:	0018      	movs	r0, r3
 8003a04:	f000 fa5a 	bl	8003ebc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2108      	movs	r1, #8
 8003a14:	430a      	orrs	r2, r1
 8003a16:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	69da      	ldr	r2, [r3, #28]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2104      	movs	r1, #4
 8003a24:	438a      	bics	r2, r1
 8003a26:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	69d9      	ldr	r1, [r3, #28]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	61da      	str	r2, [r3, #28]
      break;
 8003a3a:	e06b      	b.n	8003b14 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	0011      	movs	r1, r2
 8003a44:	0018      	movs	r0, r3
 8003a46:	f000 fac1 	bl	8003fcc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	69da      	ldr	r2, [r3, #28]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2180      	movs	r1, #128	@ 0x80
 8003a56:	0109      	lsls	r1, r1, #4
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	69da      	ldr	r2, [r3, #28]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4932      	ldr	r1, [pc, #200]	@ (8003b30 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003a68:	400a      	ands	r2, r1
 8003a6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	69d9      	ldr	r1, [r3, #28]
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	021a      	lsls	r2, r3, #8
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	61da      	str	r2, [r3, #28]
      break;
 8003a80:	e048      	b.n	8003b14 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	0011      	movs	r1, r2
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f000 fb08 	bl	80040a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2108      	movs	r1, #8
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2104      	movs	r1, #4
 8003aac:	438a      	bics	r2, r1
 8003aae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	691a      	ldr	r2, [r3, #16]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003ac2:	e027      	b.n	8003b14 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68ba      	ldr	r2, [r7, #8]
 8003aca:	0011      	movs	r1, r2
 8003acc:	0018      	movs	r0, r3
 8003ace:	f000 fb47 	bl	8004160 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2180      	movs	r1, #128	@ 0x80
 8003ade:	0109      	lsls	r1, r1, #4
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4910      	ldr	r1, [pc, #64]	@ (8003b30 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003af0:	400a      	ands	r2, r1
 8003af2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	021a      	lsls	r2, r3, #8
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003b08:	e004      	b.n	8003b14 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003b0a:	2317      	movs	r3, #23
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	2201      	movs	r2, #1
 8003b10:	701a      	strb	r2, [r3, #0]
      break;
 8003b12:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	223c      	movs	r2, #60	@ 0x3c
 8003b18:	2100      	movs	r1, #0
 8003b1a:	5499      	strb	r1, [r3, r2]

  return status;
 8003b1c:	2317      	movs	r3, #23
 8003b1e:	18fb      	adds	r3, r7, r3
 8003b20:	781b      	ldrb	r3, [r3, #0]
}
 8003b22:	0018      	movs	r0, r3
 8003b24:	46bd      	mov	sp, r7
 8003b26:	b006      	add	sp, #24
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	46c0      	nop			@ (mov r8, r8)
 8003b2c:	080060dc 	.word	0x080060dc
 8003b30:	fffffbff 	.word	0xfffffbff

08003b34 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003b3c:	46c0      	nop			@ (mov r8, r8)
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	b002      	add	sp, #8
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b4c:	46c0      	nop			@ (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b002      	add	sp, #8
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b5c:	46c0      	nop			@ (mov r8, r8)
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b002      	add	sp, #8
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b6c:	46c0      	nop			@ (mov r8, r8)
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	b002      	add	sp, #8
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b7c:	46c0      	nop			@ (mov r8, r8)
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	b002      	add	sp, #8
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a3b      	ldr	r2, [pc, #236]	@ (8003c84 <TIM_Base_SetConfig+0x100>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d008      	beq.n	8003bae <TIM_Base_SetConfig+0x2a>
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	2380      	movs	r3, #128	@ 0x80
 8003ba0:	05db      	lsls	r3, r3, #23
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d003      	beq.n	8003bae <TIM_Base_SetConfig+0x2a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a37      	ldr	r2, [pc, #220]	@ (8003c88 <TIM_Base_SetConfig+0x104>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d108      	bne.n	8003bc0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2270      	movs	r2, #112	@ 0x70
 8003bb2:	4393      	bics	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a30      	ldr	r2, [pc, #192]	@ (8003c84 <TIM_Base_SetConfig+0x100>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d018      	beq.n	8003bfa <TIM_Base_SetConfig+0x76>
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	2380      	movs	r3, #128	@ 0x80
 8003bcc:	05db      	lsls	r3, r3, #23
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d013      	beq.n	8003bfa <TIM_Base_SetConfig+0x76>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a2c      	ldr	r2, [pc, #176]	@ (8003c88 <TIM_Base_SetConfig+0x104>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d00f      	beq.n	8003bfa <TIM_Base_SetConfig+0x76>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a2b      	ldr	r2, [pc, #172]	@ (8003c8c <TIM_Base_SetConfig+0x108>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d00b      	beq.n	8003bfa <TIM_Base_SetConfig+0x76>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a2a      	ldr	r2, [pc, #168]	@ (8003c90 <TIM_Base_SetConfig+0x10c>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d007      	beq.n	8003bfa <TIM_Base_SetConfig+0x76>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a29      	ldr	r2, [pc, #164]	@ (8003c94 <TIM_Base_SetConfig+0x110>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d003      	beq.n	8003bfa <TIM_Base_SetConfig+0x76>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a28      	ldr	r2, [pc, #160]	@ (8003c98 <TIM_Base_SetConfig+0x114>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d108      	bne.n	8003c0c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	4a27      	ldr	r2, [pc, #156]	@ (8003c9c <TIM_Base_SetConfig+0x118>)
 8003bfe:	4013      	ands	r3, r2
 8003c00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2280      	movs	r2, #128	@ 0x80
 8003c10:	4393      	bics	r3, r2
 8003c12:	001a      	movs	r2, r3
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a13      	ldr	r2, [pc, #76]	@ (8003c84 <TIM_Base_SetConfig+0x100>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00b      	beq.n	8003c52 <TIM_Base_SetConfig+0xce>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a14      	ldr	r2, [pc, #80]	@ (8003c90 <TIM_Base_SetConfig+0x10c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <TIM_Base_SetConfig+0xce>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a13      	ldr	r2, [pc, #76]	@ (8003c94 <TIM_Base_SetConfig+0x110>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d003      	beq.n	8003c52 <TIM_Base_SetConfig+0xce>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a12      	ldr	r2, [pc, #72]	@ (8003c98 <TIM_Base_SetConfig+0x114>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d103      	bne.n	8003c5a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	2201      	movs	r2, #1
 8003c66:	4013      	ands	r3, r2
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d106      	bne.n	8003c7a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	2201      	movs	r2, #1
 8003c72:	4393      	bics	r3, r2
 8003c74:	001a      	movs	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	611a      	str	r2, [r3, #16]
  }
}
 8003c7a:	46c0      	nop			@ (mov r8, r8)
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b004      	add	sp, #16
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	40012c00 	.word	0x40012c00
 8003c88:	40000400 	.word	0x40000400
 8003c8c:	40002000 	.word	0x40002000
 8003c90:	40014000 	.word	0x40014000
 8003c94:	40014400 	.word	0x40014400
 8003c98:	40014800 	.word	0x40014800
 8003c9c:	fffffcff 	.word	0xfffffcff

08003ca0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	4393      	bics	r3, r2
 8003cb8:	001a      	movs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4a32      	ldr	r2, [pc, #200]	@ (8003d98 <TIM_OC1_SetConfig+0xf8>)
 8003cce:	4013      	ands	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	4393      	bics	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	4393      	bics	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a28      	ldr	r2, [pc, #160]	@ (8003d9c <TIM_OC1_SetConfig+0xfc>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d00b      	beq.n	8003d16 <TIM_OC1_SetConfig+0x76>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a27      	ldr	r2, [pc, #156]	@ (8003da0 <TIM_OC1_SetConfig+0x100>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d007      	beq.n	8003d16 <TIM_OC1_SetConfig+0x76>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a26      	ldr	r2, [pc, #152]	@ (8003da4 <TIM_OC1_SetConfig+0x104>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d003      	beq.n	8003d16 <TIM_OC1_SetConfig+0x76>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a25      	ldr	r2, [pc, #148]	@ (8003da8 <TIM_OC1_SetConfig+0x108>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d10c      	bne.n	8003d30 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	2208      	movs	r2, #8
 8003d1a:	4393      	bics	r3, r2
 8003d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	2204      	movs	r2, #4
 8003d2c:	4393      	bics	r3, r2
 8003d2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a1a      	ldr	r2, [pc, #104]	@ (8003d9c <TIM_OC1_SetConfig+0xfc>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d00b      	beq.n	8003d50 <TIM_OC1_SetConfig+0xb0>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a19      	ldr	r2, [pc, #100]	@ (8003da0 <TIM_OC1_SetConfig+0x100>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d007      	beq.n	8003d50 <TIM_OC1_SetConfig+0xb0>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a18      	ldr	r2, [pc, #96]	@ (8003da4 <TIM_OC1_SetConfig+0x104>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d003      	beq.n	8003d50 <TIM_OC1_SetConfig+0xb0>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a17      	ldr	r2, [pc, #92]	@ (8003da8 <TIM_OC1_SetConfig+0x108>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d111      	bne.n	8003d74 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	4a16      	ldr	r2, [pc, #88]	@ (8003dac <TIM_OC1_SetConfig+0x10c>)
 8003d54:	4013      	ands	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	4a15      	ldr	r2, [pc, #84]	@ (8003db0 <TIM_OC1_SetConfig+0x110>)
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	621a      	str	r2, [r3, #32]
}
 8003d8e:	46c0      	nop			@ (mov r8, r8)
 8003d90:	46bd      	mov	sp, r7
 8003d92:	b006      	add	sp, #24
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	fffeff8f 	.word	0xfffeff8f
 8003d9c:	40012c00 	.word	0x40012c00
 8003da0:	40014000 	.word	0x40014000
 8003da4:	40014400 	.word	0x40014400
 8003da8:	40014800 	.word	0x40014800
 8003dac:	fffffeff 	.word	0xfffffeff
 8003db0:	fffffdff 	.word	0xfffffdff

08003db4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	2210      	movs	r2, #16
 8003dca:	4393      	bics	r3, r2
 8003dcc:	001a      	movs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	4a2e      	ldr	r2, [pc, #184]	@ (8003e9c <TIM_OC2_SetConfig+0xe8>)
 8003de2:	4013      	ands	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	4a2d      	ldr	r2, [pc, #180]	@ (8003ea0 <TIM_OC2_SetConfig+0xec>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	021b      	lsls	r3, r3, #8
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	4393      	bics	r3, r2
 8003e00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a24      	ldr	r2, [pc, #144]	@ (8003ea4 <TIM_OC2_SetConfig+0xf0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d10d      	bne.n	8003e32 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	2280      	movs	r2, #128	@ 0x80
 8003e1a:	4393      	bics	r3, r2
 8003e1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2240      	movs	r2, #64	@ 0x40
 8003e2e:	4393      	bics	r3, r2
 8003e30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a1b      	ldr	r2, [pc, #108]	@ (8003ea4 <TIM_OC2_SetConfig+0xf0>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00b      	beq.n	8003e52 <TIM_OC2_SetConfig+0x9e>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ea8 <TIM_OC2_SetConfig+0xf4>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d007      	beq.n	8003e52 <TIM_OC2_SetConfig+0x9e>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a19      	ldr	r2, [pc, #100]	@ (8003eac <TIM_OC2_SetConfig+0xf8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d003      	beq.n	8003e52 <TIM_OC2_SetConfig+0x9e>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a18      	ldr	r2, [pc, #96]	@ (8003eb0 <TIM_OC2_SetConfig+0xfc>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d113      	bne.n	8003e7a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	4a17      	ldr	r2, [pc, #92]	@ (8003eb4 <TIM_OC2_SetConfig+0x100>)
 8003e56:	4013      	ands	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	4a16      	ldr	r2, [pc, #88]	@ (8003eb8 <TIM_OC2_SetConfig+0x104>)
 8003e5e:	4013      	ands	r3, r2
 8003e60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	621a      	str	r2, [r3, #32]
}
 8003e94:	46c0      	nop			@ (mov r8, r8)
 8003e96:	46bd      	mov	sp, r7
 8003e98:	b006      	add	sp, #24
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	feff8fff 	.word	0xfeff8fff
 8003ea0:	fffffcff 	.word	0xfffffcff
 8003ea4:	40012c00 	.word	0x40012c00
 8003ea8:	40014000 	.word	0x40014000
 8003eac:	40014400 	.word	0x40014400
 8003eb0:	40014800 	.word	0x40014800
 8003eb4:	fffffbff 	.word	0xfffffbff
 8003eb8:	fffff7ff 	.word	0xfffff7ff

08003ebc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	4a33      	ldr	r2, [pc, #204]	@ (8003fa0 <TIM_OC3_SetConfig+0xe4>)
 8003ed2:	401a      	ands	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	4a2f      	ldr	r2, [pc, #188]	@ (8003fa4 <TIM_OC3_SetConfig+0xe8>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2203      	movs	r2, #3
 8003ef0:	4393      	bics	r3, r2
 8003ef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68fa      	ldr	r2, [r7, #12]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	4a29      	ldr	r2, [pc, #164]	@ (8003fa8 <TIM_OC3_SetConfig+0xec>)
 8003f02:	4013      	ands	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	697a      	ldr	r2, [r7, #20]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a25      	ldr	r2, [pc, #148]	@ (8003fac <TIM_OC3_SetConfig+0xf0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d10d      	bne.n	8003f36 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	4a24      	ldr	r2, [pc, #144]	@ (8003fb0 <TIM_OC3_SetConfig+0xf4>)
 8003f1e:	4013      	ands	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	021b      	lsls	r3, r3, #8
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	4a20      	ldr	r2, [pc, #128]	@ (8003fb4 <TIM_OC3_SetConfig+0xf8>)
 8003f32:	4013      	ands	r3, r2
 8003f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a1c      	ldr	r2, [pc, #112]	@ (8003fac <TIM_OC3_SetConfig+0xf0>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d00b      	beq.n	8003f56 <TIM_OC3_SetConfig+0x9a>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a1d      	ldr	r2, [pc, #116]	@ (8003fb8 <TIM_OC3_SetConfig+0xfc>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d007      	beq.n	8003f56 <TIM_OC3_SetConfig+0x9a>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a1c      	ldr	r2, [pc, #112]	@ (8003fbc <TIM_OC3_SetConfig+0x100>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d003      	beq.n	8003f56 <TIM_OC3_SetConfig+0x9a>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a1b      	ldr	r2, [pc, #108]	@ (8003fc0 <TIM_OC3_SetConfig+0x104>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d113      	bne.n	8003f7e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	4a1a      	ldr	r2, [pc, #104]	@ (8003fc4 <TIM_OC3_SetConfig+0x108>)
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	4a19      	ldr	r2, [pc, #100]	@ (8003fc8 <TIM_OC3_SetConfig+0x10c>)
 8003f62:	4013      	ands	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	621a      	str	r2, [r3, #32]
}
 8003f98:	46c0      	nop			@ (mov r8, r8)
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	b006      	add	sp, #24
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	fffffeff 	.word	0xfffffeff
 8003fa4:	fffeff8f 	.word	0xfffeff8f
 8003fa8:	fffffdff 	.word	0xfffffdff
 8003fac:	40012c00 	.word	0x40012c00
 8003fb0:	fffff7ff 	.word	0xfffff7ff
 8003fb4:	fffffbff 	.word	0xfffffbff
 8003fb8:	40014000 	.word	0x40014000
 8003fbc:	40014400 	.word	0x40014400
 8003fc0:	40014800 	.word	0x40014800
 8003fc4:	ffffefff 	.word	0xffffefff
 8003fc8:	ffffdfff 	.word	0xffffdfff

08003fcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	4a26      	ldr	r2, [pc, #152]	@ (800407c <TIM_OC4_SetConfig+0xb0>)
 8003fe2:	401a      	ands	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	69db      	ldr	r3, [r3, #28]
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4a22      	ldr	r2, [pc, #136]	@ (8004080 <TIM_OC4_SetConfig+0xb4>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	4a21      	ldr	r2, [pc, #132]	@ (8004084 <TIM_OC4_SetConfig+0xb8>)
 8004000:	4013      	ands	r3, r2
 8004002:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	021b      	lsls	r3, r3, #8
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	4313      	orrs	r3, r2
 800400e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	4a1d      	ldr	r2, [pc, #116]	@ (8004088 <TIM_OC4_SetConfig+0xbc>)
 8004014:	4013      	ands	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	031b      	lsls	r3, r3, #12
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	4313      	orrs	r3, r2
 8004022:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a19      	ldr	r2, [pc, #100]	@ (800408c <TIM_OC4_SetConfig+0xc0>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d00b      	beq.n	8004044 <TIM_OC4_SetConfig+0x78>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a18      	ldr	r2, [pc, #96]	@ (8004090 <TIM_OC4_SetConfig+0xc4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d007      	beq.n	8004044 <TIM_OC4_SetConfig+0x78>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a17      	ldr	r2, [pc, #92]	@ (8004094 <TIM_OC4_SetConfig+0xc8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d003      	beq.n	8004044 <TIM_OC4_SetConfig+0x78>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a16      	ldr	r2, [pc, #88]	@ (8004098 <TIM_OC4_SetConfig+0xcc>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d109      	bne.n	8004058 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	4a15      	ldr	r2, [pc, #84]	@ (800409c <TIM_OC4_SetConfig+0xd0>)
 8004048:	4013      	ands	r3, r2
 800404a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	695b      	ldr	r3, [r3, #20]
 8004050:	019b      	lsls	r3, r3, #6
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	4313      	orrs	r3, r2
 8004056:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	697a      	ldr	r2, [r7, #20]
 800405c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	621a      	str	r2, [r3, #32]
}
 8004072:	46c0      	nop			@ (mov r8, r8)
 8004074:	46bd      	mov	sp, r7
 8004076:	b006      	add	sp, #24
 8004078:	bd80      	pop	{r7, pc}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	ffffefff 	.word	0xffffefff
 8004080:	feff8fff 	.word	0xfeff8fff
 8004084:	fffffcff 	.word	0xfffffcff
 8004088:	ffffdfff 	.word	0xffffdfff
 800408c:	40012c00 	.word	0x40012c00
 8004090:	40014000 	.word	0x40014000
 8004094:	40014400 	.word	0x40014400
 8004098:	40014800 	.word	0x40014800
 800409c:	ffffbfff 	.word	0xffffbfff

080040a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	4a23      	ldr	r2, [pc, #140]	@ (8004144 <TIM_OC5_SetConfig+0xa4>)
 80040b6:	401a      	ands	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004148 <TIM_OC5_SetConfig+0xa8>)
 80040cc:	4013      	ands	r3, r2
 80040ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	4a1b      	ldr	r2, [pc, #108]	@ (800414c <TIM_OC5_SetConfig+0xac>)
 80040de:	4013      	ands	r3, r2
 80040e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	041b      	lsls	r3, r3, #16
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a17      	ldr	r2, [pc, #92]	@ (8004150 <TIM_OC5_SetConfig+0xb0>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d00b      	beq.n	800410e <TIM_OC5_SetConfig+0x6e>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a16      	ldr	r2, [pc, #88]	@ (8004154 <TIM_OC5_SetConfig+0xb4>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d007      	beq.n	800410e <TIM_OC5_SetConfig+0x6e>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a15      	ldr	r2, [pc, #84]	@ (8004158 <TIM_OC5_SetConfig+0xb8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d003      	beq.n	800410e <TIM_OC5_SetConfig+0x6e>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a14      	ldr	r2, [pc, #80]	@ (800415c <TIM_OC5_SetConfig+0xbc>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d109      	bne.n	8004122 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	4a0c      	ldr	r2, [pc, #48]	@ (8004144 <TIM_OC5_SetConfig+0xa4>)
 8004112:	4013      	ands	r3, r2
 8004114:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	021b      	lsls	r3, r3, #8
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	4313      	orrs	r3, r2
 8004120:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	621a      	str	r2, [r3, #32]
}
 800413c:	46c0      	nop			@ (mov r8, r8)
 800413e:	46bd      	mov	sp, r7
 8004140:	b006      	add	sp, #24
 8004142:	bd80      	pop	{r7, pc}
 8004144:	fffeffff 	.word	0xfffeffff
 8004148:	fffeff8f 	.word	0xfffeff8f
 800414c:	fffdffff 	.word	0xfffdffff
 8004150:	40012c00 	.word	0x40012c00
 8004154:	40014000 	.word	0x40014000
 8004158:	40014400 	.word	0x40014400
 800415c:	40014800 	.word	0x40014800

08004160 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b086      	sub	sp, #24
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	4a24      	ldr	r2, [pc, #144]	@ (8004208 <TIM_OC6_SetConfig+0xa8>)
 8004176:	401a      	ands	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4a20      	ldr	r2, [pc, #128]	@ (800420c <TIM_OC6_SetConfig+0xac>)
 800418c:	4013      	ands	r3, r2
 800418e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	021b      	lsls	r3, r3, #8
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	4313      	orrs	r3, r2
 800419a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4a1c      	ldr	r2, [pc, #112]	@ (8004210 <TIM_OC6_SetConfig+0xb0>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	051b      	lsls	r3, r3, #20
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a18      	ldr	r2, [pc, #96]	@ (8004214 <TIM_OC6_SetConfig+0xb4>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d00b      	beq.n	80041d0 <TIM_OC6_SetConfig+0x70>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a17      	ldr	r2, [pc, #92]	@ (8004218 <TIM_OC6_SetConfig+0xb8>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d007      	beq.n	80041d0 <TIM_OC6_SetConfig+0x70>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4a16      	ldr	r2, [pc, #88]	@ (800421c <TIM_OC6_SetConfig+0xbc>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d003      	beq.n	80041d0 <TIM_OC6_SetConfig+0x70>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a15      	ldr	r2, [pc, #84]	@ (8004220 <TIM_OC6_SetConfig+0xc0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d109      	bne.n	80041e4 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	4a14      	ldr	r2, [pc, #80]	@ (8004224 <TIM_OC6_SetConfig+0xc4>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	029b      	lsls	r3, r3, #10
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	621a      	str	r2, [r3, #32]
}
 80041fe:	46c0      	nop			@ (mov r8, r8)
 8004200:	46bd      	mov	sp, r7
 8004202:	b006      	add	sp, #24
 8004204:	bd80      	pop	{r7, pc}
 8004206:	46c0      	nop			@ (mov r8, r8)
 8004208:	ffefffff 	.word	0xffefffff
 800420c:	feff8fff 	.word	0xfeff8fff
 8004210:	ffdfffff 	.word	0xffdfffff
 8004214:	40012c00 	.word	0x40012c00
 8004218:	40014000 	.word	0x40014000
 800421c:	40014400 	.word	0x40014400
 8004220:	40014800 	.word	0x40014800
 8004224:	fffbffff 	.word	0xfffbffff

08004228 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	221f      	movs	r2, #31
 8004238:	4013      	ands	r3, r2
 800423a:	2201      	movs	r2, #1
 800423c:	409a      	lsls	r2, r3
 800423e:	0013      	movs	r3, r2
 8004240:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	43d2      	mvns	r2, r2
 800424a:	401a      	ands	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6a1a      	ldr	r2, [r3, #32]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	211f      	movs	r1, #31
 8004258:	400b      	ands	r3, r1
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	4099      	lsls	r1, r3
 800425e:	000b      	movs	r3, r1
 8004260:	431a      	orrs	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	621a      	str	r2, [r3, #32]
}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	46bd      	mov	sp, r7
 800426a:	b006      	add	sp, #24
 800426c:	bd80      	pop	{r7, pc}
	...

08004270 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	223c      	movs	r2, #60	@ 0x3c
 800427e:	5c9b      	ldrb	r3, [r3, r2]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d101      	bne.n	8004288 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004284:	2302      	movs	r3, #2
 8004286:	e055      	b.n	8004334 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	223c      	movs	r2, #60	@ 0x3c
 800428c:	2101      	movs	r1, #1
 800428e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	223d      	movs	r2, #61	@ 0x3d
 8004294:	2102      	movs	r1, #2
 8004296:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a23      	ldr	r2, [pc, #140]	@ (800433c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d108      	bne.n	80042c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	4a22      	ldr	r2, [pc, #136]	@ (8004340 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042b6:	4013      	ands	r3, r2
 80042b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2270      	movs	r2, #112	@ 0x70
 80042c8:	4393      	bics	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a16      	ldr	r2, [pc, #88]	@ (800433c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d00f      	beq.n	8004308 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	2380      	movs	r3, #128	@ 0x80
 80042ee:	05db      	lsls	r3, r3, #23
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d009      	beq.n	8004308 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a12      	ldr	r2, [pc, #72]	@ (8004344 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d004      	beq.n	8004308 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a11      	ldr	r2, [pc, #68]	@ (8004348 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d10c      	bne.n	8004322 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	2280      	movs	r2, #128	@ 0x80
 800430c:	4393      	bics	r3, r2
 800430e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	4313      	orrs	r3, r2
 8004318:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	223d      	movs	r2, #61	@ 0x3d
 8004326:	2101      	movs	r1, #1
 8004328:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	223c      	movs	r2, #60	@ 0x3c
 800432e:	2100      	movs	r1, #0
 8004330:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	b004      	add	sp, #16
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40012c00 	.word	0x40012c00
 8004340:	ff0fffff 	.word	0xff0fffff
 8004344:	40000400 	.word	0x40000400
 8004348:	40014000 	.word	0x40014000

0800434c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004354:	46c0      	nop			@ (mov r8, r8)
 8004356:	46bd      	mov	sp, r7
 8004358:	b002      	add	sp, #8
 800435a:	bd80      	pop	{r7, pc}

0800435c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004364:	46c0      	nop			@ (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b002      	add	sp, #8
 800436a:	bd80      	pop	{r7, pc}

0800436c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004374:	46c0      	nop			@ (mov r8, r8)
 8004376:	46bd      	mov	sp, r7
 8004378:	b002      	add	sp, #8
 800437a:	bd80      	pop	{r7, pc}

0800437c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e046      	b.n	800441c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2288      	movs	r2, #136	@ 0x88
 8004392:	589b      	ldr	r3, [r3, r2]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d107      	bne.n	80043a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2284      	movs	r2, #132	@ 0x84
 800439c:	2100      	movs	r1, #0
 800439e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	0018      	movs	r0, r3
 80043a4:	f7fc fbf6 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2288      	movs	r2, #136	@ 0x88
 80043ac:	2124      	movs	r1, #36	@ 0x24
 80043ae:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2101      	movs	r1, #1
 80043bc:	438a      	bics	r2, r1
 80043be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	0018      	movs	r0, r3
 80043cc:	f000 fb8e 	bl	8004aec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	0018      	movs	r0, r3
 80043d4:	f000 f8cc 	bl	8004570 <UART_SetConfig>
 80043d8:	0003      	movs	r3, r0
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d101      	bne.n	80043e2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e01c      	b.n	800441c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	490d      	ldr	r1, [pc, #52]	@ (8004424 <HAL_UART_Init+0xa8>)
 80043ee:	400a      	ands	r2, r1
 80043f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	212a      	movs	r1, #42	@ 0x2a
 80043fe:	438a      	bics	r2, r1
 8004400:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2101      	movs	r1, #1
 800440e:	430a      	orrs	r2, r1
 8004410:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	0018      	movs	r0, r3
 8004416:	f000 fc1d 	bl	8004c54 <UART_CheckIdleState>
 800441a:	0003      	movs	r3, r0
}
 800441c:	0018      	movs	r0, r3
 800441e:	46bd      	mov	sp, r7
 8004420:	b002      	add	sp, #8
 8004422:	bd80      	pop	{r7, pc}
 8004424:	ffffb7ff 	.word	0xffffb7ff

08004428 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b08a      	sub	sp, #40	@ 0x28
 800442c:	af02      	add	r7, sp, #8
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	603b      	str	r3, [r7, #0]
 8004434:	1dbb      	adds	r3, r7, #6
 8004436:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2288      	movs	r2, #136	@ 0x88
 800443c:	589b      	ldr	r3, [r3, r2]
 800443e:	2b20      	cmp	r3, #32
 8004440:	d000      	beq.n	8004444 <HAL_UART_Transmit+0x1c>
 8004442:	e090      	b.n	8004566 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_UART_Transmit+0x2a>
 800444a:	1dbb      	adds	r3, r7, #6
 800444c:	881b      	ldrh	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e088      	b.n	8004568 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	689a      	ldr	r2, [r3, #8]
 800445a:	2380      	movs	r3, #128	@ 0x80
 800445c:	015b      	lsls	r3, r3, #5
 800445e:	429a      	cmp	r2, r3
 8004460:	d109      	bne.n	8004476 <HAL_UART_Transmit+0x4e>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d105      	bne.n	8004476 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	2201      	movs	r2, #1
 800446e:	4013      	ands	r3, r2
 8004470:	d001      	beq.n	8004476 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e078      	b.n	8004568 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2290      	movs	r2, #144	@ 0x90
 800447a:	2100      	movs	r1, #0
 800447c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2288      	movs	r2, #136	@ 0x88
 8004482:	2121      	movs	r1, #33	@ 0x21
 8004484:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004486:	f7fc fd43 	bl	8000f10 <HAL_GetTick>
 800448a:	0003      	movs	r3, r0
 800448c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	1dba      	adds	r2, r7, #6
 8004492:	2154      	movs	r1, #84	@ 0x54
 8004494:	8812      	ldrh	r2, [r2, #0]
 8004496:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	1dba      	adds	r2, r7, #6
 800449c:	2156      	movs	r1, #86	@ 0x56
 800449e:	8812      	ldrh	r2, [r2, #0]
 80044a0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	2380      	movs	r3, #128	@ 0x80
 80044a8:	015b      	lsls	r3, r3, #5
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d108      	bne.n	80044c0 <HAL_UART_Transmit+0x98>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d104      	bne.n	80044c0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80044b6:	2300      	movs	r3, #0
 80044b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	61bb      	str	r3, [r7, #24]
 80044be:	e003      	b.n	80044c8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044c4:	2300      	movs	r3, #0
 80044c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80044c8:	e030      	b.n	800452c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044ca:	697a      	ldr	r2, [r7, #20]
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	0013      	movs	r3, r2
 80044d4:	2200      	movs	r2, #0
 80044d6:	2180      	movs	r1, #128	@ 0x80
 80044d8:	f000 fc66 	bl	8004da8 <UART_WaitOnFlagUntilTimeout>
 80044dc:	1e03      	subs	r3, r0, #0
 80044de:	d005      	beq.n	80044ec <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2288      	movs	r2, #136	@ 0x88
 80044e4:	2120      	movs	r1, #32
 80044e6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e03d      	b.n	8004568 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10b      	bne.n	800450a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	001a      	movs	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	05d2      	lsls	r2, r2, #23
 80044fe:	0dd2      	lsrs	r2, r2, #23
 8004500:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	3302      	adds	r3, #2
 8004506:	61bb      	str	r3, [r7, #24]
 8004508:	e007      	b.n	800451a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	781a      	ldrb	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	3301      	adds	r3, #1
 8004518:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2256      	movs	r2, #86	@ 0x56
 800451e:	5a9b      	ldrh	r3, [r3, r2]
 8004520:	b29b      	uxth	r3, r3
 8004522:	3b01      	subs	r3, #1
 8004524:	b299      	uxth	r1, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2256      	movs	r2, #86	@ 0x56
 800452a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2256      	movs	r2, #86	@ 0x56
 8004530:	5a9b      	ldrh	r3, [r3, r2]
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1c8      	bne.n	80044ca <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	0013      	movs	r3, r2
 8004542:	2200      	movs	r2, #0
 8004544:	2140      	movs	r1, #64	@ 0x40
 8004546:	f000 fc2f 	bl	8004da8 <UART_WaitOnFlagUntilTimeout>
 800454a:	1e03      	subs	r3, r0, #0
 800454c:	d005      	beq.n	800455a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2288      	movs	r2, #136	@ 0x88
 8004552:	2120      	movs	r1, #32
 8004554:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e006      	b.n	8004568 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2288      	movs	r2, #136	@ 0x88
 800455e:	2120      	movs	r1, #32
 8004560:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004562:	2300      	movs	r3, #0
 8004564:	e000      	b.n	8004568 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004566:	2302      	movs	r3, #2
  }
}
 8004568:	0018      	movs	r0, r3
 800456a:	46bd      	mov	sp, r7
 800456c:	b008      	add	sp, #32
 800456e:	bd80      	pop	{r7, pc}

08004570 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004570:	b5b0      	push	{r4, r5, r7, lr}
 8004572:	b090      	sub	sp, #64	@ 0x40
 8004574:	af00      	add	r7, sp, #0
 8004576:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004578:	231a      	movs	r3, #26
 800457a:	2220      	movs	r2, #32
 800457c:	189b      	adds	r3, r3, r2
 800457e:	19db      	adds	r3, r3, r7
 8004580:	2200      	movs	r2, #0
 8004582:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	431a      	orrs	r2, r3
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	431a      	orrs	r2, r3
 8004594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004596:	69db      	ldr	r3, [r3, #28]
 8004598:	4313      	orrs	r3, r2
 800459a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800459c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4aaf      	ldr	r2, [pc, #700]	@ (8004860 <UART_SetConfig+0x2f0>)
 80045a4:	4013      	ands	r3, r2
 80045a6:	0019      	movs	r1, r3
 80045a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045ae:	430b      	orrs	r3, r1
 80045b0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	4aaa      	ldr	r2, [pc, #680]	@ (8004864 <UART_SetConfig+0x2f4>)
 80045ba:	4013      	ands	r3, r2
 80045bc:	0018      	movs	r0, r3
 80045be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c0:	68d9      	ldr	r1, [r3, #12]
 80045c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	0003      	movs	r3, r0
 80045c8:	430b      	orrs	r3, r1
 80045ca:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4aa4      	ldr	r2, [pc, #656]	@ (8004868 <UART_SetConfig+0x2f8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d004      	beq.n	80045e6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80045e2:	4313      	orrs	r3, r2
 80045e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	4a9f      	ldr	r2, [pc, #636]	@ (800486c <UART_SetConfig+0x2fc>)
 80045ee:	4013      	ands	r3, r2
 80045f0:	0019      	movs	r1, r3
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045f8:	430b      	orrs	r3, r1
 80045fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004602:	220f      	movs	r2, #15
 8004604:	4393      	bics	r3, r2
 8004606:	0018      	movs	r0, r3
 8004608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800460c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	0003      	movs	r3, r0
 8004612:	430b      	orrs	r3, r1
 8004614:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a95      	ldr	r2, [pc, #596]	@ (8004870 <UART_SetConfig+0x300>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d131      	bne.n	8004684 <UART_SetConfig+0x114>
 8004620:	4b94      	ldr	r3, [pc, #592]	@ (8004874 <UART_SetConfig+0x304>)
 8004622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004624:	2203      	movs	r2, #3
 8004626:	4013      	ands	r3, r2
 8004628:	2b03      	cmp	r3, #3
 800462a:	d01d      	beq.n	8004668 <UART_SetConfig+0xf8>
 800462c:	d823      	bhi.n	8004676 <UART_SetConfig+0x106>
 800462e:	2b02      	cmp	r3, #2
 8004630:	d00c      	beq.n	800464c <UART_SetConfig+0xdc>
 8004632:	d820      	bhi.n	8004676 <UART_SetConfig+0x106>
 8004634:	2b00      	cmp	r3, #0
 8004636:	d002      	beq.n	800463e <UART_SetConfig+0xce>
 8004638:	2b01      	cmp	r3, #1
 800463a:	d00e      	beq.n	800465a <UART_SetConfig+0xea>
 800463c:	e01b      	b.n	8004676 <UART_SetConfig+0x106>
 800463e:	231b      	movs	r3, #27
 8004640:	2220      	movs	r2, #32
 8004642:	189b      	adds	r3, r3, r2
 8004644:	19db      	adds	r3, r3, r7
 8004646:	2200      	movs	r2, #0
 8004648:	701a      	strb	r2, [r3, #0]
 800464a:	e0b4      	b.n	80047b6 <UART_SetConfig+0x246>
 800464c:	231b      	movs	r3, #27
 800464e:	2220      	movs	r2, #32
 8004650:	189b      	adds	r3, r3, r2
 8004652:	19db      	adds	r3, r3, r7
 8004654:	2202      	movs	r2, #2
 8004656:	701a      	strb	r2, [r3, #0]
 8004658:	e0ad      	b.n	80047b6 <UART_SetConfig+0x246>
 800465a:	231b      	movs	r3, #27
 800465c:	2220      	movs	r2, #32
 800465e:	189b      	adds	r3, r3, r2
 8004660:	19db      	adds	r3, r3, r7
 8004662:	2204      	movs	r2, #4
 8004664:	701a      	strb	r2, [r3, #0]
 8004666:	e0a6      	b.n	80047b6 <UART_SetConfig+0x246>
 8004668:	231b      	movs	r3, #27
 800466a:	2220      	movs	r2, #32
 800466c:	189b      	adds	r3, r3, r2
 800466e:	19db      	adds	r3, r3, r7
 8004670:	2208      	movs	r2, #8
 8004672:	701a      	strb	r2, [r3, #0]
 8004674:	e09f      	b.n	80047b6 <UART_SetConfig+0x246>
 8004676:	231b      	movs	r3, #27
 8004678:	2220      	movs	r2, #32
 800467a:	189b      	adds	r3, r3, r2
 800467c:	19db      	adds	r3, r3, r7
 800467e:	2210      	movs	r2, #16
 8004680:	701a      	strb	r2, [r3, #0]
 8004682:	e098      	b.n	80047b6 <UART_SetConfig+0x246>
 8004684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a7b      	ldr	r2, [pc, #492]	@ (8004878 <UART_SetConfig+0x308>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d131      	bne.n	80046f2 <UART_SetConfig+0x182>
 800468e:	4b79      	ldr	r3, [pc, #484]	@ (8004874 <UART_SetConfig+0x304>)
 8004690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004692:	220c      	movs	r2, #12
 8004694:	4013      	ands	r3, r2
 8004696:	2b0c      	cmp	r3, #12
 8004698:	d01d      	beq.n	80046d6 <UART_SetConfig+0x166>
 800469a:	d823      	bhi.n	80046e4 <UART_SetConfig+0x174>
 800469c:	2b08      	cmp	r3, #8
 800469e:	d00c      	beq.n	80046ba <UART_SetConfig+0x14a>
 80046a0:	d820      	bhi.n	80046e4 <UART_SetConfig+0x174>
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d002      	beq.n	80046ac <UART_SetConfig+0x13c>
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	d00e      	beq.n	80046c8 <UART_SetConfig+0x158>
 80046aa:	e01b      	b.n	80046e4 <UART_SetConfig+0x174>
 80046ac:	231b      	movs	r3, #27
 80046ae:	2220      	movs	r2, #32
 80046b0:	189b      	adds	r3, r3, r2
 80046b2:	19db      	adds	r3, r3, r7
 80046b4:	2200      	movs	r2, #0
 80046b6:	701a      	strb	r2, [r3, #0]
 80046b8:	e07d      	b.n	80047b6 <UART_SetConfig+0x246>
 80046ba:	231b      	movs	r3, #27
 80046bc:	2220      	movs	r2, #32
 80046be:	189b      	adds	r3, r3, r2
 80046c0:	19db      	adds	r3, r3, r7
 80046c2:	2202      	movs	r2, #2
 80046c4:	701a      	strb	r2, [r3, #0]
 80046c6:	e076      	b.n	80047b6 <UART_SetConfig+0x246>
 80046c8:	231b      	movs	r3, #27
 80046ca:	2220      	movs	r2, #32
 80046cc:	189b      	adds	r3, r3, r2
 80046ce:	19db      	adds	r3, r3, r7
 80046d0:	2204      	movs	r2, #4
 80046d2:	701a      	strb	r2, [r3, #0]
 80046d4:	e06f      	b.n	80047b6 <UART_SetConfig+0x246>
 80046d6:	231b      	movs	r3, #27
 80046d8:	2220      	movs	r2, #32
 80046da:	189b      	adds	r3, r3, r2
 80046dc:	19db      	adds	r3, r3, r7
 80046de:	2208      	movs	r2, #8
 80046e0:	701a      	strb	r2, [r3, #0]
 80046e2:	e068      	b.n	80047b6 <UART_SetConfig+0x246>
 80046e4:	231b      	movs	r3, #27
 80046e6:	2220      	movs	r2, #32
 80046e8:	189b      	adds	r3, r3, r2
 80046ea:	19db      	adds	r3, r3, r7
 80046ec:	2210      	movs	r2, #16
 80046ee:	701a      	strb	r2, [r3, #0]
 80046f0:	e061      	b.n	80047b6 <UART_SetConfig+0x246>
 80046f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a61      	ldr	r2, [pc, #388]	@ (800487c <UART_SetConfig+0x30c>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d106      	bne.n	800470a <UART_SetConfig+0x19a>
 80046fc:	231b      	movs	r3, #27
 80046fe:	2220      	movs	r2, #32
 8004700:	189b      	adds	r3, r3, r2
 8004702:	19db      	adds	r3, r3, r7
 8004704:	2200      	movs	r2, #0
 8004706:	701a      	strb	r2, [r3, #0]
 8004708:	e055      	b.n	80047b6 <UART_SetConfig+0x246>
 800470a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a5c      	ldr	r2, [pc, #368]	@ (8004880 <UART_SetConfig+0x310>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d106      	bne.n	8004722 <UART_SetConfig+0x1b2>
 8004714:	231b      	movs	r3, #27
 8004716:	2220      	movs	r2, #32
 8004718:	189b      	adds	r3, r3, r2
 800471a:	19db      	adds	r3, r3, r7
 800471c:	2200      	movs	r2, #0
 800471e:	701a      	strb	r2, [r3, #0]
 8004720:	e049      	b.n	80047b6 <UART_SetConfig+0x246>
 8004722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a50      	ldr	r2, [pc, #320]	@ (8004868 <UART_SetConfig+0x2f8>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d13e      	bne.n	80047aa <UART_SetConfig+0x23a>
 800472c:	4b51      	ldr	r3, [pc, #324]	@ (8004874 <UART_SetConfig+0x304>)
 800472e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004730:	23c0      	movs	r3, #192	@ 0xc0
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	4013      	ands	r3, r2
 8004736:	22c0      	movs	r2, #192	@ 0xc0
 8004738:	0112      	lsls	r2, r2, #4
 800473a:	4293      	cmp	r3, r2
 800473c:	d027      	beq.n	800478e <UART_SetConfig+0x21e>
 800473e:	22c0      	movs	r2, #192	@ 0xc0
 8004740:	0112      	lsls	r2, r2, #4
 8004742:	4293      	cmp	r3, r2
 8004744:	d82a      	bhi.n	800479c <UART_SetConfig+0x22c>
 8004746:	2280      	movs	r2, #128	@ 0x80
 8004748:	0112      	lsls	r2, r2, #4
 800474a:	4293      	cmp	r3, r2
 800474c:	d011      	beq.n	8004772 <UART_SetConfig+0x202>
 800474e:	2280      	movs	r2, #128	@ 0x80
 8004750:	0112      	lsls	r2, r2, #4
 8004752:	4293      	cmp	r3, r2
 8004754:	d822      	bhi.n	800479c <UART_SetConfig+0x22c>
 8004756:	2b00      	cmp	r3, #0
 8004758:	d004      	beq.n	8004764 <UART_SetConfig+0x1f4>
 800475a:	2280      	movs	r2, #128	@ 0x80
 800475c:	00d2      	lsls	r2, r2, #3
 800475e:	4293      	cmp	r3, r2
 8004760:	d00e      	beq.n	8004780 <UART_SetConfig+0x210>
 8004762:	e01b      	b.n	800479c <UART_SetConfig+0x22c>
 8004764:	231b      	movs	r3, #27
 8004766:	2220      	movs	r2, #32
 8004768:	189b      	adds	r3, r3, r2
 800476a:	19db      	adds	r3, r3, r7
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]
 8004770:	e021      	b.n	80047b6 <UART_SetConfig+0x246>
 8004772:	231b      	movs	r3, #27
 8004774:	2220      	movs	r2, #32
 8004776:	189b      	adds	r3, r3, r2
 8004778:	19db      	adds	r3, r3, r7
 800477a:	2202      	movs	r2, #2
 800477c:	701a      	strb	r2, [r3, #0]
 800477e:	e01a      	b.n	80047b6 <UART_SetConfig+0x246>
 8004780:	231b      	movs	r3, #27
 8004782:	2220      	movs	r2, #32
 8004784:	189b      	adds	r3, r3, r2
 8004786:	19db      	adds	r3, r3, r7
 8004788:	2204      	movs	r2, #4
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	e013      	b.n	80047b6 <UART_SetConfig+0x246>
 800478e:	231b      	movs	r3, #27
 8004790:	2220      	movs	r2, #32
 8004792:	189b      	adds	r3, r3, r2
 8004794:	19db      	adds	r3, r3, r7
 8004796:	2208      	movs	r2, #8
 8004798:	701a      	strb	r2, [r3, #0]
 800479a:	e00c      	b.n	80047b6 <UART_SetConfig+0x246>
 800479c:	231b      	movs	r3, #27
 800479e:	2220      	movs	r2, #32
 80047a0:	189b      	adds	r3, r3, r2
 80047a2:	19db      	adds	r3, r3, r7
 80047a4:	2210      	movs	r2, #16
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	e005      	b.n	80047b6 <UART_SetConfig+0x246>
 80047aa:	231b      	movs	r3, #27
 80047ac:	2220      	movs	r2, #32
 80047ae:	189b      	adds	r3, r3, r2
 80047b0:	19db      	adds	r3, r3, r7
 80047b2:	2210      	movs	r2, #16
 80047b4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004868 <UART_SetConfig+0x2f8>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d000      	beq.n	80047c2 <UART_SetConfig+0x252>
 80047c0:	e0a9      	b.n	8004916 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047c2:	231b      	movs	r3, #27
 80047c4:	2220      	movs	r2, #32
 80047c6:	189b      	adds	r3, r3, r2
 80047c8:	19db      	adds	r3, r3, r7
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b08      	cmp	r3, #8
 80047ce:	d015      	beq.n	80047fc <UART_SetConfig+0x28c>
 80047d0:	dc18      	bgt.n	8004804 <UART_SetConfig+0x294>
 80047d2:	2b04      	cmp	r3, #4
 80047d4:	d00d      	beq.n	80047f2 <UART_SetConfig+0x282>
 80047d6:	dc15      	bgt.n	8004804 <UART_SetConfig+0x294>
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <UART_SetConfig+0x272>
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d005      	beq.n	80047ec <UART_SetConfig+0x27c>
 80047e0:	e010      	b.n	8004804 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047e2:	f7fe fc3b 	bl	800305c <HAL_RCC_GetPCLK1Freq>
 80047e6:	0003      	movs	r3, r0
 80047e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047ea:	e014      	b.n	8004816 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047ec:	4b25      	ldr	r3, [pc, #148]	@ (8004884 <UART_SetConfig+0x314>)
 80047ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047f0:	e011      	b.n	8004816 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047f2:	f7fe fba7 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 80047f6:	0003      	movs	r3, r0
 80047f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80047fa:	e00c      	b.n	8004816 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047fc:	2380      	movs	r3, #128	@ 0x80
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004802:	e008      	b.n	8004816 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8004804:	2300      	movs	r3, #0
 8004806:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004808:	231a      	movs	r3, #26
 800480a:	2220      	movs	r2, #32
 800480c:	189b      	adds	r3, r3, r2
 800480e:	19db      	adds	r3, r3, r7
 8004810:	2201      	movs	r2, #1
 8004812:	701a      	strb	r2, [r3, #0]
        break;
 8004814:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004818:	2b00      	cmp	r3, #0
 800481a:	d100      	bne.n	800481e <UART_SetConfig+0x2ae>
 800481c:	e14b      	b.n	8004ab6 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800481e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004820:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004822:	4b19      	ldr	r3, [pc, #100]	@ (8004888 <UART_SetConfig+0x318>)
 8004824:	0052      	lsls	r2, r2, #1
 8004826:	5ad3      	ldrh	r3, [r2, r3]
 8004828:	0019      	movs	r1, r3
 800482a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800482c:	f7fb fc74 	bl	8000118 <__udivsi3>
 8004830:	0003      	movs	r3, r0
 8004832:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	0013      	movs	r3, r2
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	189b      	adds	r3, r3, r2
 800483e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004840:	429a      	cmp	r2, r3
 8004842:	d305      	bcc.n	8004850 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800484a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800484c:	429a      	cmp	r2, r3
 800484e:	d91d      	bls.n	800488c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8004850:	231a      	movs	r3, #26
 8004852:	2220      	movs	r2, #32
 8004854:	189b      	adds	r3, r3, r2
 8004856:	19db      	adds	r3, r3, r7
 8004858:	2201      	movs	r2, #1
 800485a:	701a      	strb	r2, [r3, #0]
 800485c:	e12b      	b.n	8004ab6 <UART_SetConfig+0x546>
 800485e:	46c0      	nop			@ (mov r8, r8)
 8004860:	cfff69f3 	.word	0xcfff69f3
 8004864:	ffffcfff 	.word	0xffffcfff
 8004868:	40008000 	.word	0x40008000
 800486c:	11fff4ff 	.word	0x11fff4ff
 8004870:	40013800 	.word	0x40013800
 8004874:	40021000 	.word	0x40021000
 8004878:	40004400 	.word	0x40004400
 800487c:	40004800 	.word	0x40004800
 8004880:	40004c00 	.word	0x40004c00
 8004884:	00f42400 	.word	0x00f42400
 8004888:	08006130 	.word	0x08006130
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800488c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800488e:	61bb      	str	r3, [r7, #24]
 8004890:	2300      	movs	r3, #0
 8004892:	61fb      	str	r3, [r7, #28]
 8004894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004896:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004898:	4b92      	ldr	r3, [pc, #584]	@ (8004ae4 <UART_SetConfig+0x574>)
 800489a:	0052      	lsls	r2, r2, #1
 800489c:	5ad3      	ldrh	r3, [r2, r3]
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	2300      	movs	r3, #0
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	69b8      	ldr	r0, [r7, #24]
 80048aa:	69f9      	ldr	r1, [r7, #28]
 80048ac:	f7fb fdaa 	bl	8000404 <__aeabi_uldivmod>
 80048b0:	0002      	movs	r2, r0
 80048b2:	000b      	movs	r3, r1
 80048b4:	0e11      	lsrs	r1, r2, #24
 80048b6:	021d      	lsls	r5, r3, #8
 80048b8:	430d      	orrs	r5, r1
 80048ba:	0214      	lsls	r4, r2, #8
 80048bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	085b      	lsrs	r3, r3, #1
 80048c2:	60bb      	str	r3, [r7, #8]
 80048c4:	2300      	movs	r3, #0
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	68b8      	ldr	r0, [r7, #8]
 80048ca:	68f9      	ldr	r1, [r7, #12]
 80048cc:	1900      	adds	r0, r0, r4
 80048ce:	4169      	adcs	r1, r5
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	603b      	str	r3, [r7, #0]
 80048d6:	2300      	movs	r3, #0
 80048d8:	607b      	str	r3, [r7, #4]
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f7fb fd91 	bl	8000404 <__aeabi_uldivmod>
 80048e2:	0002      	movs	r2, r0
 80048e4:	000b      	movs	r3, r1
 80048e6:	0013      	movs	r3, r2
 80048e8:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048ec:	23c0      	movs	r3, #192	@ 0xc0
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d309      	bcc.n	8004908 <UART_SetConfig+0x398>
 80048f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048f6:	2380      	movs	r3, #128	@ 0x80
 80048f8:	035b      	lsls	r3, r3, #13
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d204      	bcs.n	8004908 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004904:	60da      	str	r2, [r3, #12]
 8004906:	e0d6      	b.n	8004ab6 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8004908:	231a      	movs	r3, #26
 800490a:	2220      	movs	r2, #32
 800490c:	189b      	adds	r3, r3, r2
 800490e:	19db      	adds	r3, r3, r7
 8004910:	2201      	movs	r2, #1
 8004912:	701a      	strb	r2, [r3, #0]
 8004914:	e0cf      	b.n	8004ab6 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004918:	69da      	ldr	r2, [r3, #28]
 800491a:	2380      	movs	r3, #128	@ 0x80
 800491c:	021b      	lsls	r3, r3, #8
 800491e:	429a      	cmp	r2, r3
 8004920:	d000      	beq.n	8004924 <UART_SetConfig+0x3b4>
 8004922:	e070      	b.n	8004a06 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8004924:	231b      	movs	r3, #27
 8004926:	2220      	movs	r2, #32
 8004928:	189b      	adds	r3, r3, r2
 800492a:	19db      	adds	r3, r3, r7
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	2b08      	cmp	r3, #8
 8004930:	d015      	beq.n	800495e <UART_SetConfig+0x3ee>
 8004932:	dc18      	bgt.n	8004966 <UART_SetConfig+0x3f6>
 8004934:	2b04      	cmp	r3, #4
 8004936:	d00d      	beq.n	8004954 <UART_SetConfig+0x3e4>
 8004938:	dc15      	bgt.n	8004966 <UART_SetConfig+0x3f6>
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <UART_SetConfig+0x3d4>
 800493e:	2b02      	cmp	r3, #2
 8004940:	d005      	beq.n	800494e <UART_SetConfig+0x3de>
 8004942:	e010      	b.n	8004966 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004944:	f7fe fb8a 	bl	800305c <HAL_RCC_GetPCLK1Freq>
 8004948:	0003      	movs	r3, r0
 800494a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800494c:	e014      	b.n	8004978 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800494e:	4b66      	ldr	r3, [pc, #408]	@ (8004ae8 <UART_SetConfig+0x578>)
 8004950:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004952:	e011      	b.n	8004978 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004954:	f7fe faf6 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 8004958:	0003      	movs	r3, r0
 800495a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800495c:	e00c      	b.n	8004978 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800495e:	2380      	movs	r3, #128	@ 0x80
 8004960:	021b      	lsls	r3, r3, #8
 8004962:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004964:	e008      	b.n	8004978 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800496a:	231a      	movs	r3, #26
 800496c:	2220      	movs	r2, #32
 800496e:	189b      	adds	r3, r3, r2
 8004970:	19db      	adds	r3, r3, r7
 8004972:	2201      	movs	r2, #1
 8004974:	701a      	strb	r2, [r3, #0]
        break;
 8004976:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800497a:	2b00      	cmp	r3, #0
 800497c:	d100      	bne.n	8004980 <UART_SetConfig+0x410>
 800497e:	e09a      	b.n	8004ab6 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004982:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004984:	4b57      	ldr	r3, [pc, #348]	@ (8004ae4 <UART_SetConfig+0x574>)
 8004986:	0052      	lsls	r2, r2, #1
 8004988:	5ad3      	ldrh	r3, [r2, r3]
 800498a:	0019      	movs	r1, r3
 800498c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800498e:	f7fb fbc3 	bl	8000118 <__udivsi3>
 8004992:	0003      	movs	r3, r0
 8004994:	005a      	lsls	r2, r3, #1
 8004996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	085b      	lsrs	r3, r3, #1
 800499c:	18d2      	adds	r2, r2, r3
 800499e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	0019      	movs	r1, r3
 80049a4:	0010      	movs	r0, r2
 80049a6:	f7fb fbb7 	bl	8000118 <__udivsi3>
 80049aa:	0003      	movs	r3, r0
 80049ac:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b0:	2b0f      	cmp	r3, #15
 80049b2:	d921      	bls.n	80049f8 <UART_SetConfig+0x488>
 80049b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049b6:	2380      	movs	r3, #128	@ 0x80
 80049b8:	025b      	lsls	r3, r3, #9
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d21c      	bcs.n	80049f8 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	200e      	movs	r0, #14
 80049c4:	2420      	movs	r4, #32
 80049c6:	1903      	adds	r3, r0, r4
 80049c8:	19db      	adds	r3, r3, r7
 80049ca:	210f      	movs	r1, #15
 80049cc:	438a      	bics	r2, r1
 80049ce:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d2:	085b      	lsrs	r3, r3, #1
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	2207      	movs	r2, #7
 80049d8:	4013      	ands	r3, r2
 80049da:	b299      	uxth	r1, r3
 80049dc:	1903      	adds	r3, r0, r4
 80049de:	19db      	adds	r3, r3, r7
 80049e0:	1902      	adds	r2, r0, r4
 80049e2:	19d2      	adds	r2, r2, r7
 80049e4:	8812      	ldrh	r2, [r2, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	1902      	adds	r2, r0, r4
 80049f0:	19d2      	adds	r2, r2, r7
 80049f2:	8812      	ldrh	r2, [r2, #0]
 80049f4:	60da      	str	r2, [r3, #12]
 80049f6:	e05e      	b.n	8004ab6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80049f8:	231a      	movs	r3, #26
 80049fa:	2220      	movs	r2, #32
 80049fc:	189b      	adds	r3, r3, r2
 80049fe:	19db      	adds	r3, r3, r7
 8004a00:	2201      	movs	r2, #1
 8004a02:	701a      	strb	r2, [r3, #0]
 8004a04:	e057      	b.n	8004ab6 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a06:	231b      	movs	r3, #27
 8004a08:	2220      	movs	r2, #32
 8004a0a:	189b      	adds	r3, r3, r2
 8004a0c:	19db      	adds	r3, r3, r7
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d015      	beq.n	8004a40 <UART_SetConfig+0x4d0>
 8004a14:	dc18      	bgt.n	8004a48 <UART_SetConfig+0x4d8>
 8004a16:	2b04      	cmp	r3, #4
 8004a18:	d00d      	beq.n	8004a36 <UART_SetConfig+0x4c6>
 8004a1a:	dc15      	bgt.n	8004a48 <UART_SetConfig+0x4d8>
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <UART_SetConfig+0x4b6>
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d005      	beq.n	8004a30 <UART_SetConfig+0x4c0>
 8004a24:	e010      	b.n	8004a48 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a26:	f7fe fb19 	bl	800305c <HAL_RCC_GetPCLK1Freq>
 8004a2a:	0003      	movs	r3, r0
 8004a2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a2e:	e014      	b.n	8004a5a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a30:	4b2d      	ldr	r3, [pc, #180]	@ (8004ae8 <UART_SetConfig+0x578>)
 8004a32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a34:	e011      	b.n	8004a5a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a36:	f7fe fa85 	bl	8002f44 <HAL_RCC_GetSysClockFreq>
 8004a3a:	0003      	movs	r3, r0
 8004a3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a3e:	e00c      	b.n	8004a5a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a40:	2380      	movs	r3, #128	@ 0x80
 8004a42:	021b      	lsls	r3, r3, #8
 8004a44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a46:	e008      	b.n	8004a5a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004a4c:	231a      	movs	r3, #26
 8004a4e:	2220      	movs	r2, #32
 8004a50:	189b      	adds	r3, r3, r2
 8004a52:	19db      	adds	r3, r3, r7
 8004a54:	2201      	movs	r2, #1
 8004a56:	701a      	strb	r2, [r3, #0]
        break;
 8004a58:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d02a      	beq.n	8004ab6 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a64:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae4 <UART_SetConfig+0x574>)
 8004a66:	0052      	lsls	r2, r2, #1
 8004a68:	5ad3      	ldrh	r3, [r2, r3]
 8004a6a:	0019      	movs	r1, r3
 8004a6c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004a6e:	f7fb fb53 	bl	8000118 <__udivsi3>
 8004a72:	0003      	movs	r3, r0
 8004a74:	001a      	movs	r2, r3
 8004a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	085b      	lsrs	r3, r3, #1
 8004a7c:	18d2      	adds	r2, r2, r3
 8004a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	0019      	movs	r1, r3
 8004a84:	0010      	movs	r0, r2
 8004a86:	f7fb fb47 	bl	8000118 <__udivsi3>
 8004a8a:	0003      	movs	r3, r0
 8004a8c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a90:	2b0f      	cmp	r3, #15
 8004a92:	d90a      	bls.n	8004aaa <UART_SetConfig+0x53a>
 8004a94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a96:	2380      	movs	r3, #128	@ 0x80
 8004a98:	025b      	lsls	r3, r3, #9
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d205      	bcs.n	8004aaa <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	60da      	str	r2, [r3, #12]
 8004aa8:	e005      	b.n	8004ab6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004aaa:	231a      	movs	r3, #26
 8004aac:	2220      	movs	r2, #32
 8004aae:	189b      	adds	r3, r3, r2
 8004ab0:	19db      	adds	r3, r3, r7
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab8:	226a      	movs	r2, #106	@ 0x6a
 8004aba:	2101      	movs	r1, #1
 8004abc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac0:	2268      	movs	r2, #104	@ 0x68
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac8:	2200      	movs	r2, #0
 8004aca:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ace:	2200      	movs	r2, #0
 8004ad0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ad2:	231a      	movs	r3, #26
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	189b      	adds	r3, r3, r2
 8004ad8:	19db      	adds	r3, r3, r7
 8004ada:	781b      	ldrb	r3, [r3, #0]
}
 8004adc:	0018      	movs	r0, r3
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b010      	add	sp, #64	@ 0x40
 8004ae2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ae4:	08006130 	.word	0x08006130
 8004ae8:	00f42400 	.word	0x00f42400

08004aec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af8:	2208      	movs	r2, #8
 8004afa:	4013      	ands	r3, r2
 8004afc:	d00b      	beq.n	8004b16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	4a4a      	ldr	r2, [pc, #296]	@ (8004c30 <UART_AdvFeatureConfig+0x144>)
 8004b06:	4013      	ands	r3, r2
 8004b08:	0019      	movs	r1, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	d00b      	beq.n	8004b38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	4a43      	ldr	r2, [pc, #268]	@ (8004c34 <UART_AdvFeatureConfig+0x148>)
 8004b28:	4013      	ands	r3, r2
 8004b2a:	0019      	movs	r1, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d00b      	beq.n	8004b5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	4a3b      	ldr	r2, [pc, #236]	@ (8004c38 <UART_AdvFeatureConfig+0x14c>)
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	0019      	movs	r1, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	430a      	orrs	r2, r1
 8004b58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5e:	2204      	movs	r2, #4
 8004b60:	4013      	ands	r3, r2
 8004b62:	d00b      	beq.n	8004b7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	4a34      	ldr	r2, [pc, #208]	@ (8004c3c <UART_AdvFeatureConfig+0x150>)
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	0019      	movs	r1, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b80:	2210      	movs	r2, #16
 8004b82:	4013      	ands	r3, r2
 8004b84:	d00b      	beq.n	8004b9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	4a2c      	ldr	r2, [pc, #176]	@ (8004c40 <UART_AdvFeatureConfig+0x154>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	0019      	movs	r1, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d00b      	beq.n	8004bc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	4a25      	ldr	r2, [pc, #148]	@ (8004c44 <UART_AdvFeatureConfig+0x158>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	0019      	movs	r1, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc4:	2240      	movs	r2, #64	@ 0x40
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	d01d      	beq.n	8004c06 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004c48 <UART_AdvFeatureConfig+0x15c>)
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	0019      	movs	r1, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004be6:	2380      	movs	r3, #128	@ 0x80
 8004be8:	035b      	lsls	r3, r3, #13
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d10b      	bne.n	8004c06 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	4a15      	ldr	r2, [pc, #84]	@ (8004c4c <UART_AdvFeatureConfig+0x160>)
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	0019      	movs	r1, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0a:	2280      	movs	r2, #128	@ 0x80
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	d00b      	beq.n	8004c28 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	4a0e      	ldr	r2, [pc, #56]	@ (8004c50 <UART_AdvFeatureConfig+0x164>)
 8004c18:	4013      	ands	r3, r2
 8004c1a:	0019      	movs	r1, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	605a      	str	r2, [r3, #4]
  }
}
 8004c28:	46c0      	nop			@ (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b002      	add	sp, #8
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	ffff7fff 	.word	0xffff7fff
 8004c34:	fffdffff 	.word	0xfffdffff
 8004c38:	fffeffff 	.word	0xfffeffff
 8004c3c:	fffbffff 	.word	0xfffbffff
 8004c40:	ffffefff 	.word	0xffffefff
 8004c44:	ffffdfff 	.word	0xffffdfff
 8004c48:	ffefffff 	.word	0xffefffff
 8004c4c:	ff9fffff 	.word	0xff9fffff
 8004c50:	fff7ffff 	.word	0xfff7ffff

08004c54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b092      	sub	sp, #72	@ 0x48
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2290      	movs	r2, #144	@ 0x90
 8004c60:	2100      	movs	r1, #0
 8004c62:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c64:	f7fc f954 	bl	8000f10 <HAL_GetTick>
 8004c68:	0003      	movs	r3, r0
 8004c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2208      	movs	r2, #8
 8004c74:	4013      	ands	r3, r2
 8004c76:	2b08      	cmp	r3, #8
 8004c78:	d12d      	bne.n	8004cd6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c7c:	2280      	movs	r2, #128	@ 0x80
 8004c7e:	0391      	lsls	r1, r2, #14
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	4a47      	ldr	r2, [pc, #284]	@ (8004da0 <UART_CheckIdleState+0x14c>)
 8004c84:	9200      	str	r2, [sp, #0]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f000 f88e 	bl	8004da8 <UART_WaitOnFlagUntilTimeout>
 8004c8c:	1e03      	subs	r3, r0, #0
 8004c8e:	d022      	beq.n	8004cd6 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c90:	f3ef 8310 	mrs	r3, PRIMASK
 8004c94:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004c98:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca0:	f383 8810 	msr	PRIMASK, r3
}
 8004ca4:	46c0      	nop			@ (mov r8, r8)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2180      	movs	r1, #128	@ 0x80
 8004cb2:	438a      	bics	r2, r1
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cbc:	f383 8810 	msr	PRIMASK, r3
}
 8004cc0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2288      	movs	r2, #136	@ 0x88
 8004cc6:	2120      	movs	r1, #32
 8004cc8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2284      	movs	r2, #132	@ 0x84
 8004cce:	2100      	movs	r1, #0
 8004cd0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e060      	b.n	8004d98 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2204      	movs	r2, #4
 8004cde:	4013      	ands	r3, r2
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d146      	bne.n	8004d72 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ce6:	2280      	movs	r2, #128	@ 0x80
 8004ce8:	03d1      	lsls	r1, r2, #15
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	4a2c      	ldr	r2, [pc, #176]	@ (8004da0 <UART_CheckIdleState+0x14c>)
 8004cee:	9200      	str	r2, [sp, #0]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f000 f859 	bl	8004da8 <UART_WaitOnFlagUntilTimeout>
 8004cf6:	1e03      	subs	r3, r0, #0
 8004cf8:	d03b      	beq.n	8004d72 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfa:	f3ef 8310 	mrs	r3, PRIMASK
 8004cfe:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d00:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d02:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d04:	2301      	movs	r3, #1
 8004d06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	f383 8810 	msr	PRIMASK, r3
}
 8004d0e:	46c0      	nop			@ (mov r8, r8)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4922      	ldr	r1, [pc, #136]	@ (8004da4 <UART_CheckIdleState+0x150>)
 8004d1c:	400a      	ands	r2, r1
 8004d1e:	601a      	str	r2, [r3, #0]
 8004d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f383 8810 	msr	PRIMASK, r3
}
 8004d2a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d2c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d30:	61bb      	str	r3, [r7, #24]
  return(result);
 8004d32:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d34:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d36:	2301      	movs	r3, #1
 8004d38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	f383 8810 	msr	PRIMASK, r3
}
 8004d40:	46c0      	nop			@ (mov r8, r8)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689a      	ldr	r2, [r3, #8]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	438a      	bics	r2, r1
 8004d50:	609a      	str	r2, [r3, #8]
 8004d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d54:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d56:	6a3b      	ldr	r3, [r7, #32]
 8004d58:	f383 8810 	msr	PRIMASK, r3
}
 8004d5c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	228c      	movs	r2, #140	@ 0x8c
 8004d62:	2120      	movs	r1, #32
 8004d64:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2284      	movs	r2, #132	@ 0x84
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e012      	b.n	8004d98 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2288      	movs	r2, #136	@ 0x88
 8004d76:	2120      	movs	r1, #32
 8004d78:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	228c      	movs	r2, #140	@ 0x8c
 8004d7e:	2120      	movs	r1, #32
 8004d80:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2284      	movs	r2, #132	@ 0x84
 8004d92:	2100      	movs	r1, #0
 8004d94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	0018      	movs	r0, r3
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	b010      	add	sp, #64	@ 0x40
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	01ffffff 	.word	0x01ffffff
 8004da4:	fffffedf 	.word	0xfffffedf

08004da8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	603b      	str	r3, [r7, #0]
 8004db4:	1dfb      	adds	r3, r7, #7
 8004db6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004db8:	e051      	b.n	8004e5e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	d04e      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc0:	f7fc f8a6 	bl	8000f10 <HAL_GetTick>
 8004dc4:	0002      	movs	r2, r0
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d302      	bcc.n	8004dd6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e051      	b.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2204      	movs	r2, #4
 8004de2:	4013      	ands	r3, r2
 8004de4:	d03b      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0xb6>
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	2b80      	cmp	r3, #128	@ 0x80
 8004dea:	d038      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0xb6>
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b40      	cmp	r3, #64	@ 0x40
 8004df0:	d035      	beq.n	8004e5e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	69db      	ldr	r3, [r3, #28]
 8004df8:	2208      	movs	r2, #8
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d111      	bne.n	8004e24 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2208      	movs	r2, #8
 8004e06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f000 f83c 	bl	8004e88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2290      	movs	r2, #144	@ 0x90
 8004e14:	2108      	movs	r1, #8
 8004e16:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2284      	movs	r2, #132	@ 0x84
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e02c      	b.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	69da      	ldr	r2, [r3, #28]
 8004e2a:	2380      	movs	r3, #128	@ 0x80
 8004e2c:	011b      	lsls	r3, r3, #4
 8004e2e:	401a      	ands	r2, r3
 8004e30:	2380      	movs	r3, #128	@ 0x80
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d112      	bne.n	8004e5e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2280      	movs	r2, #128	@ 0x80
 8004e3e:	0112      	lsls	r2, r2, #4
 8004e40:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	0018      	movs	r0, r3
 8004e46:	f000 f81f 	bl	8004e88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2290      	movs	r2, #144	@ 0x90
 8004e4e:	2120      	movs	r1, #32
 8004e50:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2284      	movs	r2, #132	@ 0x84
 8004e56:	2100      	movs	r1, #0
 8004e58:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e00f      	b.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	68ba      	ldr	r2, [r7, #8]
 8004e66:	4013      	ands	r3, r2
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	425a      	negs	r2, r3
 8004e6e:	4153      	adcs	r3, r2
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	001a      	movs	r2, r3
 8004e74:	1dfb      	adds	r3, r7, #7
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d09e      	beq.n	8004dba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	0018      	movs	r0, r3
 8004e80:	46bd      	mov	sp, r7
 8004e82:	b004      	add	sp, #16
 8004e84:	bd80      	pop	{r7, pc}
	...

08004e88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b08e      	sub	sp, #56	@ 0x38
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e90:	f3ef 8310 	mrs	r3, PRIMASK
 8004e94:	617b      	str	r3, [r7, #20]
  return(result);
 8004e96:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e98:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	f383 8810 	msr	PRIMASK, r3
}
 8004ea4:	46c0      	nop			@ (mov r8, r8)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4926      	ldr	r1, [pc, #152]	@ (8004f4c <UART_EndRxTransfer+0xc4>)
 8004eb2:	400a      	ands	r2, r1
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	f383 8810 	msr	PRIMASK, r3
}
 8004ec0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ec2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec6:	623b      	str	r3, [r7, #32]
  return(result);
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004eca:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ecc:	2301      	movs	r3, #1
 8004ece:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed2:	f383 8810 	msr	PRIMASK, r3
}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	689a      	ldr	r2, [r3, #8]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	491b      	ldr	r1, [pc, #108]	@ (8004f50 <UART_EndRxTransfer+0xc8>)
 8004ee4:	400a      	ands	r2, r1
 8004ee6:	609a      	str	r2, [r3, #8]
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eee:	f383 8810 	msr	PRIMASK, r3
}
 8004ef2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d118      	bne.n	8004f2e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004efc:	f3ef 8310 	mrs	r3, PRIMASK
 8004f00:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f02:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f06:	2301      	movs	r3, #1
 8004f08:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f383 8810 	msr	PRIMASK, r3
}
 8004f10:	46c0      	nop			@ (mov r8, r8)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2110      	movs	r1, #16
 8004f1e:	438a      	bics	r2, r1
 8004f20:	601a      	str	r2, [r3, #0]
 8004f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	f383 8810 	msr	PRIMASK, r3
}
 8004f2c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	228c      	movs	r2, #140	@ 0x8c
 8004f32:	2120      	movs	r1, #32
 8004f34:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004f42:	46c0      	nop			@ (mov r8, r8)
 8004f44:	46bd      	mov	sp, r7
 8004f46:	b00e      	add	sp, #56	@ 0x38
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	46c0      	nop			@ (mov r8, r8)
 8004f4c:	fffffedf 	.word	0xfffffedf
 8004f50:	effffffe 	.word	0xeffffffe

08004f54 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2284      	movs	r2, #132	@ 0x84
 8004f60:	5c9b      	ldrb	r3, [r3, r2]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d101      	bne.n	8004f6a <HAL_UARTEx_DisableFifoMode+0x16>
 8004f66:	2302      	movs	r3, #2
 8004f68:	e027      	b.n	8004fba <HAL_UARTEx_DisableFifoMode+0x66>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2284      	movs	r2, #132	@ 0x84
 8004f6e:	2101      	movs	r1, #1
 8004f70:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2288      	movs	r2, #136	@ 0x88
 8004f76:	2124      	movs	r1, #36	@ 0x24
 8004f78:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	438a      	bics	r2, r1
 8004f90:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	4a0b      	ldr	r2, [pc, #44]	@ (8004fc4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2288      	movs	r2, #136	@ 0x88
 8004fac:	2120      	movs	r1, #32
 8004fae:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2284      	movs	r2, #132	@ 0x84
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	0018      	movs	r0, r3
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	b004      	add	sp, #16
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	46c0      	nop			@ (mov r8, r8)
 8004fc4:	dfffffff 	.word	0xdfffffff

08004fc8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2284      	movs	r2, #132	@ 0x84
 8004fd6:	5c9b      	ldrb	r3, [r3, r2]
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d101      	bne.n	8004fe0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004fdc:	2302      	movs	r3, #2
 8004fde:	e02e      	b.n	800503e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2284      	movs	r2, #132	@ 0x84
 8004fe4:	2101      	movs	r1, #1
 8004fe6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2288      	movs	r2, #136	@ 0x88
 8004fec:	2124      	movs	r1, #36	@ 0x24
 8004fee:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2101      	movs	r1, #1
 8005004:	438a      	bics	r2, r1
 8005006:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	00db      	lsls	r3, r3, #3
 8005010:	08d9      	lsrs	r1, r3, #3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	0018      	movs	r0, r3
 8005020:	f000 f854 	bl	80050cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2288      	movs	r2, #136	@ 0x88
 8005030:	2120      	movs	r1, #32
 8005032:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2284      	movs	r2, #132	@ 0x84
 8005038:	2100      	movs	r1, #0
 800503a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	0018      	movs	r0, r3
 8005040:	46bd      	mov	sp, r7
 8005042:	b004      	add	sp, #16
 8005044:	bd80      	pop	{r7, pc}
	...

08005048 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2284      	movs	r2, #132	@ 0x84
 8005056:	5c9b      	ldrb	r3, [r3, r2]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d101      	bne.n	8005060 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800505c:	2302      	movs	r3, #2
 800505e:	e02f      	b.n	80050c0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2284      	movs	r2, #132	@ 0x84
 8005064:	2101      	movs	r1, #1
 8005066:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2288      	movs	r2, #136	@ 0x88
 800506c:	2124      	movs	r1, #36	@ 0x24
 800506e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2101      	movs	r1, #1
 8005084:	438a      	bics	r2, r1
 8005086:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	4a0e      	ldr	r2, [pc, #56]	@ (80050c8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005090:	4013      	ands	r3, r2
 8005092:	0019      	movs	r1, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	430a      	orrs	r2, r1
 800509c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	0018      	movs	r0, r3
 80050a2:	f000 f813 	bl	80050cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2288      	movs	r2, #136	@ 0x88
 80050b2:	2120      	movs	r1, #32
 80050b4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2284      	movs	r2, #132	@ 0x84
 80050ba:	2100      	movs	r1, #0
 80050bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	0018      	movs	r0, r3
 80050c2:	46bd      	mov	sp, r7
 80050c4:	b004      	add	sp, #16
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	f1ffffff 	.word	0xf1ffffff

080050cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d108      	bne.n	80050ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	226a      	movs	r2, #106	@ 0x6a
 80050e0:	2101      	movs	r1, #1
 80050e2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2268      	movs	r2, #104	@ 0x68
 80050e8:	2101      	movs	r1, #1
 80050ea:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050ec:	e043      	b.n	8005176 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80050ee:	260f      	movs	r6, #15
 80050f0:	19bb      	adds	r3, r7, r6
 80050f2:	2208      	movs	r2, #8
 80050f4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80050f6:	200e      	movs	r0, #14
 80050f8:	183b      	adds	r3, r7, r0
 80050fa:	2208      	movs	r2, #8
 80050fc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	0e5b      	lsrs	r3, r3, #25
 8005106:	b2da      	uxtb	r2, r3
 8005108:	240d      	movs	r4, #13
 800510a:	193b      	adds	r3, r7, r4
 800510c:	2107      	movs	r1, #7
 800510e:	400a      	ands	r2, r1
 8005110:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	0f5b      	lsrs	r3, r3, #29
 800511a:	b2da      	uxtb	r2, r3
 800511c:	250c      	movs	r5, #12
 800511e:	197b      	adds	r3, r7, r5
 8005120:	2107      	movs	r1, #7
 8005122:	400a      	ands	r2, r1
 8005124:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005126:	183b      	adds	r3, r7, r0
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	197a      	adds	r2, r7, r5
 800512c:	7812      	ldrb	r2, [r2, #0]
 800512e:	4914      	ldr	r1, [pc, #80]	@ (8005180 <UARTEx_SetNbDataToProcess+0xb4>)
 8005130:	5c8a      	ldrb	r2, [r1, r2]
 8005132:	435a      	muls	r2, r3
 8005134:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005136:	197b      	adds	r3, r7, r5
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	4a12      	ldr	r2, [pc, #72]	@ (8005184 <UARTEx_SetNbDataToProcess+0xb8>)
 800513c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800513e:	0019      	movs	r1, r3
 8005140:	f7fb f874 	bl	800022c <__divsi3>
 8005144:	0003      	movs	r3, r0
 8005146:	b299      	uxth	r1, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	226a      	movs	r2, #106	@ 0x6a
 800514c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800514e:	19bb      	adds	r3, r7, r6
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	193a      	adds	r2, r7, r4
 8005154:	7812      	ldrb	r2, [r2, #0]
 8005156:	490a      	ldr	r1, [pc, #40]	@ (8005180 <UARTEx_SetNbDataToProcess+0xb4>)
 8005158:	5c8a      	ldrb	r2, [r1, r2]
 800515a:	435a      	muls	r2, r3
 800515c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800515e:	193b      	adds	r3, r7, r4
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	4a08      	ldr	r2, [pc, #32]	@ (8005184 <UARTEx_SetNbDataToProcess+0xb8>)
 8005164:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005166:	0019      	movs	r1, r3
 8005168:	f7fb f860 	bl	800022c <__divsi3>
 800516c:	0003      	movs	r3, r0
 800516e:	b299      	uxth	r1, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2268      	movs	r2, #104	@ 0x68
 8005174:	5299      	strh	r1, [r3, r2]
}
 8005176:	46c0      	nop			@ (mov r8, r8)
 8005178:	46bd      	mov	sp, r7
 800517a:	b005      	add	sp, #20
 800517c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800517e:	46c0      	nop			@ (mov r8, r8)
 8005180:	08006148 	.word	0x08006148
 8005184:	08006150 	.word	0x08006150

08005188 <std>:
 8005188:	2300      	movs	r3, #0
 800518a:	b510      	push	{r4, lr}
 800518c:	0004      	movs	r4, r0
 800518e:	6003      	str	r3, [r0, #0]
 8005190:	6043      	str	r3, [r0, #4]
 8005192:	6083      	str	r3, [r0, #8]
 8005194:	8181      	strh	r1, [r0, #12]
 8005196:	6643      	str	r3, [r0, #100]	@ 0x64
 8005198:	81c2      	strh	r2, [r0, #14]
 800519a:	6103      	str	r3, [r0, #16]
 800519c:	6143      	str	r3, [r0, #20]
 800519e:	6183      	str	r3, [r0, #24]
 80051a0:	0019      	movs	r1, r3
 80051a2:	2208      	movs	r2, #8
 80051a4:	305c      	adds	r0, #92	@ 0x5c
 80051a6:	f000 f90f 	bl	80053c8 <memset>
 80051aa:	4b0b      	ldr	r3, [pc, #44]	@ (80051d8 <std+0x50>)
 80051ac:	6224      	str	r4, [r4, #32]
 80051ae:	6263      	str	r3, [r4, #36]	@ 0x24
 80051b0:	4b0a      	ldr	r3, [pc, #40]	@ (80051dc <std+0x54>)
 80051b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051b4:	4b0a      	ldr	r3, [pc, #40]	@ (80051e0 <std+0x58>)
 80051b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051b8:	4b0a      	ldr	r3, [pc, #40]	@ (80051e4 <std+0x5c>)
 80051ba:	6323      	str	r3, [r4, #48]	@ 0x30
 80051bc:	4b0a      	ldr	r3, [pc, #40]	@ (80051e8 <std+0x60>)
 80051be:	429c      	cmp	r4, r3
 80051c0:	d005      	beq.n	80051ce <std+0x46>
 80051c2:	4b0a      	ldr	r3, [pc, #40]	@ (80051ec <std+0x64>)
 80051c4:	429c      	cmp	r4, r3
 80051c6:	d002      	beq.n	80051ce <std+0x46>
 80051c8:	4b09      	ldr	r3, [pc, #36]	@ (80051f0 <std+0x68>)
 80051ca:	429c      	cmp	r4, r3
 80051cc:	d103      	bne.n	80051d6 <std+0x4e>
 80051ce:	0020      	movs	r0, r4
 80051d0:	3058      	adds	r0, #88	@ 0x58
 80051d2:	f000 f979 	bl	80054c8 <__retarget_lock_init_recursive>
 80051d6:	bd10      	pop	{r4, pc}
 80051d8:	08005331 	.word	0x08005331
 80051dc:	08005359 	.word	0x08005359
 80051e0:	08005391 	.word	0x08005391
 80051e4:	080053bd 	.word	0x080053bd
 80051e8:	200001d4 	.word	0x200001d4
 80051ec:	2000023c 	.word	0x2000023c
 80051f0:	200002a4 	.word	0x200002a4

080051f4 <stdio_exit_handler>:
 80051f4:	b510      	push	{r4, lr}
 80051f6:	4a03      	ldr	r2, [pc, #12]	@ (8005204 <stdio_exit_handler+0x10>)
 80051f8:	4903      	ldr	r1, [pc, #12]	@ (8005208 <stdio_exit_handler+0x14>)
 80051fa:	4804      	ldr	r0, [pc, #16]	@ (800520c <stdio_exit_handler+0x18>)
 80051fc:	f000 f86c 	bl	80052d8 <_fwalk_sglue>
 8005200:	bd10      	pop	{r4, pc}
 8005202:	46c0      	nop			@ (mov r8, r8)
 8005204:	2000000c 	.word	0x2000000c
 8005208:	08005d59 	.word	0x08005d59
 800520c:	2000001c 	.word	0x2000001c

08005210 <cleanup_stdio>:
 8005210:	6841      	ldr	r1, [r0, #4]
 8005212:	4b0b      	ldr	r3, [pc, #44]	@ (8005240 <cleanup_stdio+0x30>)
 8005214:	b510      	push	{r4, lr}
 8005216:	0004      	movs	r4, r0
 8005218:	4299      	cmp	r1, r3
 800521a:	d001      	beq.n	8005220 <cleanup_stdio+0x10>
 800521c:	f000 fd9c 	bl	8005d58 <_fflush_r>
 8005220:	68a1      	ldr	r1, [r4, #8]
 8005222:	4b08      	ldr	r3, [pc, #32]	@ (8005244 <cleanup_stdio+0x34>)
 8005224:	4299      	cmp	r1, r3
 8005226:	d002      	beq.n	800522e <cleanup_stdio+0x1e>
 8005228:	0020      	movs	r0, r4
 800522a:	f000 fd95 	bl	8005d58 <_fflush_r>
 800522e:	68e1      	ldr	r1, [r4, #12]
 8005230:	4b05      	ldr	r3, [pc, #20]	@ (8005248 <cleanup_stdio+0x38>)
 8005232:	4299      	cmp	r1, r3
 8005234:	d002      	beq.n	800523c <cleanup_stdio+0x2c>
 8005236:	0020      	movs	r0, r4
 8005238:	f000 fd8e 	bl	8005d58 <_fflush_r>
 800523c:	bd10      	pop	{r4, pc}
 800523e:	46c0      	nop			@ (mov r8, r8)
 8005240:	200001d4 	.word	0x200001d4
 8005244:	2000023c 	.word	0x2000023c
 8005248:	200002a4 	.word	0x200002a4

0800524c <global_stdio_init.part.0>:
 800524c:	b510      	push	{r4, lr}
 800524e:	4b09      	ldr	r3, [pc, #36]	@ (8005274 <global_stdio_init.part.0+0x28>)
 8005250:	4a09      	ldr	r2, [pc, #36]	@ (8005278 <global_stdio_init.part.0+0x2c>)
 8005252:	2104      	movs	r1, #4
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	4809      	ldr	r0, [pc, #36]	@ (800527c <global_stdio_init.part.0+0x30>)
 8005258:	2200      	movs	r2, #0
 800525a:	f7ff ff95 	bl	8005188 <std>
 800525e:	2201      	movs	r2, #1
 8005260:	2109      	movs	r1, #9
 8005262:	4807      	ldr	r0, [pc, #28]	@ (8005280 <global_stdio_init.part.0+0x34>)
 8005264:	f7ff ff90 	bl	8005188 <std>
 8005268:	2202      	movs	r2, #2
 800526a:	2112      	movs	r1, #18
 800526c:	4805      	ldr	r0, [pc, #20]	@ (8005284 <global_stdio_init.part.0+0x38>)
 800526e:	f7ff ff8b 	bl	8005188 <std>
 8005272:	bd10      	pop	{r4, pc}
 8005274:	2000030c 	.word	0x2000030c
 8005278:	080051f5 	.word	0x080051f5
 800527c:	200001d4 	.word	0x200001d4
 8005280:	2000023c 	.word	0x2000023c
 8005284:	200002a4 	.word	0x200002a4

08005288 <__sfp_lock_acquire>:
 8005288:	b510      	push	{r4, lr}
 800528a:	4802      	ldr	r0, [pc, #8]	@ (8005294 <__sfp_lock_acquire+0xc>)
 800528c:	f000 f91d 	bl	80054ca <__retarget_lock_acquire_recursive>
 8005290:	bd10      	pop	{r4, pc}
 8005292:	46c0      	nop			@ (mov r8, r8)
 8005294:	20000315 	.word	0x20000315

08005298 <__sfp_lock_release>:
 8005298:	b510      	push	{r4, lr}
 800529a:	4802      	ldr	r0, [pc, #8]	@ (80052a4 <__sfp_lock_release+0xc>)
 800529c:	f000 f916 	bl	80054cc <__retarget_lock_release_recursive>
 80052a0:	bd10      	pop	{r4, pc}
 80052a2:	46c0      	nop			@ (mov r8, r8)
 80052a4:	20000315 	.word	0x20000315

080052a8 <__sinit>:
 80052a8:	b510      	push	{r4, lr}
 80052aa:	0004      	movs	r4, r0
 80052ac:	f7ff ffec 	bl	8005288 <__sfp_lock_acquire>
 80052b0:	6a23      	ldr	r3, [r4, #32]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <__sinit+0x14>
 80052b6:	f7ff ffef 	bl	8005298 <__sfp_lock_release>
 80052ba:	bd10      	pop	{r4, pc}
 80052bc:	4b04      	ldr	r3, [pc, #16]	@ (80052d0 <__sinit+0x28>)
 80052be:	6223      	str	r3, [r4, #32]
 80052c0:	4b04      	ldr	r3, [pc, #16]	@ (80052d4 <__sinit+0x2c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1f6      	bne.n	80052b6 <__sinit+0xe>
 80052c8:	f7ff ffc0 	bl	800524c <global_stdio_init.part.0>
 80052cc:	e7f3      	b.n	80052b6 <__sinit+0xe>
 80052ce:	46c0      	nop			@ (mov r8, r8)
 80052d0:	08005211 	.word	0x08005211
 80052d4:	2000030c 	.word	0x2000030c

080052d8 <_fwalk_sglue>:
 80052d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052da:	0014      	movs	r4, r2
 80052dc:	2600      	movs	r6, #0
 80052de:	9000      	str	r0, [sp, #0]
 80052e0:	9101      	str	r1, [sp, #4]
 80052e2:	68a5      	ldr	r5, [r4, #8]
 80052e4:	6867      	ldr	r7, [r4, #4]
 80052e6:	3f01      	subs	r7, #1
 80052e8:	d504      	bpl.n	80052f4 <_fwalk_sglue+0x1c>
 80052ea:	6824      	ldr	r4, [r4, #0]
 80052ec:	2c00      	cmp	r4, #0
 80052ee:	d1f8      	bne.n	80052e2 <_fwalk_sglue+0xa>
 80052f0:	0030      	movs	r0, r6
 80052f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052f4:	89ab      	ldrh	r3, [r5, #12]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d908      	bls.n	800530c <_fwalk_sglue+0x34>
 80052fa:	220e      	movs	r2, #14
 80052fc:	5eab      	ldrsh	r3, [r5, r2]
 80052fe:	3301      	adds	r3, #1
 8005300:	d004      	beq.n	800530c <_fwalk_sglue+0x34>
 8005302:	0029      	movs	r1, r5
 8005304:	9800      	ldr	r0, [sp, #0]
 8005306:	9b01      	ldr	r3, [sp, #4]
 8005308:	4798      	blx	r3
 800530a:	4306      	orrs	r6, r0
 800530c:	3568      	adds	r5, #104	@ 0x68
 800530e:	e7ea      	b.n	80052e6 <_fwalk_sglue+0xe>

08005310 <iprintf>:
 8005310:	b40f      	push	{r0, r1, r2, r3}
 8005312:	b507      	push	{r0, r1, r2, lr}
 8005314:	4905      	ldr	r1, [pc, #20]	@ (800532c <iprintf+0x1c>)
 8005316:	ab04      	add	r3, sp, #16
 8005318:	6808      	ldr	r0, [r1, #0]
 800531a:	cb04      	ldmia	r3!, {r2}
 800531c:	6881      	ldr	r1, [r0, #8]
 800531e:	9301      	str	r3, [sp, #4]
 8005320:	f000 f9fa 	bl	8005718 <_vfiprintf_r>
 8005324:	b003      	add	sp, #12
 8005326:	bc08      	pop	{r3}
 8005328:	b004      	add	sp, #16
 800532a:	4718      	bx	r3
 800532c:	20000018 	.word	0x20000018

08005330 <__sread>:
 8005330:	b570      	push	{r4, r5, r6, lr}
 8005332:	000c      	movs	r4, r1
 8005334:	250e      	movs	r5, #14
 8005336:	5f49      	ldrsh	r1, [r1, r5]
 8005338:	f000 f874 	bl	8005424 <_read_r>
 800533c:	2800      	cmp	r0, #0
 800533e:	db03      	blt.n	8005348 <__sread+0x18>
 8005340:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005342:	181b      	adds	r3, r3, r0
 8005344:	6563      	str	r3, [r4, #84]	@ 0x54
 8005346:	bd70      	pop	{r4, r5, r6, pc}
 8005348:	89a3      	ldrh	r3, [r4, #12]
 800534a:	4a02      	ldr	r2, [pc, #8]	@ (8005354 <__sread+0x24>)
 800534c:	4013      	ands	r3, r2
 800534e:	81a3      	strh	r3, [r4, #12]
 8005350:	e7f9      	b.n	8005346 <__sread+0x16>
 8005352:	46c0      	nop			@ (mov r8, r8)
 8005354:	ffffefff 	.word	0xffffefff

08005358 <__swrite>:
 8005358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535a:	001f      	movs	r7, r3
 800535c:	898b      	ldrh	r3, [r1, #12]
 800535e:	0005      	movs	r5, r0
 8005360:	000c      	movs	r4, r1
 8005362:	0016      	movs	r6, r2
 8005364:	05db      	lsls	r3, r3, #23
 8005366:	d505      	bpl.n	8005374 <__swrite+0x1c>
 8005368:	230e      	movs	r3, #14
 800536a:	5ec9      	ldrsh	r1, [r1, r3]
 800536c:	2200      	movs	r2, #0
 800536e:	2302      	movs	r3, #2
 8005370:	f000 f844 	bl	80053fc <_lseek_r>
 8005374:	89a3      	ldrh	r3, [r4, #12]
 8005376:	4a05      	ldr	r2, [pc, #20]	@ (800538c <__swrite+0x34>)
 8005378:	0028      	movs	r0, r5
 800537a:	4013      	ands	r3, r2
 800537c:	81a3      	strh	r3, [r4, #12]
 800537e:	0032      	movs	r2, r6
 8005380:	230e      	movs	r3, #14
 8005382:	5ee1      	ldrsh	r1, [r4, r3]
 8005384:	003b      	movs	r3, r7
 8005386:	f000 f861 	bl	800544c <_write_r>
 800538a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800538c:	ffffefff 	.word	0xffffefff

08005390 <__sseek>:
 8005390:	b570      	push	{r4, r5, r6, lr}
 8005392:	000c      	movs	r4, r1
 8005394:	250e      	movs	r5, #14
 8005396:	5f49      	ldrsh	r1, [r1, r5]
 8005398:	f000 f830 	bl	80053fc <_lseek_r>
 800539c:	89a3      	ldrh	r3, [r4, #12]
 800539e:	1c42      	adds	r2, r0, #1
 80053a0:	d103      	bne.n	80053aa <__sseek+0x1a>
 80053a2:	4a05      	ldr	r2, [pc, #20]	@ (80053b8 <__sseek+0x28>)
 80053a4:	4013      	ands	r3, r2
 80053a6:	81a3      	strh	r3, [r4, #12]
 80053a8:	bd70      	pop	{r4, r5, r6, pc}
 80053aa:	2280      	movs	r2, #128	@ 0x80
 80053ac:	0152      	lsls	r2, r2, #5
 80053ae:	4313      	orrs	r3, r2
 80053b0:	81a3      	strh	r3, [r4, #12]
 80053b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80053b4:	e7f8      	b.n	80053a8 <__sseek+0x18>
 80053b6:	46c0      	nop			@ (mov r8, r8)
 80053b8:	ffffefff 	.word	0xffffefff

080053bc <__sclose>:
 80053bc:	b510      	push	{r4, lr}
 80053be:	230e      	movs	r3, #14
 80053c0:	5ec9      	ldrsh	r1, [r1, r3]
 80053c2:	f000 f809 	bl	80053d8 <_close_r>
 80053c6:	bd10      	pop	{r4, pc}

080053c8 <memset>:
 80053c8:	0003      	movs	r3, r0
 80053ca:	1882      	adds	r2, r0, r2
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d100      	bne.n	80053d2 <memset+0xa>
 80053d0:	4770      	bx	lr
 80053d2:	7019      	strb	r1, [r3, #0]
 80053d4:	3301      	adds	r3, #1
 80053d6:	e7f9      	b.n	80053cc <memset+0x4>

080053d8 <_close_r>:
 80053d8:	2300      	movs	r3, #0
 80053da:	b570      	push	{r4, r5, r6, lr}
 80053dc:	4d06      	ldr	r5, [pc, #24]	@ (80053f8 <_close_r+0x20>)
 80053de:	0004      	movs	r4, r0
 80053e0:	0008      	movs	r0, r1
 80053e2:	602b      	str	r3, [r5, #0]
 80053e4:	f7fb fc85 	bl	8000cf2 <_close>
 80053e8:	1c43      	adds	r3, r0, #1
 80053ea:	d103      	bne.n	80053f4 <_close_r+0x1c>
 80053ec:	682b      	ldr	r3, [r5, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d000      	beq.n	80053f4 <_close_r+0x1c>
 80053f2:	6023      	str	r3, [r4, #0]
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
 80053f6:	46c0      	nop			@ (mov r8, r8)
 80053f8:	20000310 	.word	0x20000310

080053fc <_lseek_r>:
 80053fc:	b570      	push	{r4, r5, r6, lr}
 80053fe:	0004      	movs	r4, r0
 8005400:	0008      	movs	r0, r1
 8005402:	0011      	movs	r1, r2
 8005404:	001a      	movs	r2, r3
 8005406:	2300      	movs	r3, #0
 8005408:	4d05      	ldr	r5, [pc, #20]	@ (8005420 <_lseek_r+0x24>)
 800540a:	602b      	str	r3, [r5, #0]
 800540c:	f7fb fc92 	bl	8000d34 <_lseek>
 8005410:	1c43      	adds	r3, r0, #1
 8005412:	d103      	bne.n	800541c <_lseek_r+0x20>
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d000      	beq.n	800541c <_lseek_r+0x20>
 800541a:	6023      	str	r3, [r4, #0]
 800541c:	bd70      	pop	{r4, r5, r6, pc}
 800541e:	46c0      	nop			@ (mov r8, r8)
 8005420:	20000310 	.word	0x20000310

08005424 <_read_r>:
 8005424:	b570      	push	{r4, r5, r6, lr}
 8005426:	0004      	movs	r4, r0
 8005428:	0008      	movs	r0, r1
 800542a:	0011      	movs	r1, r2
 800542c:	001a      	movs	r2, r3
 800542e:	2300      	movs	r3, #0
 8005430:	4d05      	ldr	r5, [pc, #20]	@ (8005448 <_read_r+0x24>)
 8005432:	602b      	str	r3, [r5, #0]
 8005434:	f7fb fc40 	bl	8000cb8 <_read>
 8005438:	1c43      	adds	r3, r0, #1
 800543a:	d103      	bne.n	8005444 <_read_r+0x20>
 800543c:	682b      	ldr	r3, [r5, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d000      	beq.n	8005444 <_read_r+0x20>
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	bd70      	pop	{r4, r5, r6, pc}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	20000310 	.word	0x20000310

0800544c <_write_r>:
 800544c:	b570      	push	{r4, r5, r6, lr}
 800544e:	0004      	movs	r4, r0
 8005450:	0008      	movs	r0, r1
 8005452:	0011      	movs	r1, r2
 8005454:	001a      	movs	r2, r3
 8005456:	2300      	movs	r3, #0
 8005458:	4d05      	ldr	r5, [pc, #20]	@ (8005470 <_write_r+0x24>)
 800545a:	602b      	str	r3, [r5, #0]
 800545c:	f7fb f8e8 	bl	8000630 <_write>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d103      	bne.n	800546c <_write_r+0x20>
 8005464:	682b      	ldr	r3, [r5, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d000      	beq.n	800546c <_write_r+0x20>
 800546a:	6023      	str	r3, [r4, #0]
 800546c:	bd70      	pop	{r4, r5, r6, pc}
 800546e:	46c0      	nop			@ (mov r8, r8)
 8005470:	20000310 	.word	0x20000310

08005474 <__errno>:
 8005474:	4b01      	ldr	r3, [pc, #4]	@ (800547c <__errno+0x8>)
 8005476:	6818      	ldr	r0, [r3, #0]
 8005478:	4770      	bx	lr
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	20000018 	.word	0x20000018

08005480 <__libc_init_array>:
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	2600      	movs	r6, #0
 8005484:	4c0c      	ldr	r4, [pc, #48]	@ (80054b8 <__libc_init_array+0x38>)
 8005486:	4d0d      	ldr	r5, [pc, #52]	@ (80054bc <__libc_init_array+0x3c>)
 8005488:	1b64      	subs	r4, r4, r5
 800548a:	10a4      	asrs	r4, r4, #2
 800548c:	42a6      	cmp	r6, r4
 800548e:	d109      	bne.n	80054a4 <__libc_init_array+0x24>
 8005490:	2600      	movs	r6, #0
 8005492:	f000 fddb 	bl	800604c <_init>
 8005496:	4c0a      	ldr	r4, [pc, #40]	@ (80054c0 <__libc_init_array+0x40>)
 8005498:	4d0a      	ldr	r5, [pc, #40]	@ (80054c4 <__libc_init_array+0x44>)
 800549a:	1b64      	subs	r4, r4, r5
 800549c:	10a4      	asrs	r4, r4, #2
 800549e:	42a6      	cmp	r6, r4
 80054a0:	d105      	bne.n	80054ae <__libc_init_array+0x2e>
 80054a2:	bd70      	pop	{r4, r5, r6, pc}
 80054a4:	00b3      	lsls	r3, r6, #2
 80054a6:	58eb      	ldr	r3, [r5, r3]
 80054a8:	4798      	blx	r3
 80054aa:	3601      	adds	r6, #1
 80054ac:	e7ee      	b.n	800548c <__libc_init_array+0xc>
 80054ae:	00b3      	lsls	r3, r6, #2
 80054b0:	58eb      	ldr	r3, [r5, r3]
 80054b2:	4798      	blx	r3
 80054b4:	3601      	adds	r6, #1
 80054b6:	e7f2      	b.n	800549e <__libc_init_array+0x1e>
 80054b8:	08006194 	.word	0x08006194
 80054bc:	08006194 	.word	0x08006194
 80054c0:	08006198 	.word	0x08006198
 80054c4:	08006194 	.word	0x08006194

080054c8 <__retarget_lock_init_recursive>:
 80054c8:	4770      	bx	lr

080054ca <__retarget_lock_acquire_recursive>:
 80054ca:	4770      	bx	lr

080054cc <__retarget_lock_release_recursive>:
 80054cc:	4770      	bx	lr
	...

080054d0 <_free_r>:
 80054d0:	b570      	push	{r4, r5, r6, lr}
 80054d2:	0005      	movs	r5, r0
 80054d4:	1e0c      	subs	r4, r1, #0
 80054d6:	d010      	beq.n	80054fa <_free_r+0x2a>
 80054d8:	3c04      	subs	r4, #4
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	da00      	bge.n	80054e2 <_free_r+0x12>
 80054e0:	18e4      	adds	r4, r4, r3
 80054e2:	0028      	movs	r0, r5
 80054e4:	f000 f8e0 	bl	80056a8 <__malloc_lock>
 80054e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005560 <_free_r+0x90>)
 80054ea:	6813      	ldr	r3, [r2, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <_free_r+0x2c>
 80054f0:	6063      	str	r3, [r4, #4]
 80054f2:	6014      	str	r4, [r2, #0]
 80054f4:	0028      	movs	r0, r5
 80054f6:	f000 f8df 	bl	80056b8 <__malloc_unlock>
 80054fa:	bd70      	pop	{r4, r5, r6, pc}
 80054fc:	42a3      	cmp	r3, r4
 80054fe:	d908      	bls.n	8005512 <_free_r+0x42>
 8005500:	6820      	ldr	r0, [r4, #0]
 8005502:	1821      	adds	r1, r4, r0
 8005504:	428b      	cmp	r3, r1
 8005506:	d1f3      	bne.n	80054f0 <_free_r+0x20>
 8005508:	6819      	ldr	r1, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	1809      	adds	r1, r1, r0
 800550e:	6021      	str	r1, [r4, #0]
 8005510:	e7ee      	b.n	80054f0 <_free_r+0x20>
 8005512:	001a      	movs	r2, r3
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d001      	beq.n	800551e <_free_r+0x4e>
 800551a:	42a3      	cmp	r3, r4
 800551c:	d9f9      	bls.n	8005512 <_free_r+0x42>
 800551e:	6811      	ldr	r1, [r2, #0]
 8005520:	1850      	adds	r0, r2, r1
 8005522:	42a0      	cmp	r0, r4
 8005524:	d10b      	bne.n	800553e <_free_r+0x6e>
 8005526:	6820      	ldr	r0, [r4, #0]
 8005528:	1809      	adds	r1, r1, r0
 800552a:	1850      	adds	r0, r2, r1
 800552c:	6011      	str	r1, [r2, #0]
 800552e:	4283      	cmp	r3, r0
 8005530:	d1e0      	bne.n	80054f4 <_free_r+0x24>
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	1841      	adds	r1, r0, r1
 8005538:	6011      	str	r1, [r2, #0]
 800553a:	6053      	str	r3, [r2, #4]
 800553c:	e7da      	b.n	80054f4 <_free_r+0x24>
 800553e:	42a0      	cmp	r0, r4
 8005540:	d902      	bls.n	8005548 <_free_r+0x78>
 8005542:	230c      	movs	r3, #12
 8005544:	602b      	str	r3, [r5, #0]
 8005546:	e7d5      	b.n	80054f4 <_free_r+0x24>
 8005548:	6820      	ldr	r0, [r4, #0]
 800554a:	1821      	adds	r1, r4, r0
 800554c:	428b      	cmp	r3, r1
 800554e:	d103      	bne.n	8005558 <_free_r+0x88>
 8005550:	6819      	ldr	r1, [r3, #0]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	1809      	adds	r1, r1, r0
 8005556:	6021      	str	r1, [r4, #0]
 8005558:	6063      	str	r3, [r4, #4]
 800555a:	6054      	str	r4, [r2, #4]
 800555c:	e7ca      	b.n	80054f4 <_free_r+0x24>
 800555e:	46c0      	nop			@ (mov r8, r8)
 8005560:	2000031c 	.word	0x2000031c

08005564 <sbrk_aligned>:
 8005564:	b570      	push	{r4, r5, r6, lr}
 8005566:	4e0f      	ldr	r6, [pc, #60]	@ (80055a4 <sbrk_aligned+0x40>)
 8005568:	000d      	movs	r5, r1
 800556a:	6831      	ldr	r1, [r6, #0]
 800556c:	0004      	movs	r4, r0
 800556e:	2900      	cmp	r1, #0
 8005570:	d102      	bne.n	8005578 <sbrk_aligned+0x14>
 8005572:	f000 fcbd 	bl	8005ef0 <_sbrk_r>
 8005576:	6030      	str	r0, [r6, #0]
 8005578:	0029      	movs	r1, r5
 800557a:	0020      	movs	r0, r4
 800557c:	f000 fcb8 	bl	8005ef0 <_sbrk_r>
 8005580:	1c43      	adds	r3, r0, #1
 8005582:	d103      	bne.n	800558c <sbrk_aligned+0x28>
 8005584:	2501      	movs	r5, #1
 8005586:	426d      	negs	r5, r5
 8005588:	0028      	movs	r0, r5
 800558a:	bd70      	pop	{r4, r5, r6, pc}
 800558c:	2303      	movs	r3, #3
 800558e:	1cc5      	adds	r5, r0, #3
 8005590:	439d      	bics	r5, r3
 8005592:	42a8      	cmp	r0, r5
 8005594:	d0f8      	beq.n	8005588 <sbrk_aligned+0x24>
 8005596:	1a29      	subs	r1, r5, r0
 8005598:	0020      	movs	r0, r4
 800559a:	f000 fca9 	bl	8005ef0 <_sbrk_r>
 800559e:	3001      	adds	r0, #1
 80055a0:	d1f2      	bne.n	8005588 <sbrk_aligned+0x24>
 80055a2:	e7ef      	b.n	8005584 <sbrk_aligned+0x20>
 80055a4:	20000318 	.word	0x20000318

080055a8 <_malloc_r>:
 80055a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055aa:	2203      	movs	r2, #3
 80055ac:	1ccb      	adds	r3, r1, #3
 80055ae:	4393      	bics	r3, r2
 80055b0:	3308      	adds	r3, #8
 80055b2:	0005      	movs	r5, r0
 80055b4:	001f      	movs	r7, r3
 80055b6:	2b0c      	cmp	r3, #12
 80055b8:	d234      	bcs.n	8005624 <_malloc_r+0x7c>
 80055ba:	270c      	movs	r7, #12
 80055bc:	42b9      	cmp	r1, r7
 80055be:	d833      	bhi.n	8005628 <_malloc_r+0x80>
 80055c0:	0028      	movs	r0, r5
 80055c2:	f000 f871 	bl	80056a8 <__malloc_lock>
 80055c6:	4e37      	ldr	r6, [pc, #220]	@ (80056a4 <_malloc_r+0xfc>)
 80055c8:	6833      	ldr	r3, [r6, #0]
 80055ca:	001c      	movs	r4, r3
 80055cc:	2c00      	cmp	r4, #0
 80055ce:	d12f      	bne.n	8005630 <_malloc_r+0x88>
 80055d0:	0039      	movs	r1, r7
 80055d2:	0028      	movs	r0, r5
 80055d4:	f7ff ffc6 	bl	8005564 <sbrk_aligned>
 80055d8:	0004      	movs	r4, r0
 80055da:	1c43      	adds	r3, r0, #1
 80055dc:	d15f      	bne.n	800569e <_malloc_r+0xf6>
 80055de:	6834      	ldr	r4, [r6, #0]
 80055e0:	9400      	str	r4, [sp, #0]
 80055e2:	9b00      	ldr	r3, [sp, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d14a      	bne.n	800567e <_malloc_r+0xd6>
 80055e8:	2c00      	cmp	r4, #0
 80055ea:	d052      	beq.n	8005692 <_malloc_r+0xea>
 80055ec:	6823      	ldr	r3, [r4, #0]
 80055ee:	0028      	movs	r0, r5
 80055f0:	18e3      	adds	r3, r4, r3
 80055f2:	9900      	ldr	r1, [sp, #0]
 80055f4:	9301      	str	r3, [sp, #4]
 80055f6:	f000 fc7b 	bl	8005ef0 <_sbrk_r>
 80055fa:	9b01      	ldr	r3, [sp, #4]
 80055fc:	4283      	cmp	r3, r0
 80055fe:	d148      	bne.n	8005692 <_malloc_r+0xea>
 8005600:	6823      	ldr	r3, [r4, #0]
 8005602:	0028      	movs	r0, r5
 8005604:	1aff      	subs	r7, r7, r3
 8005606:	0039      	movs	r1, r7
 8005608:	f7ff ffac 	bl	8005564 <sbrk_aligned>
 800560c:	3001      	adds	r0, #1
 800560e:	d040      	beq.n	8005692 <_malloc_r+0xea>
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	19db      	adds	r3, r3, r7
 8005614:	6023      	str	r3, [r4, #0]
 8005616:	6833      	ldr	r3, [r6, #0]
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	2a00      	cmp	r2, #0
 800561c:	d133      	bne.n	8005686 <_malloc_r+0xde>
 800561e:	9b00      	ldr	r3, [sp, #0]
 8005620:	6033      	str	r3, [r6, #0]
 8005622:	e019      	b.n	8005658 <_malloc_r+0xb0>
 8005624:	2b00      	cmp	r3, #0
 8005626:	dac9      	bge.n	80055bc <_malloc_r+0x14>
 8005628:	230c      	movs	r3, #12
 800562a:	602b      	str	r3, [r5, #0]
 800562c:	2000      	movs	r0, #0
 800562e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005630:	6821      	ldr	r1, [r4, #0]
 8005632:	1bc9      	subs	r1, r1, r7
 8005634:	d420      	bmi.n	8005678 <_malloc_r+0xd0>
 8005636:	290b      	cmp	r1, #11
 8005638:	d90a      	bls.n	8005650 <_malloc_r+0xa8>
 800563a:	19e2      	adds	r2, r4, r7
 800563c:	6027      	str	r7, [r4, #0]
 800563e:	42a3      	cmp	r3, r4
 8005640:	d104      	bne.n	800564c <_malloc_r+0xa4>
 8005642:	6032      	str	r2, [r6, #0]
 8005644:	6863      	ldr	r3, [r4, #4]
 8005646:	6011      	str	r1, [r2, #0]
 8005648:	6053      	str	r3, [r2, #4]
 800564a:	e005      	b.n	8005658 <_malloc_r+0xb0>
 800564c:	605a      	str	r2, [r3, #4]
 800564e:	e7f9      	b.n	8005644 <_malloc_r+0x9c>
 8005650:	6862      	ldr	r2, [r4, #4]
 8005652:	42a3      	cmp	r3, r4
 8005654:	d10e      	bne.n	8005674 <_malloc_r+0xcc>
 8005656:	6032      	str	r2, [r6, #0]
 8005658:	0028      	movs	r0, r5
 800565a:	f000 f82d 	bl	80056b8 <__malloc_unlock>
 800565e:	0020      	movs	r0, r4
 8005660:	2207      	movs	r2, #7
 8005662:	300b      	adds	r0, #11
 8005664:	1d23      	adds	r3, r4, #4
 8005666:	4390      	bics	r0, r2
 8005668:	1ac2      	subs	r2, r0, r3
 800566a:	4298      	cmp	r0, r3
 800566c:	d0df      	beq.n	800562e <_malloc_r+0x86>
 800566e:	1a1b      	subs	r3, r3, r0
 8005670:	50a3      	str	r3, [r4, r2]
 8005672:	e7dc      	b.n	800562e <_malloc_r+0x86>
 8005674:	605a      	str	r2, [r3, #4]
 8005676:	e7ef      	b.n	8005658 <_malloc_r+0xb0>
 8005678:	0023      	movs	r3, r4
 800567a:	6864      	ldr	r4, [r4, #4]
 800567c:	e7a6      	b.n	80055cc <_malloc_r+0x24>
 800567e:	9c00      	ldr	r4, [sp, #0]
 8005680:	6863      	ldr	r3, [r4, #4]
 8005682:	9300      	str	r3, [sp, #0]
 8005684:	e7ad      	b.n	80055e2 <_malloc_r+0x3a>
 8005686:	001a      	movs	r2, r3
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	42a3      	cmp	r3, r4
 800568c:	d1fb      	bne.n	8005686 <_malloc_r+0xde>
 800568e:	2300      	movs	r3, #0
 8005690:	e7da      	b.n	8005648 <_malloc_r+0xa0>
 8005692:	230c      	movs	r3, #12
 8005694:	0028      	movs	r0, r5
 8005696:	602b      	str	r3, [r5, #0]
 8005698:	f000 f80e 	bl	80056b8 <__malloc_unlock>
 800569c:	e7c6      	b.n	800562c <_malloc_r+0x84>
 800569e:	6007      	str	r7, [r0, #0]
 80056a0:	e7da      	b.n	8005658 <_malloc_r+0xb0>
 80056a2:	46c0      	nop			@ (mov r8, r8)
 80056a4:	2000031c 	.word	0x2000031c

080056a8 <__malloc_lock>:
 80056a8:	b510      	push	{r4, lr}
 80056aa:	4802      	ldr	r0, [pc, #8]	@ (80056b4 <__malloc_lock+0xc>)
 80056ac:	f7ff ff0d 	bl	80054ca <__retarget_lock_acquire_recursive>
 80056b0:	bd10      	pop	{r4, pc}
 80056b2:	46c0      	nop			@ (mov r8, r8)
 80056b4:	20000314 	.word	0x20000314

080056b8 <__malloc_unlock>:
 80056b8:	b510      	push	{r4, lr}
 80056ba:	4802      	ldr	r0, [pc, #8]	@ (80056c4 <__malloc_unlock+0xc>)
 80056bc:	f7ff ff06 	bl	80054cc <__retarget_lock_release_recursive>
 80056c0:	bd10      	pop	{r4, pc}
 80056c2:	46c0      	nop			@ (mov r8, r8)
 80056c4:	20000314 	.word	0x20000314

080056c8 <__sfputc_r>:
 80056c8:	6893      	ldr	r3, [r2, #8]
 80056ca:	b510      	push	{r4, lr}
 80056cc:	3b01      	subs	r3, #1
 80056ce:	6093      	str	r3, [r2, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	da04      	bge.n	80056de <__sfputc_r+0x16>
 80056d4:	6994      	ldr	r4, [r2, #24]
 80056d6:	42a3      	cmp	r3, r4
 80056d8:	db07      	blt.n	80056ea <__sfputc_r+0x22>
 80056da:	290a      	cmp	r1, #10
 80056dc:	d005      	beq.n	80056ea <__sfputc_r+0x22>
 80056de:	6813      	ldr	r3, [r2, #0]
 80056e0:	1c58      	adds	r0, r3, #1
 80056e2:	6010      	str	r0, [r2, #0]
 80056e4:	7019      	strb	r1, [r3, #0]
 80056e6:	0008      	movs	r0, r1
 80056e8:	bd10      	pop	{r4, pc}
 80056ea:	f000 fb60 	bl	8005dae <__swbuf_r>
 80056ee:	0001      	movs	r1, r0
 80056f0:	e7f9      	b.n	80056e6 <__sfputc_r+0x1e>

080056f2 <__sfputs_r>:
 80056f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056f4:	0006      	movs	r6, r0
 80056f6:	000f      	movs	r7, r1
 80056f8:	0014      	movs	r4, r2
 80056fa:	18d5      	adds	r5, r2, r3
 80056fc:	42ac      	cmp	r4, r5
 80056fe:	d101      	bne.n	8005704 <__sfputs_r+0x12>
 8005700:	2000      	movs	r0, #0
 8005702:	e007      	b.n	8005714 <__sfputs_r+0x22>
 8005704:	7821      	ldrb	r1, [r4, #0]
 8005706:	003a      	movs	r2, r7
 8005708:	0030      	movs	r0, r6
 800570a:	f7ff ffdd 	bl	80056c8 <__sfputc_r>
 800570e:	3401      	adds	r4, #1
 8005710:	1c43      	adds	r3, r0, #1
 8005712:	d1f3      	bne.n	80056fc <__sfputs_r+0xa>
 8005714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005718 <_vfiprintf_r>:
 8005718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800571a:	b0a1      	sub	sp, #132	@ 0x84
 800571c:	000f      	movs	r7, r1
 800571e:	0015      	movs	r5, r2
 8005720:	001e      	movs	r6, r3
 8005722:	9003      	str	r0, [sp, #12]
 8005724:	2800      	cmp	r0, #0
 8005726:	d004      	beq.n	8005732 <_vfiprintf_r+0x1a>
 8005728:	6a03      	ldr	r3, [r0, #32]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d101      	bne.n	8005732 <_vfiprintf_r+0x1a>
 800572e:	f7ff fdbb 	bl	80052a8 <__sinit>
 8005732:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005734:	07db      	lsls	r3, r3, #31
 8005736:	d405      	bmi.n	8005744 <_vfiprintf_r+0x2c>
 8005738:	89bb      	ldrh	r3, [r7, #12]
 800573a:	059b      	lsls	r3, r3, #22
 800573c:	d402      	bmi.n	8005744 <_vfiprintf_r+0x2c>
 800573e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005740:	f7ff fec3 	bl	80054ca <__retarget_lock_acquire_recursive>
 8005744:	89bb      	ldrh	r3, [r7, #12]
 8005746:	071b      	lsls	r3, r3, #28
 8005748:	d502      	bpl.n	8005750 <_vfiprintf_r+0x38>
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d113      	bne.n	8005778 <_vfiprintf_r+0x60>
 8005750:	0039      	movs	r1, r7
 8005752:	9803      	ldr	r0, [sp, #12]
 8005754:	f000 fb6e 	bl	8005e34 <__swsetup_r>
 8005758:	2800      	cmp	r0, #0
 800575a:	d00d      	beq.n	8005778 <_vfiprintf_r+0x60>
 800575c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800575e:	07db      	lsls	r3, r3, #31
 8005760:	d503      	bpl.n	800576a <_vfiprintf_r+0x52>
 8005762:	2001      	movs	r0, #1
 8005764:	4240      	negs	r0, r0
 8005766:	b021      	add	sp, #132	@ 0x84
 8005768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800576a:	89bb      	ldrh	r3, [r7, #12]
 800576c:	059b      	lsls	r3, r3, #22
 800576e:	d4f8      	bmi.n	8005762 <_vfiprintf_r+0x4a>
 8005770:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005772:	f7ff feab 	bl	80054cc <__retarget_lock_release_recursive>
 8005776:	e7f4      	b.n	8005762 <_vfiprintf_r+0x4a>
 8005778:	2300      	movs	r3, #0
 800577a:	ac08      	add	r4, sp, #32
 800577c:	6163      	str	r3, [r4, #20]
 800577e:	3320      	adds	r3, #32
 8005780:	7663      	strb	r3, [r4, #25]
 8005782:	3310      	adds	r3, #16
 8005784:	76a3      	strb	r3, [r4, #26]
 8005786:	9607      	str	r6, [sp, #28]
 8005788:	002e      	movs	r6, r5
 800578a:	7833      	ldrb	r3, [r6, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <_vfiprintf_r+0x7c>
 8005790:	2b25      	cmp	r3, #37	@ 0x25
 8005792:	d148      	bne.n	8005826 <_vfiprintf_r+0x10e>
 8005794:	1b73      	subs	r3, r6, r5
 8005796:	9305      	str	r3, [sp, #20]
 8005798:	42ae      	cmp	r6, r5
 800579a:	d00b      	beq.n	80057b4 <_vfiprintf_r+0x9c>
 800579c:	002a      	movs	r2, r5
 800579e:	0039      	movs	r1, r7
 80057a0:	9803      	ldr	r0, [sp, #12]
 80057a2:	f7ff ffa6 	bl	80056f2 <__sfputs_r>
 80057a6:	3001      	adds	r0, #1
 80057a8:	d100      	bne.n	80057ac <_vfiprintf_r+0x94>
 80057aa:	e0ae      	b.n	800590a <_vfiprintf_r+0x1f2>
 80057ac:	6963      	ldr	r3, [r4, #20]
 80057ae:	9a05      	ldr	r2, [sp, #20]
 80057b0:	189b      	adds	r3, r3, r2
 80057b2:	6163      	str	r3, [r4, #20]
 80057b4:	7833      	ldrb	r3, [r6, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d100      	bne.n	80057bc <_vfiprintf_r+0xa4>
 80057ba:	e0a6      	b.n	800590a <_vfiprintf_r+0x1f2>
 80057bc:	2201      	movs	r2, #1
 80057be:	2300      	movs	r3, #0
 80057c0:	4252      	negs	r2, r2
 80057c2:	6062      	str	r2, [r4, #4]
 80057c4:	a904      	add	r1, sp, #16
 80057c6:	3254      	adds	r2, #84	@ 0x54
 80057c8:	1852      	adds	r2, r2, r1
 80057ca:	1c75      	adds	r5, r6, #1
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	60e3      	str	r3, [r4, #12]
 80057d0:	60a3      	str	r3, [r4, #8]
 80057d2:	7013      	strb	r3, [r2, #0]
 80057d4:	65a3      	str	r3, [r4, #88]	@ 0x58
 80057d6:	4b59      	ldr	r3, [pc, #356]	@ (800593c <_vfiprintf_r+0x224>)
 80057d8:	2205      	movs	r2, #5
 80057da:	0018      	movs	r0, r3
 80057dc:	7829      	ldrb	r1, [r5, #0]
 80057de:	9305      	str	r3, [sp, #20]
 80057e0:	f000 fb98 	bl	8005f14 <memchr>
 80057e4:	1c6e      	adds	r6, r5, #1
 80057e6:	2800      	cmp	r0, #0
 80057e8:	d11f      	bne.n	800582a <_vfiprintf_r+0x112>
 80057ea:	6822      	ldr	r2, [r4, #0]
 80057ec:	06d3      	lsls	r3, r2, #27
 80057ee:	d504      	bpl.n	80057fa <_vfiprintf_r+0xe2>
 80057f0:	2353      	movs	r3, #83	@ 0x53
 80057f2:	a904      	add	r1, sp, #16
 80057f4:	185b      	adds	r3, r3, r1
 80057f6:	2120      	movs	r1, #32
 80057f8:	7019      	strb	r1, [r3, #0]
 80057fa:	0713      	lsls	r3, r2, #28
 80057fc:	d504      	bpl.n	8005808 <_vfiprintf_r+0xf0>
 80057fe:	2353      	movs	r3, #83	@ 0x53
 8005800:	a904      	add	r1, sp, #16
 8005802:	185b      	adds	r3, r3, r1
 8005804:	212b      	movs	r1, #43	@ 0x2b
 8005806:	7019      	strb	r1, [r3, #0]
 8005808:	782b      	ldrb	r3, [r5, #0]
 800580a:	2b2a      	cmp	r3, #42	@ 0x2a
 800580c:	d016      	beq.n	800583c <_vfiprintf_r+0x124>
 800580e:	002e      	movs	r6, r5
 8005810:	2100      	movs	r1, #0
 8005812:	200a      	movs	r0, #10
 8005814:	68e3      	ldr	r3, [r4, #12]
 8005816:	7832      	ldrb	r2, [r6, #0]
 8005818:	1c75      	adds	r5, r6, #1
 800581a:	3a30      	subs	r2, #48	@ 0x30
 800581c:	2a09      	cmp	r2, #9
 800581e:	d950      	bls.n	80058c2 <_vfiprintf_r+0x1aa>
 8005820:	2900      	cmp	r1, #0
 8005822:	d111      	bne.n	8005848 <_vfiprintf_r+0x130>
 8005824:	e017      	b.n	8005856 <_vfiprintf_r+0x13e>
 8005826:	3601      	adds	r6, #1
 8005828:	e7af      	b.n	800578a <_vfiprintf_r+0x72>
 800582a:	9b05      	ldr	r3, [sp, #20]
 800582c:	6822      	ldr	r2, [r4, #0]
 800582e:	1ac0      	subs	r0, r0, r3
 8005830:	2301      	movs	r3, #1
 8005832:	4083      	lsls	r3, r0
 8005834:	4313      	orrs	r3, r2
 8005836:	0035      	movs	r5, r6
 8005838:	6023      	str	r3, [r4, #0]
 800583a:	e7cc      	b.n	80057d6 <_vfiprintf_r+0xbe>
 800583c:	9b07      	ldr	r3, [sp, #28]
 800583e:	1d19      	adds	r1, r3, #4
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	9107      	str	r1, [sp, #28]
 8005844:	2b00      	cmp	r3, #0
 8005846:	db01      	blt.n	800584c <_vfiprintf_r+0x134>
 8005848:	930b      	str	r3, [sp, #44]	@ 0x2c
 800584a:	e004      	b.n	8005856 <_vfiprintf_r+0x13e>
 800584c:	425b      	negs	r3, r3
 800584e:	60e3      	str	r3, [r4, #12]
 8005850:	2302      	movs	r3, #2
 8005852:	4313      	orrs	r3, r2
 8005854:	6023      	str	r3, [r4, #0]
 8005856:	7833      	ldrb	r3, [r6, #0]
 8005858:	2b2e      	cmp	r3, #46	@ 0x2e
 800585a:	d10c      	bne.n	8005876 <_vfiprintf_r+0x15e>
 800585c:	7873      	ldrb	r3, [r6, #1]
 800585e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005860:	d134      	bne.n	80058cc <_vfiprintf_r+0x1b4>
 8005862:	9b07      	ldr	r3, [sp, #28]
 8005864:	3602      	adds	r6, #2
 8005866:	1d1a      	adds	r2, r3, #4
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	9207      	str	r2, [sp, #28]
 800586c:	2b00      	cmp	r3, #0
 800586e:	da01      	bge.n	8005874 <_vfiprintf_r+0x15c>
 8005870:	2301      	movs	r3, #1
 8005872:	425b      	negs	r3, r3
 8005874:	9309      	str	r3, [sp, #36]	@ 0x24
 8005876:	4d32      	ldr	r5, [pc, #200]	@ (8005940 <_vfiprintf_r+0x228>)
 8005878:	2203      	movs	r2, #3
 800587a:	0028      	movs	r0, r5
 800587c:	7831      	ldrb	r1, [r6, #0]
 800587e:	f000 fb49 	bl	8005f14 <memchr>
 8005882:	2800      	cmp	r0, #0
 8005884:	d006      	beq.n	8005894 <_vfiprintf_r+0x17c>
 8005886:	2340      	movs	r3, #64	@ 0x40
 8005888:	1b40      	subs	r0, r0, r5
 800588a:	4083      	lsls	r3, r0
 800588c:	6822      	ldr	r2, [r4, #0]
 800588e:	3601      	adds	r6, #1
 8005890:	4313      	orrs	r3, r2
 8005892:	6023      	str	r3, [r4, #0]
 8005894:	7831      	ldrb	r1, [r6, #0]
 8005896:	2206      	movs	r2, #6
 8005898:	482a      	ldr	r0, [pc, #168]	@ (8005944 <_vfiprintf_r+0x22c>)
 800589a:	1c75      	adds	r5, r6, #1
 800589c:	7621      	strb	r1, [r4, #24]
 800589e:	f000 fb39 	bl	8005f14 <memchr>
 80058a2:	2800      	cmp	r0, #0
 80058a4:	d040      	beq.n	8005928 <_vfiprintf_r+0x210>
 80058a6:	4b28      	ldr	r3, [pc, #160]	@ (8005948 <_vfiprintf_r+0x230>)
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d122      	bne.n	80058f2 <_vfiprintf_r+0x1da>
 80058ac:	2207      	movs	r2, #7
 80058ae:	9b07      	ldr	r3, [sp, #28]
 80058b0:	3307      	adds	r3, #7
 80058b2:	4393      	bics	r3, r2
 80058b4:	3308      	adds	r3, #8
 80058b6:	9307      	str	r3, [sp, #28]
 80058b8:	6963      	ldr	r3, [r4, #20]
 80058ba:	9a04      	ldr	r2, [sp, #16]
 80058bc:	189b      	adds	r3, r3, r2
 80058be:	6163      	str	r3, [r4, #20]
 80058c0:	e762      	b.n	8005788 <_vfiprintf_r+0x70>
 80058c2:	4343      	muls	r3, r0
 80058c4:	002e      	movs	r6, r5
 80058c6:	2101      	movs	r1, #1
 80058c8:	189b      	adds	r3, r3, r2
 80058ca:	e7a4      	b.n	8005816 <_vfiprintf_r+0xfe>
 80058cc:	2300      	movs	r3, #0
 80058ce:	200a      	movs	r0, #10
 80058d0:	0019      	movs	r1, r3
 80058d2:	3601      	adds	r6, #1
 80058d4:	6063      	str	r3, [r4, #4]
 80058d6:	7832      	ldrb	r2, [r6, #0]
 80058d8:	1c75      	adds	r5, r6, #1
 80058da:	3a30      	subs	r2, #48	@ 0x30
 80058dc:	2a09      	cmp	r2, #9
 80058de:	d903      	bls.n	80058e8 <_vfiprintf_r+0x1d0>
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d0c8      	beq.n	8005876 <_vfiprintf_r+0x15e>
 80058e4:	9109      	str	r1, [sp, #36]	@ 0x24
 80058e6:	e7c6      	b.n	8005876 <_vfiprintf_r+0x15e>
 80058e8:	4341      	muls	r1, r0
 80058ea:	002e      	movs	r6, r5
 80058ec:	2301      	movs	r3, #1
 80058ee:	1889      	adds	r1, r1, r2
 80058f0:	e7f1      	b.n	80058d6 <_vfiprintf_r+0x1be>
 80058f2:	aa07      	add	r2, sp, #28
 80058f4:	9200      	str	r2, [sp, #0]
 80058f6:	0021      	movs	r1, r4
 80058f8:	003a      	movs	r2, r7
 80058fa:	4b14      	ldr	r3, [pc, #80]	@ (800594c <_vfiprintf_r+0x234>)
 80058fc:	9803      	ldr	r0, [sp, #12]
 80058fe:	e000      	b.n	8005902 <_vfiprintf_r+0x1ea>
 8005900:	bf00      	nop
 8005902:	9004      	str	r0, [sp, #16]
 8005904:	9b04      	ldr	r3, [sp, #16]
 8005906:	3301      	adds	r3, #1
 8005908:	d1d6      	bne.n	80058b8 <_vfiprintf_r+0x1a0>
 800590a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800590c:	07db      	lsls	r3, r3, #31
 800590e:	d405      	bmi.n	800591c <_vfiprintf_r+0x204>
 8005910:	89bb      	ldrh	r3, [r7, #12]
 8005912:	059b      	lsls	r3, r3, #22
 8005914:	d402      	bmi.n	800591c <_vfiprintf_r+0x204>
 8005916:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005918:	f7ff fdd8 	bl	80054cc <__retarget_lock_release_recursive>
 800591c:	89bb      	ldrh	r3, [r7, #12]
 800591e:	065b      	lsls	r3, r3, #25
 8005920:	d500      	bpl.n	8005924 <_vfiprintf_r+0x20c>
 8005922:	e71e      	b.n	8005762 <_vfiprintf_r+0x4a>
 8005924:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005926:	e71e      	b.n	8005766 <_vfiprintf_r+0x4e>
 8005928:	aa07      	add	r2, sp, #28
 800592a:	9200      	str	r2, [sp, #0]
 800592c:	0021      	movs	r1, r4
 800592e:	003a      	movs	r2, r7
 8005930:	4b06      	ldr	r3, [pc, #24]	@ (800594c <_vfiprintf_r+0x234>)
 8005932:	9803      	ldr	r0, [sp, #12]
 8005934:	f000 f87c 	bl	8005a30 <_printf_i>
 8005938:	e7e3      	b.n	8005902 <_vfiprintf_r+0x1ea>
 800593a:	46c0      	nop			@ (mov r8, r8)
 800593c:	08006158 	.word	0x08006158
 8005940:	0800615e 	.word	0x0800615e
 8005944:	08006162 	.word	0x08006162
 8005948:	00000000 	.word	0x00000000
 800594c:	080056f3 	.word	0x080056f3

08005950 <_printf_common>:
 8005950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005952:	0016      	movs	r6, r2
 8005954:	9301      	str	r3, [sp, #4]
 8005956:	688a      	ldr	r2, [r1, #8]
 8005958:	690b      	ldr	r3, [r1, #16]
 800595a:	000c      	movs	r4, r1
 800595c:	9000      	str	r0, [sp, #0]
 800595e:	4293      	cmp	r3, r2
 8005960:	da00      	bge.n	8005964 <_printf_common+0x14>
 8005962:	0013      	movs	r3, r2
 8005964:	0022      	movs	r2, r4
 8005966:	6033      	str	r3, [r6, #0]
 8005968:	3243      	adds	r2, #67	@ 0x43
 800596a:	7812      	ldrb	r2, [r2, #0]
 800596c:	2a00      	cmp	r2, #0
 800596e:	d001      	beq.n	8005974 <_printf_common+0x24>
 8005970:	3301      	adds	r3, #1
 8005972:	6033      	str	r3, [r6, #0]
 8005974:	6823      	ldr	r3, [r4, #0]
 8005976:	069b      	lsls	r3, r3, #26
 8005978:	d502      	bpl.n	8005980 <_printf_common+0x30>
 800597a:	6833      	ldr	r3, [r6, #0]
 800597c:	3302      	adds	r3, #2
 800597e:	6033      	str	r3, [r6, #0]
 8005980:	6822      	ldr	r2, [r4, #0]
 8005982:	2306      	movs	r3, #6
 8005984:	0015      	movs	r5, r2
 8005986:	401d      	ands	r5, r3
 8005988:	421a      	tst	r2, r3
 800598a:	d027      	beq.n	80059dc <_printf_common+0x8c>
 800598c:	0023      	movs	r3, r4
 800598e:	3343      	adds	r3, #67	@ 0x43
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	1e5a      	subs	r2, r3, #1
 8005994:	4193      	sbcs	r3, r2
 8005996:	6822      	ldr	r2, [r4, #0]
 8005998:	0692      	lsls	r2, r2, #26
 800599a:	d430      	bmi.n	80059fe <_printf_common+0xae>
 800599c:	0022      	movs	r2, r4
 800599e:	9901      	ldr	r1, [sp, #4]
 80059a0:	9800      	ldr	r0, [sp, #0]
 80059a2:	9d08      	ldr	r5, [sp, #32]
 80059a4:	3243      	adds	r2, #67	@ 0x43
 80059a6:	47a8      	blx	r5
 80059a8:	3001      	adds	r0, #1
 80059aa:	d025      	beq.n	80059f8 <_printf_common+0xa8>
 80059ac:	2206      	movs	r2, #6
 80059ae:	6823      	ldr	r3, [r4, #0]
 80059b0:	2500      	movs	r5, #0
 80059b2:	4013      	ands	r3, r2
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d105      	bne.n	80059c4 <_printf_common+0x74>
 80059b8:	6833      	ldr	r3, [r6, #0]
 80059ba:	68e5      	ldr	r5, [r4, #12]
 80059bc:	1aed      	subs	r5, r5, r3
 80059be:	43eb      	mvns	r3, r5
 80059c0:	17db      	asrs	r3, r3, #31
 80059c2:	401d      	ands	r5, r3
 80059c4:	68a3      	ldr	r3, [r4, #8]
 80059c6:	6922      	ldr	r2, [r4, #16]
 80059c8:	4293      	cmp	r3, r2
 80059ca:	dd01      	ble.n	80059d0 <_printf_common+0x80>
 80059cc:	1a9b      	subs	r3, r3, r2
 80059ce:	18ed      	adds	r5, r5, r3
 80059d0:	2600      	movs	r6, #0
 80059d2:	42b5      	cmp	r5, r6
 80059d4:	d120      	bne.n	8005a18 <_printf_common+0xc8>
 80059d6:	2000      	movs	r0, #0
 80059d8:	e010      	b.n	80059fc <_printf_common+0xac>
 80059da:	3501      	adds	r5, #1
 80059dc:	68e3      	ldr	r3, [r4, #12]
 80059de:	6832      	ldr	r2, [r6, #0]
 80059e0:	1a9b      	subs	r3, r3, r2
 80059e2:	42ab      	cmp	r3, r5
 80059e4:	ddd2      	ble.n	800598c <_printf_common+0x3c>
 80059e6:	0022      	movs	r2, r4
 80059e8:	2301      	movs	r3, #1
 80059ea:	9901      	ldr	r1, [sp, #4]
 80059ec:	9800      	ldr	r0, [sp, #0]
 80059ee:	9f08      	ldr	r7, [sp, #32]
 80059f0:	3219      	adds	r2, #25
 80059f2:	47b8      	blx	r7
 80059f4:	3001      	adds	r0, #1
 80059f6:	d1f0      	bne.n	80059da <_printf_common+0x8a>
 80059f8:	2001      	movs	r0, #1
 80059fa:	4240      	negs	r0, r0
 80059fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80059fe:	2030      	movs	r0, #48	@ 0x30
 8005a00:	18e1      	adds	r1, r4, r3
 8005a02:	3143      	adds	r1, #67	@ 0x43
 8005a04:	7008      	strb	r0, [r1, #0]
 8005a06:	0021      	movs	r1, r4
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	3145      	adds	r1, #69	@ 0x45
 8005a0c:	7809      	ldrb	r1, [r1, #0]
 8005a0e:	18a2      	adds	r2, r4, r2
 8005a10:	3243      	adds	r2, #67	@ 0x43
 8005a12:	3302      	adds	r3, #2
 8005a14:	7011      	strb	r1, [r2, #0]
 8005a16:	e7c1      	b.n	800599c <_printf_common+0x4c>
 8005a18:	0022      	movs	r2, r4
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	9901      	ldr	r1, [sp, #4]
 8005a1e:	9800      	ldr	r0, [sp, #0]
 8005a20:	9f08      	ldr	r7, [sp, #32]
 8005a22:	321a      	adds	r2, #26
 8005a24:	47b8      	blx	r7
 8005a26:	3001      	adds	r0, #1
 8005a28:	d0e6      	beq.n	80059f8 <_printf_common+0xa8>
 8005a2a:	3601      	adds	r6, #1
 8005a2c:	e7d1      	b.n	80059d2 <_printf_common+0x82>
	...

08005a30 <_printf_i>:
 8005a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a32:	b08b      	sub	sp, #44	@ 0x2c
 8005a34:	9206      	str	r2, [sp, #24]
 8005a36:	000a      	movs	r2, r1
 8005a38:	3243      	adds	r2, #67	@ 0x43
 8005a3a:	9307      	str	r3, [sp, #28]
 8005a3c:	9005      	str	r0, [sp, #20]
 8005a3e:	9203      	str	r2, [sp, #12]
 8005a40:	7e0a      	ldrb	r2, [r1, #24]
 8005a42:	000c      	movs	r4, r1
 8005a44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a46:	2a78      	cmp	r2, #120	@ 0x78
 8005a48:	d809      	bhi.n	8005a5e <_printf_i+0x2e>
 8005a4a:	2a62      	cmp	r2, #98	@ 0x62
 8005a4c:	d80b      	bhi.n	8005a66 <_printf_i+0x36>
 8005a4e:	2a00      	cmp	r2, #0
 8005a50:	d100      	bne.n	8005a54 <_printf_i+0x24>
 8005a52:	e0bc      	b.n	8005bce <_printf_i+0x19e>
 8005a54:	497b      	ldr	r1, [pc, #492]	@ (8005c44 <_printf_i+0x214>)
 8005a56:	9104      	str	r1, [sp, #16]
 8005a58:	2a58      	cmp	r2, #88	@ 0x58
 8005a5a:	d100      	bne.n	8005a5e <_printf_i+0x2e>
 8005a5c:	e090      	b.n	8005b80 <_printf_i+0x150>
 8005a5e:	0025      	movs	r5, r4
 8005a60:	3542      	adds	r5, #66	@ 0x42
 8005a62:	702a      	strb	r2, [r5, #0]
 8005a64:	e022      	b.n	8005aac <_printf_i+0x7c>
 8005a66:	0010      	movs	r0, r2
 8005a68:	3863      	subs	r0, #99	@ 0x63
 8005a6a:	2815      	cmp	r0, #21
 8005a6c:	d8f7      	bhi.n	8005a5e <_printf_i+0x2e>
 8005a6e:	f7fa fb49 	bl	8000104 <__gnu_thumb1_case_shi>
 8005a72:	0016      	.short	0x0016
 8005a74:	fff6001f 	.word	0xfff6001f
 8005a78:	fff6fff6 	.word	0xfff6fff6
 8005a7c:	001ffff6 	.word	0x001ffff6
 8005a80:	fff6fff6 	.word	0xfff6fff6
 8005a84:	fff6fff6 	.word	0xfff6fff6
 8005a88:	003600a1 	.word	0x003600a1
 8005a8c:	fff60080 	.word	0xfff60080
 8005a90:	00b2fff6 	.word	0x00b2fff6
 8005a94:	0036fff6 	.word	0x0036fff6
 8005a98:	fff6fff6 	.word	0xfff6fff6
 8005a9c:	0084      	.short	0x0084
 8005a9e:	0025      	movs	r5, r4
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	3542      	adds	r5, #66	@ 0x42
 8005aa4:	1d11      	adds	r1, r2, #4
 8005aa6:	6019      	str	r1, [r3, #0]
 8005aa8:	6813      	ldr	r3, [r2, #0]
 8005aaa:	702b      	strb	r3, [r5, #0]
 8005aac:	2301      	movs	r3, #1
 8005aae:	e0a0      	b.n	8005bf2 <_printf_i+0x1c2>
 8005ab0:	6818      	ldr	r0, [r3, #0]
 8005ab2:	6809      	ldr	r1, [r1, #0]
 8005ab4:	1d02      	adds	r2, r0, #4
 8005ab6:	060d      	lsls	r5, r1, #24
 8005ab8:	d50b      	bpl.n	8005ad2 <_printf_i+0xa2>
 8005aba:	6806      	ldr	r6, [r0, #0]
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	2e00      	cmp	r6, #0
 8005ac0:	da03      	bge.n	8005aca <_printf_i+0x9a>
 8005ac2:	232d      	movs	r3, #45	@ 0x2d
 8005ac4:	9a03      	ldr	r2, [sp, #12]
 8005ac6:	4276      	negs	r6, r6
 8005ac8:	7013      	strb	r3, [r2, #0]
 8005aca:	4b5e      	ldr	r3, [pc, #376]	@ (8005c44 <_printf_i+0x214>)
 8005acc:	270a      	movs	r7, #10
 8005ace:	9304      	str	r3, [sp, #16]
 8005ad0:	e018      	b.n	8005b04 <_printf_i+0xd4>
 8005ad2:	6806      	ldr	r6, [r0, #0]
 8005ad4:	601a      	str	r2, [r3, #0]
 8005ad6:	0649      	lsls	r1, r1, #25
 8005ad8:	d5f1      	bpl.n	8005abe <_printf_i+0x8e>
 8005ada:	b236      	sxth	r6, r6
 8005adc:	e7ef      	b.n	8005abe <_printf_i+0x8e>
 8005ade:	6808      	ldr	r0, [r1, #0]
 8005ae0:	6819      	ldr	r1, [r3, #0]
 8005ae2:	c940      	ldmia	r1!, {r6}
 8005ae4:	0605      	lsls	r5, r0, #24
 8005ae6:	d402      	bmi.n	8005aee <_printf_i+0xbe>
 8005ae8:	0640      	lsls	r0, r0, #25
 8005aea:	d500      	bpl.n	8005aee <_printf_i+0xbe>
 8005aec:	b2b6      	uxth	r6, r6
 8005aee:	6019      	str	r1, [r3, #0]
 8005af0:	4b54      	ldr	r3, [pc, #336]	@ (8005c44 <_printf_i+0x214>)
 8005af2:	270a      	movs	r7, #10
 8005af4:	9304      	str	r3, [sp, #16]
 8005af6:	2a6f      	cmp	r2, #111	@ 0x6f
 8005af8:	d100      	bne.n	8005afc <_printf_i+0xcc>
 8005afa:	3f02      	subs	r7, #2
 8005afc:	0023      	movs	r3, r4
 8005afe:	2200      	movs	r2, #0
 8005b00:	3343      	adds	r3, #67	@ 0x43
 8005b02:	701a      	strb	r2, [r3, #0]
 8005b04:	6863      	ldr	r3, [r4, #4]
 8005b06:	60a3      	str	r3, [r4, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	db03      	blt.n	8005b14 <_printf_i+0xe4>
 8005b0c:	2104      	movs	r1, #4
 8005b0e:	6822      	ldr	r2, [r4, #0]
 8005b10:	438a      	bics	r2, r1
 8005b12:	6022      	str	r2, [r4, #0]
 8005b14:	2e00      	cmp	r6, #0
 8005b16:	d102      	bne.n	8005b1e <_printf_i+0xee>
 8005b18:	9d03      	ldr	r5, [sp, #12]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00c      	beq.n	8005b38 <_printf_i+0x108>
 8005b1e:	9d03      	ldr	r5, [sp, #12]
 8005b20:	0030      	movs	r0, r6
 8005b22:	0039      	movs	r1, r7
 8005b24:	f7fa fb7e 	bl	8000224 <__aeabi_uidivmod>
 8005b28:	9b04      	ldr	r3, [sp, #16]
 8005b2a:	3d01      	subs	r5, #1
 8005b2c:	5c5b      	ldrb	r3, [r3, r1]
 8005b2e:	702b      	strb	r3, [r5, #0]
 8005b30:	0033      	movs	r3, r6
 8005b32:	0006      	movs	r6, r0
 8005b34:	429f      	cmp	r7, r3
 8005b36:	d9f3      	bls.n	8005b20 <_printf_i+0xf0>
 8005b38:	2f08      	cmp	r7, #8
 8005b3a:	d109      	bne.n	8005b50 <_printf_i+0x120>
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	07db      	lsls	r3, r3, #31
 8005b40:	d506      	bpl.n	8005b50 <_printf_i+0x120>
 8005b42:	6862      	ldr	r2, [r4, #4]
 8005b44:	6923      	ldr	r3, [r4, #16]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	dc02      	bgt.n	8005b50 <_printf_i+0x120>
 8005b4a:	2330      	movs	r3, #48	@ 0x30
 8005b4c:	3d01      	subs	r5, #1
 8005b4e:	702b      	strb	r3, [r5, #0]
 8005b50:	9b03      	ldr	r3, [sp, #12]
 8005b52:	1b5b      	subs	r3, r3, r5
 8005b54:	6123      	str	r3, [r4, #16]
 8005b56:	9b07      	ldr	r3, [sp, #28]
 8005b58:	0021      	movs	r1, r4
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	9805      	ldr	r0, [sp, #20]
 8005b5e:	9b06      	ldr	r3, [sp, #24]
 8005b60:	aa09      	add	r2, sp, #36	@ 0x24
 8005b62:	f7ff fef5 	bl	8005950 <_printf_common>
 8005b66:	3001      	adds	r0, #1
 8005b68:	d148      	bne.n	8005bfc <_printf_i+0x1cc>
 8005b6a:	2001      	movs	r0, #1
 8005b6c:	4240      	negs	r0, r0
 8005b6e:	b00b      	add	sp, #44	@ 0x2c
 8005b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b72:	2220      	movs	r2, #32
 8005b74:	6809      	ldr	r1, [r1, #0]
 8005b76:	430a      	orrs	r2, r1
 8005b78:	6022      	str	r2, [r4, #0]
 8005b7a:	2278      	movs	r2, #120	@ 0x78
 8005b7c:	4932      	ldr	r1, [pc, #200]	@ (8005c48 <_printf_i+0x218>)
 8005b7e:	9104      	str	r1, [sp, #16]
 8005b80:	0021      	movs	r1, r4
 8005b82:	3145      	adds	r1, #69	@ 0x45
 8005b84:	700a      	strb	r2, [r1, #0]
 8005b86:	6819      	ldr	r1, [r3, #0]
 8005b88:	6822      	ldr	r2, [r4, #0]
 8005b8a:	c940      	ldmia	r1!, {r6}
 8005b8c:	0610      	lsls	r0, r2, #24
 8005b8e:	d402      	bmi.n	8005b96 <_printf_i+0x166>
 8005b90:	0650      	lsls	r0, r2, #25
 8005b92:	d500      	bpl.n	8005b96 <_printf_i+0x166>
 8005b94:	b2b6      	uxth	r6, r6
 8005b96:	6019      	str	r1, [r3, #0]
 8005b98:	07d3      	lsls	r3, r2, #31
 8005b9a:	d502      	bpl.n	8005ba2 <_printf_i+0x172>
 8005b9c:	2320      	movs	r3, #32
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	6023      	str	r3, [r4, #0]
 8005ba2:	2e00      	cmp	r6, #0
 8005ba4:	d001      	beq.n	8005baa <_printf_i+0x17a>
 8005ba6:	2710      	movs	r7, #16
 8005ba8:	e7a8      	b.n	8005afc <_printf_i+0xcc>
 8005baa:	2220      	movs	r2, #32
 8005bac:	6823      	ldr	r3, [r4, #0]
 8005bae:	4393      	bics	r3, r2
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	e7f8      	b.n	8005ba6 <_printf_i+0x176>
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	680d      	ldr	r5, [r1, #0]
 8005bb8:	1d10      	adds	r0, r2, #4
 8005bba:	6949      	ldr	r1, [r1, #20]
 8005bbc:	6018      	str	r0, [r3, #0]
 8005bbe:	6813      	ldr	r3, [r2, #0]
 8005bc0:	062e      	lsls	r6, r5, #24
 8005bc2:	d501      	bpl.n	8005bc8 <_printf_i+0x198>
 8005bc4:	6019      	str	r1, [r3, #0]
 8005bc6:	e002      	b.n	8005bce <_printf_i+0x19e>
 8005bc8:	066d      	lsls	r5, r5, #25
 8005bca:	d5fb      	bpl.n	8005bc4 <_printf_i+0x194>
 8005bcc:	8019      	strh	r1, [r3, #0]
 8005bce:	2300      	movs	r3, #0
 8005bd0:	9d03      	ldr	r5, [sp, #12]
 8005bd2:	6123      	str	r3, [r4, #16]
 8005bd4:	e7bf      	b.n	8005b56 <_printf_i+0x126>
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	1d11      	adds	r1, r2, #4
 8005bda:	6019      	str	r1, [r3, #0]
 8005bdc:	6815      	ldr	r5, [r2, #0]
 8005bde:	2100      	movs	r1, #0
 8005be0:	0028      	movs	r0, r5
 8005be2:	6862      	ldr	r2, [r4, #4]
 8005be4:	f000 f996 	bl	8005f14 <memchr>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d001      	beq.n	8005bf0 <_printf_i+0x1c0>
 8005bec:	1b40      	subs	r0, r0, r5
 8005bee:	6060      	str	r0, [r4, #4]
 8005bf0:	6863      	ldr	r3, [r4, #4]
 8005bf2:	6123      	str	r3, [r4, #16]
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	9a03      	ldr	r2, [sp, #12]
 8005bf8:	7013      	strb	r3, [r2, #0]
 8005bfa:	e7ac      	b.n	8005b56 <_printf_i+0x126>
 8005bfc:	002a      	movs	r2, r5
 8005bfe:	6923      	ldr	r3, [r4, #16]
 8005c00:	9906      	ldr	r1, [sp, #24]
 8005c02:	9805      	ldr	r0, [sp, #20]
 8005c04:	9d07      	ldr	r5, [sp, #28]
 8005c06:	47a8      	blx	r5
 8005c08:	3001      	adds	r0, #1
 8005c0a:	d0ae      	beq.n	8005b6a <_printf_i+0x13a>
 8005c0c:	6823      	ldr	r3, [r4, #0]
 8005c0e:	079b      	lsls	r3, r3, #30
 8005c10:	d415      	bmi.n	8005c3e <_printf_i+0x20e>
 8005c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c14:	68e0      	ldr	r0, [r4, #12]
 8005c16:	4298      	cmp	r0, r3
 8005c18:	daa9      	bge.n	8005b6e <_printf_i+0x13e>
 8005c1a:	0018      	movs	r0, r3
 8005c1c:	e7a7      	b.n	8005b6e <_printf_i+0x13e>
 8005c1e:	0022      	movs	r2, r4
 8005c20:	2301      	movs	r3, #1
 8005c22:	9906      	ldr	r1, [sp, #24]
 8005c24:	9805      	ldr	r0, [sp, #20]
 8005c26:	9e07      	ldr	r6, [sp, #28]
 8005c28:	3219      	adds	r2, #25
 8005c2a:	47b0      	blx	r6
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d09c      	beq.n	8005b6a <_printf_i+0x13a>
 8005c30:	3501      	adds	r5, #1
 8005c32:	68e3      	ldr	r3, [r4, #12]
 8005c34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c36:	1a9b      	subs	r3, r3, r2
 8005c38:	42ab      	cmp	r3, r5
 8005c3a:	dcf0      	bgt.n	8005c1e <_printf_i+0x1ee>
 8005c3c:	e7e9      	b.n	8005c12 <_printf_i+0x1e2>
 8005c3e:	2500      	movs	r5, #0
 8005c40:	e7f7      	b.n	8005c32 <_printf_i+0x202>
 8005c42:	46c0      	nop			@ (mov r8, r8)
 8005c44:	08006169 	.word	0x08006169
 8005c48:	0800617a 	.word	0x0800617a

08005c4c <__sflush_r>:
 8005c4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c4e:	220c      	movs	r2, #12
 8005c50:	5e8b      	ldrsh	r3, [r1, r2]
 8005c52:	0005      	movs	r5, r0
 8005c54:	000c      	movs	r4, r1
 8005c56:	071a      	lsls	r2, r3, #28
 8005c58:	d456      	bmi.n	8005d08 <__sflush_r+0xbc>
 8005c5a:	684a      	ldr	r2, [r1, #4]
 8005c5c:	2a00      	cmp	r2, #0
 8005c5e:	dc02      	bgt.n	8005c66 <__sflush_r+0x1a>
 8005c60:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005c62:	2a00      	cmp	r2, #0
 8005c64:	dd4e      	ble.n	8005d04 <__sflush_r+0xb8>
 8005c66:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005c68:	2f00      	cmp	r7, #0
 8005c6a:	d04b      	beq.n	8005d04 <__sflush_r+0xb8>
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	2080      	movs	r0, #128	@ 0x80
 8005c70:	682e      	ldr	r6, [r5, #0]
 8005c72:	602a      	str	r2, [r5, #0]
 8005c74:	001a      	movs	r2, r3
 8005c76:	0140      	lsls	r0, r0, #5
 8005c78:	6a21      	ldr	r1, [r4, #32]
 8005c7a:	4002      	ands	r2, r0
 8005c7c:	4203      	tst	r3, r0
 8005c7e:	d033      	beq.n	8005ce8 <__sflush_r+0x9c>
 8005c80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c82:	89a3      	ldrh	r3, [r4, #12]
 8005c84:	075b      	lsls	r3, r3, #29
 8005c86:	d506      	bpl.n	8005c96 <__sflush_r+0x4a>
 8005c88:	6863      	ldr	r3, [r4, #4]
 8005c8a:	1ad2      	subs	r2, r2, r3
 8005c8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d001      	beq.n	8005c96 <__sflush_r+0x4a>
 8005c92:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c94:	1ad2      	subs	r2, r2, r3
 8005c96:	2300      	movs	r3, #0
 8005c98:	0028      	movs	r0, r5
 8005c9a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005c9c:	6a21      	ldr	r1, [r4, #32]
 8005c9e:	47b8      	blx	r7
 8005ca0:	89a2      	ldrh	r2, [r4, #12]
 8005ca2:	1c43      	adds	r3, r0, #1
 8005ca4:	d106      	bne.n	8005cb4 <__sflush_r+0x68>
 8005ca6:	6829      	ldr	r1, [r5, #0]
 8005ca8:	291d      	cmp	r1, #29
 8005caa:	d846      	bhi.n	8005d3a <__sflush_r+0xee>
 8005cac:	4b29      	ldr	r3, [pc, #164]	@ (8005d54 <__sflush_r+0x108>)
 8005cae:	410b      	asrs	r3, r1
 8005cb0:	07db      	lsls	r3, r3, #31
 8005cb2:	d442      	bmi.n	8005d3a <__sflush_r+0xee>
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	6063      	str	r3, [r4, #4]
 8005cb8:	6923      	ldr	r3, [r4, #16]
 8005cba:	6023      	str	r3, [r4, #0]
 8005cbc:	04d2      	lsls	r2, r2, #19
 8005cbe:	d505      	bpl.n	8005ccc <__sflush_r+0x80>
 8005cc0:	1c43      	adds	r3, r0, #1
 8005cc2:	d102      	bne.n	8005cca <__sflush_r+0x7e>
 8005cc4:	682b      	ldr	r3, [r5, #0]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d100      	bne.n	8005ccc <__sflush_r+0x80>
 8005cca:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ccc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cce:	602e      	str	r6, [r5, #0]
 8005cd0:	2900      	cmp	r1, #0
 8005cd2:	d017      	beq.n	8005d04 <__sflush_r+0xb8>
 8005cd4:	0023      	movs	r3, r4
 8005cd6:	3344      	adds	r3, #68	@ 0x44
 8005cd8:	4299      	cmp	r1, r3
 8005cda:	d002      	beq.n	8005ce2 <__sflush_r+0x96>
 8005cdc:	0028      	movs	r0, r5
 8005cde:	f7ff fbf7 	bl	80054d0 <_free_r>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ce6:	e00d      	b.n	8005d04 <__sflush_r+0xb8>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	0028      	movs	r0, r5
 8005cec:	47b8      	blx	r7
 8005cee:	0002      	movs	r2, r0
 8005cf0:	1c43      	adds	r3, r0, #1
 8005cf2:	d1c6      	bne.n	8005c82 <__sflush_r+0x36>
 8005cf4:	682b      	ldr	r3, [r5, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d0c3      	beq.n	8005c82 <__sflush_r+0x36>
 8005cfa:	2b1d      	cmp	r3, #29
 8005cfc:	d001      	beq.n	8005d02 <__sflush_r+0xb6>
 8005cfe:	2b16      	cmp	r3, #22
 8005d00:	d11a      	bne.n	8005d38 <__sflush_r+0xec>
 8005d02:	602e      	str	r6, [r5, #0]
 8005d04:	2000      	movs	r0, #0
 8005d06:	e01e      	b.n	8005d46 <__sflush_r+0xfa>
 8005d08:	690e      	ldr	r6, [r1, #16]
 8005d0a:	2e00      	cmp	r6, #0
 8005d0c:	d0fa      	beq.n	8005d04 <__sflush_r+0xb8>
 8005d0e:	680f      	ldr	r7, [r1, #0]
 8005d10:	600e      	str	r6, [r1, #0]
 8005d12:	1bba      	subs	r2, r7, r6
 8005d14:	9201      	str	r2, [sp, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	079b      	lsls	r3, r3, #30
 8005d1a:	d100      	bne.n	8005d1e <__sflush_r+0xd2>
 8005d1c:	694a      	ldr	r2, [r1, #20]
 8005d1e:	60a2      	str	r2, [r4, #8]
 8005d20:	9b01      	ldr	r3, [sp, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	ddee      	ble.n	8005d04 <__sflush_r+0xb8>
 8005d26:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005d28:	0032      	movs	r2, r6
 8005d2a:	001f      	movs	r7, r3
 8005d2c:	0028      	movs	r0, r5
 8005d2e:	9b01      	ldr	r3, [sp, #4]
 8005d30:	6a21      	ldr	r1, [r4, #32]
 8005d32:	47b8      	blx	r7
 8005d34:	2800      	cmp	r0, #0
 8005d36:	dc07      	bgt.n	8005d48 <__sflush_r+0xfc>
 8005d38:	89a2      	ldrh	r2, [r4, #12]
 8005d3a:	2340      	movs	r3, #64	@ 0x40
 8005d3c:	2001      	movs	r0, #1
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	b21b      	sxth	r3, r3
 8005d42:	81a3      	strh	r3, [r4, #12]
 8005d44:	4240      	negs	r0, r0
 8005d46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d48:	9b01      	ldr	r3, [sp, #4]
 8005d4a:	1836      	adds	r6, r6, r0
 8005d4c:	1a1b      	subs	r3, r3, r0
 8005d4e:	9301      	str	r3, [sp, #4]
 8005d50:	e7e6      	b.n	8005d20 <__sflush_r+0xd4>
 8005d52:	46c0      	nop			@ (mov r8, r8)
 8005d54:	dfbffffe 	.word	0xdfbffffe

08005d58 <_fflush_r>:
 8005d58:	690b      	ldr	r3, [r1, #16]
 8005d5a:	b570      	push	{r4, r5, r6, lr}
 8005d5c:	0005      	movs	r5, r0
 8005d5e:	000c      	movs	r4, r1
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d102      	bne.n	8005d6a <_fflush_r+0x12>
 8005d64:	2500      	movs	r5, #0
 8005d66:	0028      	movs	r0, r5
 8005d68:	bd70      	pop	{r4, r5, r6, pc}
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	d004      	beq.n	8005d78 <_fflush_r+0x20>
 8005d6e:	6a03      	ldr	r3, [r0, #32]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <_fflush_r+0x20>
 8005d74:	f7ff fa98 	bl	80052a8 <__sinit>
 8005d78:	220c      	movs	r2, #12
 8005d7a:	5ea3      	ldrsh	r3, [r4, r2]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d0f1      	beq.n	8005d64 <_fflush_r+0xc>
 8005d80:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d82:	07d2      	lsls	r2, r2, #31
 8005d84:	d404      	bmi.n	8005d90 <_fflush_r+0x38>
 8005d86:	059b      	lsls	r3, r3, #22
 8005d88:	d402      	bmi.n	8005d90 <_fflush_r+0x38>
 8005d8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d8c:	f7ff fb9d 	bl	80054ca <__retarget_lock_acquire_recursive>
 8005d90:	0028      	movs	r0, r5
 8005d92:	0021      	movs	r1, r4
 8005d94:	f7ff ff5a 	bl	8005c4c <__sflush_r>
 8005d98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d9a:	0005      	movs	r5, r0
 8005d9c:	07db      	lsls	r3, r3, #31
 8005d9e:	d4e2      	bmi.n	8005d66 <_fflush_r+0xe>
 8005da0:	89a3      	ldrh	r3, [r4, #12]
 8005da2:	059b      	lsls	r3, r3, #22
 8005da4:	d4df      	bmi.n	8005d66 <_fflush_r+0xe>
 8005da6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005da8:	f7ff fb90 	bl	80054cc <__retarget_lock_release_recursive>
 8005dac:	e7db      	b.n	8005d66 <_fflush_r+0xe>

08005dae <__swbuf_r>:
 8005dae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005db0:	0006      	movs	r6, r0
 8005db2:	000d      	movs	r5, r1
 8005db4:	0014      	movs	r4, r2
 8005db6:	2800      	cmp	r0, #0
 8005db8:	d004      	beq.n	8005dc4 <__swbuf_r+0x16>
 8005dba:	6a03      	ldr	r3, [r0, #32]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d101      	bne.n	8005dc4 <__swbuf_r+0x16>
 8005dc0:	f7ff fa72 	bl	80052a8 <__sinit>
 8005dc4:	69a3      	ldr	r3, [r4, #24]
 8005dc6:	60a3      	str	r3, [r4, #8]
 8005dc8:	89a3      	ldrh	r3, [r4, #12]
 8005dca:	071b      	lsls	r3, r3, #28
 8005dcc:	d502      	bpl.n	8005dd4 <__swbuf_r+0x26>
 8005dce:	6923      	ldr	r3, [r4, #16]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d109      	bne.n	8005de8 <__swbuf_r+0x3a>
 8005dd4:	0021      	movs	r1, r4
 8005dd6:	0030      	movs	r0, r6
 8005dd8:	f000 f82c 	bl	8005e34 <__swsetup_r>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d003      	beq.n	8005de8 <__swbuf_r+0x3a>
 8005de0:	2501      	movs	r5, #1
 8005de2:	426d      	negs	r5, r5
 8005de4:	0028      	movs	r0, r5
 8005de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005de8:	6923      	ldr	r3, [r4, #16]
 8005dea:	6820      	ldr	r0, [r4, #0]
 8005dec:	b2ef      	uxtb	r7, r5
 8005dee:	1ac0      	subs	r0, r0, r3
 8005df0:	6963      	ldr	r3, [r4, #20]
 8005df2:	b2ed      	uxtb	r5, r5
 8005df4:	4283      	cmp	r3, r0
 8005df6:	dc05      	bgt.n	8005e04 <__swbuf_r+0x56>
 8005df8:	0021      	movs	r1, r4
 8005dfa:	0030      	movs	r0, r6
 8005dfc:	f7ff ffac 	bl	8005d58 <_fflush_r>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	d1ed      	bne.n	8005de0 <__swbuf_r+0x32>
 8005e04:	68a3      	ldr	r3, [r4, #8]
 8005e06:	3001      	adds	r0, #1
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	60a3      	str	r3, [r4, #8]
 8005e0c:	6823      	ldr	r3, [r4, #0]
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	6022      	str	r2, [r4, #0]
 8005e12:	701f      	strb	r7, [r3, #0]
 8005e14:	6963      	ldr	r3, [r4, #20]
 8005e16:	4283      	cmp	r3, r0
 8005e18:	d004      	beq.n	8005e24 <__swbuf_r+0x76>
 8005e1a:	89a3      	ldrh	r3, [r4, #12]
 8005e1c:	07db      	lsls	r3, r3, #31
 8005e1e:	d5e1      	bpl.n	8005de4 <__swbuf_r+0x36>
 8005e20:	2d0a      	cmp	r5, #10
 8005e22:	d1df      	bne.n	8005de4 <__swbuf_r+0x36>
 8005e24:	0021      	movs	r1, r4
 8005e26:	0030      	movs	r0, r6
 8005e28:	f7ff ff96 	bl	8005d58 <_fflush_r>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	d0d9      	beq.n	8005de4 <__swbuf_r+0x36>
 8005e30:	e7d6      	b.n	8005de0 <__swbuf_r+0x32>
	...

08005e34 <__swsetup_r>:
 8005e34:	4b2d      	ldr	r3, [pc, #180]	@ (8005eec <__swsetup_r+0xb8>)
 8005e36:	b570      	push	{r4, r5, r6, lr}
 8005e38:	0005      	movs	r5, r0
 8005e3a:	6818      	ldr	r0, [r3, #0]
 8005e3c:	000c      	movs	r4, r1
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	d004      	beq.n	8005e4c <__swsetup_r+0x18>
 8005e42:	6a03      	ldr	r3, [r0, #32]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d101      	bne.n	8005e4c <__swsetup_r+0x18>
 8005e48:	f7ff fa2e 	bl	80052a8 <__sinit>
 8005e4c:	230c      	movs	r3, #12
 8005e4e:	5ee2      	ldrsh	r2, [r4, r3]
 8005e50:	0713      	lsls	r3, r2, #28
 8005e52:	d423      	bmi.n	8005e9c <__swsetup_r+0x68>
 8005e54:	06d3      	lsls	r3, r2, #27
 8005e56:	d407      	bmi.n	8005e68 <__swsetup_r+0x34>
 8005e58:	2309      	movs	r3, #9
 8005e5a:	602b      	str	r3, [r5, #0]
 8005e5c:	2340      	movs	r3, #64	@ 0x40
 8005e5e:	2001      	movs	r0, #1
 8005e60:	4313      	orrs	r3, r2
 8005e62:	81a3      	strh	r3, [r4, #12]
 8005e64:	4240      	negs	r0, r0
 8005e66:	e03a      	b.n	8005ede <__swsetup_r+0xaa>
 8005e68:	0752      	lsls	r2, r2, #29
 8005e6a:	d513      	bpl.n	8005e94 <__swsetup_r+0x60>
 8005e6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e6e:	2900      	cmp	r1, #0
 8005e70:	d008      	beq.n	8005e84 <__swsetup_r+0x50>
 8005e72:	0023      	movs	r3, r4
 8005e74:	3344      	adds	r3, #68	@ 0x44
 8005e76:	4299      	cmp	r1, r3
 8005e78:	d002      	beq.n	8005e80 <__swsetup_r+0x4c>
 8005e7a:	0028      	movs	r0, r5
 8005e7c:	f7ff fb28 	bl	80054d0 <_free_r>
 8005e80:	2300      	movs	r3, #0
 8005e82:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e84:	2224      	movs	r2, #36	@ 0x24
 8005e86:	89a3      	ldrh	r3, [r4, #12]
 8005e88:	4393      	bics	r3, r2
 8005e8a:	81a3      	strh	r3, [r4, #12]
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	6063      	str	r3, [r4, #4]
 8005e90:	6923      	ldr	r3, [r4, #16]
 8005e92:	6023      	str	r3, [r4, #0]
 8005e94:	2308      	movs	r3, #8
 8005e96:	89a2      	ldrh	r2, [r4, #12]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	81a3      	strh	r3, [r4, #12]
 8005e9c:	6923      	ldr	r3, [r4, #16]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10b      	bne.n	8005eba <__swsetup_r+0x86>
 8005ea2:	21a0      	movs	r1, #160	@ 0xa0
 8005ea4:	2280      	movs	r2, #128	@ 0x80
 8005ea6:	89a3      	ldrh	r3, [r4, #12]
 8005ea8:	0089      	lsls	r1, r1, #2
 8005eaa:	0092      	lsls	r2, r2, #2
 8005eac:	400b      	ands	r3, r1
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d003      	beq.n	8005eba <__swsetup_r+0x86>
 8005eb2:	0021      	movs	r1, r4
 8005eb4:	0028      	movs	r0, r5
 8005eb6:	f000 f863 	bl	8005f80 <__smakebuf_r>
 8005eba:	230c      	movs	r3, #12
 8005ebc:	5ee2      	ldrsh	r2, [r4, r3]
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	0013      	movs	r3, r2
 8005ec2:	400b      	ands	r3, r1
 8005ec4:	420a      	tst	r2, r1
 8005ec6:	d00b      	beq.n	8005ee0 <__swsetup_r+0xac>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60a3      	str	r3, [r4, #8]
 8005ecc:	6963      	ldr	r3, [r4, #20]
 8005ece:	425b      	negs	r3, r3
 8005ed0:	61a3      	str	r3, [r4, #24]
 8005ed2:	2000      	movs	r0, #0
 8005ed4:	6923      	ldr	r3, [r4, #16]
 8005ed6:	4283      	cmp	r3, r0
 8005ed8:	d101      	bne.n	8005ede <__swsetup_r+0xaa>
 8005eda:	0613      	lsls	r3, r2, #24
 8005edc:	d4be      	bmi.n	8005e5c <__swsetup_r+0x28>
 8005ede:	bd70      	pop	{r4, r5, r6, pc}
 8005ee0:	0791      	lsls	r1, r2, #30
 8005ee2:	d400      	bmi.n	8005ee6 <__swsetup_r+0xb2>
 8005ee4:	6963      	ldr	r3, [r4, #20]
 8005ee6:	60a3      	str	r3, [r4, #8]
 8005ee8:	e7f3      	b.n	8005ed2 <__swsetup_r+0x9e>
 8005eea:	46c0      	nop			@ (mov r8, r8)
 8005eec:	20000018 	.word	0x20000018

08005ef0 <_sbrk_r>:
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	b570      	push	{r4, r5, r6, lr}
 8005ef4:	4d06      	ldr	r5, [pc, #24]	@ (8005f10 <_sbrk_r+0x20>)
 8005ef6:	0004      	movs	r4, r0
 8005ef8:	0008      	movs	r0, r1
 8005efa:	602b      	str	r3, [r5, #0]
 8005efc:	f7fa ff26 	bl	8000d4c <_sbrk>
 8005f00:	1c43      	adds	r3, r0, #1
 8005f02:	d103      	bne.n	8005f0c <_sbrk_r+0x1c>
 8005f04:	682b      	ldr	r3, [r5, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d000      	beq.n	8005f0c <_sbrk_r+0x1c>
 8005f0a:	6023      	str	r3, [r4, #0]
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
 8005f0e:	46c0      	nop			@ (mov r8, r8)
 8005f10:	20000310 	.word	0x20000310

08005f14 <memchr>:
 8005f14:	b2c9      	uxtb	r1, r1
 8005f16:	1882      	adds	r2, r0, r2
 8005f18:	4290      	cmp	r0, r2
 8005f1a:	d101      	bne.n	8005f20 <memchr+0xc>
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	4770      	bx	lr
 8005f20:	7803      	ldrb	r3, [r0, #0]
 8005f22:	428b      	cmp	r3, r1
 8005f24:	d0fb      	beq.n	8005f1e <memchr+0xa>
 8005f26:	3001      	adds	r0, #1
 8005f28:	e7f6      	b.n	8005f18 <memchr+0x4>
	...

08005f2c <__swhatbuf_r>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	000e      	movs	r6, r1
 8005f30:	001d      	movs	r5, r3
 8005f32:	230e      	movs	r3, #14
 8005f34:	5ec9      	ldrsh	r1, [r1, r3]
 8005f36:	0014      	movs	r4, r2
 8005f38:	b096      	sub	sp, #88	@ 0x58
 8005f3a:	2900      	cmp	r1, #0
 8005f3c:	da0c      	bge.n	8005f58 <__swhatbuf_r+0x2c>
 8005f3e:	89b2      	ldrh	r2, [r6, #12]
 8005f40:	2380      	movs	r3, #128	@ 0x80
 8005f42:	0011      	movs	r1, r2
 8005f44:	4019      	ands	r1, r3
 8005f46:	421a      	tst	r2, r3
 8005f48:	d114      	bne.n	8005f74 <__swhatbuf_r+0x48>
 8005f4a:	2380      	movs	r3, #128	@ 0x80
 8005f4c:	00db      	lsls	r3, r3, #3
 8005f4e:	2000      	movs	r0, #0
 8005f50:	6029      	str	r1, [r5, #0]
 8005f52:	6023      	str	r3, [r4, #0]
 8005f54:	b016      	add	sp, #88	@ 0x58
 8005f56:	bd70      	pop	{r4, r5, r6, pc}
 8005f58:	466a      	mov	r2, sp
 8005f5a:	f000 f853 	bl	8006004 <_fstat_r>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	dbed      	blt.n	8005f3e <__swhatbuf_r+0x12>
 8005f62:	23f0      	movs	r3, #240	@ 0xf0
 8005f64:	9901      	ldr	r1, [sp, #4]
 8005f66:	021b      	lsls	r3, r3, #8
 8005f68:	4019      	ands	r1, r3
 8005f6a:	4b04      	ldr	r3, [pc, #16]	@ (8005f7c <__swhatbuf_r+0x50>)
 8005f6c:	18c9      	adds	r1, r1, r3
 8005f6e:	424b      	negs	r3, r1
 8005f70:	4159      	adcs	r1, r3
 8005f72:	e7ea      	b.n	8005f4a <__swhatbuf_r+0x1e>
 8005f74:	2100      	movs	r1, #0
 8005f76:	2340      	movs	r3, #64	@ 0x40
 8005f78:	e7e9      	b.n	8005f4e <__swhatbuf_r+0x22>
 8005f7a:	46c0      	nop			@ (mov r8, r8)
 8005f7c:	ffffe000 	.word	0xffffe000

08005f80 <__smakebuf_r>:
 8005f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f82:	2602      	movs	r6, #2
 8005f84:	898b      	ldrh	r3, [r1, #12]
 8005f86:	0005      	movs	r5, r0
 8005f88:	000c      	movs	r4, r1
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	4233      	tst	r3, r6
 8005f8e:	d007      	beq.n	8005fa0 <__smakebuf_r+0x20>
 8005f90:	0023      	movs	r3, r4
 8005f92:	3347      	adds	r3, #71	@ 0x47
 8005f94:	6023      	str	r3, [r4, #0]
 8005f96:	6123      	str	r3, [r4, #16]
 8005f98:	2301      	movs	r3, #1
 8005f9a:	6163      	str	r3, [r4, #20]
 8005f9c:	b005      	add	sp, #20
 8005f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fa0:	ab03      	add	r3, sp, #12
 8005fa2:	aa02      	add	r2, sp, #8
 8005fa4:	f7ff ffc2 	bl	8005f2c <__swhatbuf_r>
 8005fa8:	9f02      	ldr	r7, [sp, #8]
 8005faa:	9001      	str	r0, [sp, #4]
 8005fac:	0039      	movs	r1, r7
 8005fae:	0028      	movs	r0, r5
 8005fb0:	f7ff fafa 	bl	80055a8 <_malloc_r>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	d108      	bne.n	8005fca <__smakebuf_r+0x4a>
 8005fb8:	220c      	movs	r2, #12
 8005fba:	5ea3      	ldrsh	r3, [r4, r2]
 8005fbc:	059a      	lsls	r2, r3, #22
 8005fbe:	d4ed      	bmi.n	8005f9c <__smakebuf_r+0x1c>
 8005fc0:	2203      	movs	r2, #3
 8005fc2:	4393      	bics	r3, r2
 8005fc4:	431e      	orrs	r6, r3
 8005fc6:	81a6      	strh	r6, [r4, #12]
 8005fc8:	e7e2      	b.n	8005f90 <__smakebuf_r+0x10>
 8005fca:	2380      	movs	r3, #128	@ 0x80
 8005fcc:	89a2      	ldrh	r2, [r4, #12]
 8005fce:	6020      	str	r0, [r4, #0]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	81a3      	strh	r3, [r4, #12]
 8005fd4:	9b03      	ldr	r3, [sp, #12]
 8005fd6:	6120      	str	r0, [r4, #16]
 8005fd8:	6167      	str	r7, [r4, #20]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00c      	beq.n	8005ff8 <__smakebuf_r+0x78>
 8005fde:	0028      	movs	r0, r5
 8005fe0:	230e      	movs	r3, #14
 8005fe2:	5ee1      	ldrsh	r1, [r4, r3]
 8005fe4:	f000 f820 	bl	8006028 <_isatty_r>
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d005      	beq.n	8005ff8 <__smakebuf_r+0x78>
 8005fec:	2303      	movs	r3, #3
 8005fee:	89a2      	ldrh	r2, [r4, #12]
 8005ff0:	439a      	bics	r2, r3
 8005ff2:	3b02      	subs	r3, #2
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	81a3      	strh	r3, [r4, #12]
 8005ff8:	89a3      	ldrh	r3, [r4, #12]
 8005ffa:	9a01      	ldr	r2, [sp, #4]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	81a3      	strh	r3, [r4, #12]
 8006000:	e7cc      	b.n	8005f9c <__smakebuf_r+0x1c>
	...

08006004 <_fstat_r>:
 8006004:	2300      	movs	r3, #0
 8006006:	b570      	push	{r4, r5, r6, lr}
 8006008:	4d06      	ldr	r5, [pc, #24]	@ (8006024 <_fstat_r+0x20>)
 800600a:	0004      	movs	r4, r0
 800600c:	0008      	movs	r0, r1
 800600e:	0011      	movs	r1, r2
 8006010:	602b      	str	r3, [r5, #0]
 8006012:	f7fa fe78 	bl	8000d06 <_fstat>
 8006016:	1c43      	adds	r3, r0, #1
 8006018:	d103      	bne.n	8006022 <_fstat_r+0x1e>
 800601a:	682b      	ldr	r3, [r5, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d000      	beq.n	8006022 <_fstat_r+0x1e>
 8006020:	6023      	str	r3, [r4, #0]
 8006022:	bd70      	pop	{r4, r5, r6, pc}
 8006024:	20000310 	.word	0x20000310

08006028 <_isatty_r>:
 8006028:	2300      	movs	r3, #0
 800602a:	b570      	push	{r4, r5, r6, lr}
 800602c:	4d06      	ldr	r5, [pc, #24]	@ (8006048 <_isatty_r+0x20>)
 800602e:	0004      	movs	r4, r0
 8006030:	0008      	movs	r0, r1
 8006032:	602b      	str	r3, [r5, #0]
 8006034:	f7fa fe75 	bl	8000d22 <_isatty>
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d103      	bne.n	8006044 <_isatty_r+0x1c>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d000      	beq.n	8006044 <_isatty_r+0x1c>
 8006042:	6023      	str	r3, [r4, #0]
 8006044:	bd70      	pop	{r4, r5, r6, pc}
 8006046:	46c0      	nop			@ (mov r8, r8)
 8006048:	20000310 	.word	0x20000310

0800604c <_init>:
 800604c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604e:	46c0      	nop			@ (mov r8, r8)
 8006050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006052:	bc08      	pop	{r3}
 8006054:	469e      	mov	lr, r3
 8006056:	4770      	bx	lr

08006058 <_fini>:
 8006058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800605a:	46c0      	nop			@ (mov r8, r8)
 800605c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605e:	bc08      	pop	{r3}
 8006060:	469e      	mov	lr, r3
 8006062:	4770      	bx	lr
