<stg><name>fir</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="11">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="12">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="12" to="13">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="13" to="14">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="14" to="15">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="15" to="16">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 10

]]></node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="4">
<![CDATA[
:10  %c_load = load i32* %c_addr, align 4

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="4">
<![CDATA[
:10  %c_load = load i32* %c_addr, align 4

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %c_addr_1 = getelementptr [11 x i32]* %c, i64 0, i64 9

]]></node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="4">
<![CDATA[
:15  %c_load_1 = load i32* %c_addr_1, align 4

]]></node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="4">
<![CDATA[
:15  %c_load_1 = load i32* %c_addr_1, align 4

]]></node>
<StgValue><ssdm name="c_load_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %c_addr_2 = getelementptr [11 x i32]* %c, i64 0, i64 8

]]></node>
<StgValue><ssdm name="c_addr_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="4">
<![CDATA[
:20  %c_load_2 = load i32* %c_addr_2, align 4

]]></node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32">
<![CDATA[
:8  %shift_reg_9_load = load i32* @shift_reg_9, align 4

]]></node>
<StgValue><ssdm name="shift_reg_9_load"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = mul nsw i32 %c_load, %shift_reg_9_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32">
<![CDATA[
:12  %shift_reg_8_load = load i32* @shift_reg_8, align 16

]]></node>
<StgValue><ssdm name="shift_reg_8_load"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store i32 %shift_reg_8_load, i32* @shift_reg_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="4" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_6_1 = mul nsw i32 %c_load_1, %shift_reg_8_load

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="4">
<![CDATA[
:20  %c_load_2 = load i32* %c_addr_2, align 4

]]></node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %c_addr_3 = getelementptr [11 x i32]* %c, i64 0, i64 7

]]></node>
<StgValue><ssdm name="c_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="4">
<![CDATA[
:25  %c_load_3 = load i32* %c_addr_3, align 4

]]></node>
<StgValue><ssdm name="c_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = mul nsw i32 %c_load, %shift_reg_9_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_6_1 = mul nsw i32 %c_load_1, %shift_reg_8_load

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="4">
<![CDATA[
:25  %c_load_3 = load i32* %c_addr_3, align 4

]]></node>
<StgValue><ssdm name="c_load_3"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %c_addr_4 = getelementptr [11 x i32]* %c, i64 0, i64 6

]]></node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="4">
<![CDATA[
:30  %c_load_4 = load i32* %c_addr_4, align 4

]]></node>
<StgValue><ssdm name="c_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = mul nsw i32 %c_load, %shift_reg_9_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_6_1 = mul nsw i32 %c_load_1, %shift_reg_8_load

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="4">
<![CDATA[
:30  %c_load_4 = load i32* %c_addr_4, align 4

]]></node>
<StgValue><ssdm name="c_load_4"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %c_addr_5 = getelementptr [11 x i32]* %c, i64 0, i64 5

]]></node>
<StgValue><ssdm name="c_addr_5"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="4">
<![CDATA[
:35  %c_load_5 = load i32* %c_addr_5, align 4

]]></node>
<StgValue><ssdm name="c_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32">
<![CDATA[
:17  %shift_reg_7_load = load i32* @shift_reg_7, align 4

]]></node>
<StgValue><ssdm name="shift_reg_7_load"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %shift_reg_7_load, i32* @shift_reg_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="7" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_6_2 = mul nsw i32 %c_load_2, %shift_reg_7_load

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32">
<![CDATA[
:22  %shift_reg_6_load = load i32* @shift_reg_6, align 8

]]></node>
<StgValue><ssdm name="shift_reg_6_load"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  store i32 %shift_reg_6_load, i32* @shift_reg_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="7" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_6_3 = mul nsw i32 %c_load_3, %shift_reg_6_load

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:27  %shift_reg_5_load = load i32* @shift_reg_5, align 4

]]></node>
<StgValue><ssdm name="shift_reg_5_load"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  store i32 %shift_reg_5_load, i32* @shift_reg_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="7" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_6_4 = mul nsw i32 %c_load_4, %shift_reg_5_load

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="4">
<![CDATA[
:35  %c_load_5 = load i32* %c_addr_5, align 4

]]></node>
<StgValue><ssdm name="c_load_5"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %c_addr_6 = getelementptr [11 x i32]* %c, i64 0, i64 4

]]></node>
<StgValue><ssdm name="c_addr_6"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="4">
<![CDATA[
:40  %c_load_6 = load i32* %c_addr_6, align 4

]]></node>
<StgValue><ssdm name="c_load_6"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %tmp1 = add i32 %tmp_6_1, %tmp_6

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_6_2 = mul nsw i32 %c_load_2, %shift_reg_7_load

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_6_3 = mul nsw i32 %c_load_3, %shift_reg_6_load

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_6_4 = mul nsw i32 %c_load_4, %shift_reg_5_load

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="4">
<![CDATA[
:40  %c_load_6 = load i32* %c_addr_6, align 4

]]></node>
<StgValue><ssdm name="c_load_6"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %c_addr_7 = getelementptr [11 x i32]* %c, i64 0, i64 3

]]></node>
<StgValue><ssdm name="c_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="4">
<![CDATA[
:45  %c_load_7 = load i32* %c_addr_7, align 4

]]></node>
<StgValue><ssdm name="c_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_6_2 = mul nsw i32 %c_load_2, %shift_reg_7_load

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_6_3 = mul nsw i32 %c_load_3, %shift_reg_6_load

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_6_4 = mul nsw i32 %c_load_4, %shift_reg_5_load

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="4">
<![CDATA[
:45  %c_load_7 = load i32* %c_addr_7, align 4

]]></node>
<StgValue><ssdm name="c_load_7"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %c_addr_8 = getelementptr [11 x i32]* %c, i64 0, i64 2

]]></node>
<StgValue><ssdm name="c_addr_8"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="4">
<![CDATA[
:50  %c_load_8 = load i32* %c_addr_8, align 4

]]></node>
<StgValue><ssdm name="c_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
:32  %shift_reg_4_load = load i32* @shift_reg_4, align 16

]]></node>
<StgValue><ssdm name="shift_reg_4_load"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  store i32 %shift_reg_4_load, i32* @shift_reg_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="10" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_6_5 = mul nsw i32 %c_load_5, %shift_reg_4_load

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
:37  %shift_reg_3_load = load i32* @shift_reg_3, align 4

]]></node>
<StgValue><ssdm name="shift_reg_3_load"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  store i32 %shift_reg_3_load, i32* @shift_reg_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="10" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_6_6 = mul nsw i32 %c_load_6, %shift_reg_3_load

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32">
<![CDATA[
:42  %shift_reg_2_load = load i32* @shift_reg_2, align 8

]]></node>
<StgValue><ssdm name="shift_reg_2_load"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  store i32 %shift_reg_2_load, i32* @shift_reg_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="10" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_6_7 = mul nsw i32 %c_load_7, %shift_reg_2_load

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="4">
<![CDATA[
:50  %c_load_8 = load i32* %c_addr_8, align 4

]]></node>
<StgValue><ssdm name="c_load_8"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %c_addr_9 = getelementptr [11 x i32]* %c, i64 0, i64 1

]]></node>
<StgValue><ssdm name="c_addr_9"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="4">
<![CDATA[
:55  %c_load_9 = load i32* %c_addr_9, align 4

]]></node>
<StgValue><ssdm name="c_load_9"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp3 = add i32 %tmp_6_3, %tmp_6_4

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp2 = add i32 %tmp3, %tmp_6_2

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_6_5 = mul nsw i32 %c_load_5, %shift_reg_4_load

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_6_6 = mul nsw i32 %c_load_6, %shift_reg_3_load

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_6_7 = mul nsw i32 %c_load_7, %shift_reg_2_load

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="4">
<![CDATA[
:55  %c_load_9 = load i32* %c_addr_9, align 4

]]></node>
<StgValue><ssdm name="c_load_9"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %c_addr_10 = getelementptr [11 x i32]* %c, i64 0, i64 0

]]></node>
<StgValue><ssdm name="c_addr_10"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="4">
<![CDATA[
:59  %c_load_10 = load i32* %c_addr_10, align 4

]]></node>
<StgValue><ssdm name="c_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="88" st_id="12" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_6_5 = mul nsw i32 %c_load_5, %shift_reg_4_load

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_6_6 = mul nsw i32 %c_load_6, %shift_reg_3_load

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_6_7 = mul nsw i32 %c_load_7, %shift_reg_2_load

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="4">
<![CDATA[
:59  %c_load_10 = load i32* %c_addr_10, align 4

]]></node>
<StgValue><ssdm name="c_load_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x) nounwind

]]></node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32">
<![CDATA[
:47  %shift_reg_1_load = load i32* @shift_reg_1, align 4

]]></node>
<StgValue><ssdm name="shift_reg_1_load"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  store i32 %shift_reg_1_load, i32* @shift_reg_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="13" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_6_8 = mul nsw i32 %c_load_8, %shift_reg_1_load

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32">
<![CDATA[
:52  %shift_reg_0_load = load i32* @shift_reg_0, align 16

]]></node>
<StgValue><ssdm name="shift_reg_0_load"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  store i32 %shift_reg_0_load, i32* @shift_reg_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="13" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_6_9 = mul nsw i32 %c_load_9, %shift_reg_0_load

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  store i32 %x_read, i32* @shift_reg_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="13" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_6_s = mul nsw i32 %c_load_10, %x_read

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %tmp6 = add i32 %tmp_6_6, %tmp_6_7

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_6_8 = mul nsw i32 %c_load_8, %shift_reg_1_load

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_6_9 = mul nsw i32 %c_load_9, %shift_reg_0_load

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_6_s = mul nsw i32 %c_load_10, %x_read

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_6_8 = mul nsw i32 %c_load_8, %shift_reg_1_load

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_6_9 = mul nsw i32 %c_load_9, %shift_reg_0_load

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_6_s = mul nsw i32 %c_load_10, %x_read

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([11 x i32]* %c, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp = add i32 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp5 = add i32 %tmp6, %tmp_6_5

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp8 = add i32 %tmp_6_9, %tmp_6_s

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp7 = add i32 %tmp8, %tmp_6_8

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp4 = add i32 %tmp7, %tmp5

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %acc_1_s = add nsw i32 %tmp4, %tmp

]]></node>
<StgValue><ssdm name="acc_1_s"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  call void @_ssdm_op_Write.ap_vld.i32P(i32* %y, i32 %acc_1_s) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0">
<![CDATA[
:72  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
