
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.076641                       # Number of seconds simulated
sim_ticks                                 76640764000                       # Number of ticks simulated
final_tick                                76640764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 427782                       # Simulator instruction rate (inst/s)
host_op_rate                                   427782                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              324892412                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186132                       # Number of bytes of host memory used
host_seconds                                   235.90                       # Real time elapsed on the host
sim_insts                                   100911990                       # Number of instructions simulated
sim_ops                                     100911990                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  76640764000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       41467456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         262656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41730112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     41467456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      41467456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          647929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              652033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          781                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         541062665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3427106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544489770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    541062665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        541062665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         652186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               652186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         652186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        541062665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3427106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            545141956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    568092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    474371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028650474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1563015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             535033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      652034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     648198                       # Number of write requests accepted
system.mem_ctrls.readBursts                    652034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   648198                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               30618304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11111872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36356352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41730176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41484672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 173623                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            136257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            148224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            147751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            195824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7609                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   76640748000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                652034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               648198                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  409293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       204023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.242208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.399157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.682573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43999     21.57%     21.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52954     25.95%     47.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35428     17.36%     64.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21137     10.36%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16664      8.17%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11794      5.78%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7898      3.87%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5312      2.60%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8837      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       204023                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.930552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.689991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.288110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          24881     72.45%     72.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          9451     27.52%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.541494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.506370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.125356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26881     78.27%     78.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              621      1.81%     80.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3972     11.57%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1920      5.59%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              607      1.77%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              211      0.61%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              122      0.36%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34342                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     30359744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       258560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36356352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 396130497.864034891129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3373661.567361202091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 474373559.219738483429                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       647930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       648198                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  18537421000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    191110000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2015563757250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28610.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46566.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3109487.78                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   9758324750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18728531000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2392055000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20397.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39147.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       399.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       474.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    541.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   362335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  480108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58943.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1247986320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                663297690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3168389280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2720956320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3949062000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8313156450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             93265920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     14159261130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       199881120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6409486020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            40924859250                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            533.982924                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          58168736000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     39776750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1670500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  26595487750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    520517250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16761751250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  31052731000                       # Time in different power states
system.mem_ctrls_1.actEnergy                208830720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                110969595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               247465260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              244358640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3918330000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11378151330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            248163840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      8067389550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2443231680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6498703560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            33365727435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            435.352229                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          51041813000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    456628500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1657500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  26987890250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6363223000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   23484815750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  17690706500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  76640764000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                22623812                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16657242                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2769663                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20237314                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11689282                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.761035                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1455173                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          521933                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             419340                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           102593                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         8061                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13944356                       # DTB read hits
system.cpu.dtb.read_misses                      13020                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13957376                       # DTB read accesses
system.cpu.dtb.write_hits                     8970633                       # DTB write hits
system.cpu.dtb.write_misses                        19                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 8970652                       # DTB write accesses
system.cpu.dtb.data_hits                     22914989                       # DTB hits
system.cpu.dtb.data_misses                      13039                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 22928028                       # DTB accesses
system.cpu.itb.fetch_hits                    36006165                       # ITB hits
system.cpu.itb.fetch_misses                     23960                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                36030125                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99201                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     76640764000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        153285462                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           54894755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      165383520                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22623812                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13563795                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      53714986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5565790                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 8713                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        541122                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1250                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  36006165                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1418627                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          111943721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.477381                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.627081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 76321673     68.18%     68.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6303069      5.63%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4473016      4.00%     77.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2556162      2.28%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4804156      4.29%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2917463      2.61%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2902292      2.59%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2078878      1.86%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  9587012      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            111943721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147593                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.078925                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30733131                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              56514018                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12330149                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10280924                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2085499                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             10307935                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                711743                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              128498757                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                361635                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2085499                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 33473507                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                33931587                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5589251                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15667793                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              21196084                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              120803159                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              16924612                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      3                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            94157771                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             176205341                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        174050413                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1967669                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              80289328                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 13868443                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             471968                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         180241                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  62502938                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             14731038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9428557                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            466026                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           144256                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  112753785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              238545                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 110696752                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             83263                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        12080339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4874630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6803                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     111943721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.988861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.263501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            57079732     50.99%     50.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21873432     19.54%     70.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17646021     15.76%     86.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9768514      8.73%     95.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4208137      3.76%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              898253      0.80%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              392140      0.35%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70853      0.06%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6639      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       111943721                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  646674     51.31%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 115311      9.15%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 277489     22.02%     82.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                173998     13.81%     96.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             17019      1.35%     97.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            29819      2.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             13040      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              85434376     77.18%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               654166      0.59%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              553472      0.50%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               70058      0.06%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              118714      0.11%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             167195      0.15%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               17054      0.02%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4714      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14231781     12.86%     91.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8827394      7.97%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          334329      0.30%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         270459      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              110696752                       # Type of FU issued
system.cpu.iq.rate                           0.722161                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1260310                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011385                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          331561970                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         123375924                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    105617640                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3118828                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1697190                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1506298                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              110361189                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1582833                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           417329                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2491840                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8101                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       897121                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        64299                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2085499                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  487510                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   159                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           115108363                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2549460                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              14731038                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9428557                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             172273                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   150                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            452                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         914449                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1235189                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2149638                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             107918831                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13957376                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2777921                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2116033                       # number of nop insts executed
system.cpu.iew.exec_refs                     22928028                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13934798                       # Number of branches executed
system.cpu.iew.exec_stores                    8970652                       # Number of stores executed
system.cpu.iew.exec_rate                     0.704038                       # Inst execution rate
system.cpu.iew.wb_sent                      107180655                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     107123938                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  60469170                       # num instructions producing a value
system.cpu.iew.wb_consumers                  80997035                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.698853                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.746560                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        12383845                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          231742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2085040                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    109370865                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.939230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.452926                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     61257404     56.01%     56.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20589682     18.83%     74.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15807761     14.45%     89.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4523970      4.14%     93.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3303921      3.02%     96.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1589282      1.45%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1095005      1.00%     98.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       415606      0.38%     99.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       788234      0.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    109370865                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            102724352                       # Number of instructions committed
system.cpu.commit.committedOps              102724352                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       20770634                       # Number of memory references committed
system.cpu.commit.loads                      12239198                       # Number of loads committed
system.cpu.commit.membars                       66270                       # Number of memory barriers committed
system.cpu.commit.branches                   12926278                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1435556                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  98716946                       # Number of committed integer instructions.
system.cpu.commit.function_calls               934341                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1812438      1.76%      1.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         78586235     76.50%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          634150      0.62%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         504720      0.49%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          60190      0.06%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         106905      0.10%     79.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        161394      0.16%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          17054      0.02%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11993774     11.68%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8262199      8.04%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       311694      0.30%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       269238      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         102724352                       # Class of committed instruction
system.cpu.commit.bw_lim_events                788234                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    223690009                       # The number of ROB reads
system.cpu.rob.rob_writes                   232789444                       # The number of ROB writes
system.cpu.timesIdled                          700789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        41341741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100911990                       # Number of Instructions Simulated
system.cpu.committedOps                     100911990                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.519001                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.519001                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.658327                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.658327                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                159944743                       # number of integer regfile reads
system.cpu.int_regfile_writes                84455445                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1870240                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1088606                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  727472                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 132544                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76640764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           946.240601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              887149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            286.269442                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   946.240601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.924063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.924063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1005                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          985                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43992420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43992420                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  76640764000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     13390853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13390853                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      8462058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8462058                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        66268                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        66268                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        66270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        66270                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     21852911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21852911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21852911                       # number of overall hits
system.cpu.dcache.overall_hits::total        21852911                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5599                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3108                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         8707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8707                       # number of overall misses
system.cpu.dcache.overall_misses::total          8707                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    398568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    398568000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    229254490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    229254490                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       119500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       119500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    627822490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    627822490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    627822490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    627822490                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13396452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13396452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     21861618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21861618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     21861618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21861618                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000418                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000367                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000398                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71185.568852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71185.568852                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73762.705920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73762.705920                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        59750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        59750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72105.488687                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72105.488687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72105.488687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72105.488687                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1471                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.421053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          781                       # number of writebacks
system.cpu.dcache.writebacks::total               781                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2373                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2373                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2231                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2231                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4604                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3226                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          877                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4103                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    254094000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    254094000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67218500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67218500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       117500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       117500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    321312500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    321312500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    321312500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    321312500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000188                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000188                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78764.414135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78764.414135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76645.952109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76645.952109                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        58750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78311.601267                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78311.601267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78311.601267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78311.601267                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3099                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  76640764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.246187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18962363                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            647417                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.289257                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.246187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          72659831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         72659831                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  76640764000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     35202415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35202415                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     35202415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35202415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     35202415                       # number of overall hits
system.cpu.icache.overall_hits::total        35202415                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       803536                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        803536                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       803536                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         803536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       803536                       # number of overall misses
system.cpu.icache.overall_misses::total        803536                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  45739067989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  45739067989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  45739067989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  45739067989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  45739067989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  45739067989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36005951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36005951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     36005951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36005951                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36005951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36005951                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022317                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022317                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022317                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022317                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022317                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56922.238691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56922.238691                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56922.238691                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56922.238691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56922.238691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56922.238691                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        83528                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1104                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.659420                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       647417                       # number of writebacks
system.cpu.icache.writebacks::total            647417                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       155606                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       155606                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst       155606                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       155606                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       155606                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       155606                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       647930                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       647930                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       647930                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       647930                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       647930                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       647930                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  37476314997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37476314997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  37476314997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37476314997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  37476314997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37476314997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017995                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017995                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017995                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017995                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017995                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57840.067595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57840.067595                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57840.067595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57840.067595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57840.067595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57840.067595                       # average overall mshr miss latency
system.cpu.icache.replacements                 647417                       # number of replacements
system.membus.snoop_filter.tot_requests       1302551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       650516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  76640764000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             651156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          781                       # Transaction distribution
system.membus.trans_dist::WritebackClean       647417                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2318                       # Transaction distribution
system.membus.trans_dist::ReadExReq               876                       # Transaction distribution
system.membus.trans_dist::ReadExResp              876                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         647930                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3228                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1943276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1954583                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     82902144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       312576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83214720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            652035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  652035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              652035                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4005619500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3385597738                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22292250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
