{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729785283384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729785283389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 12:54:43 2024 " "Processing started: Thu Oct 24 12:54:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729785283389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729785283389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PARTE_D_TEMPLATE -c PARTE_D_TEMPLATE " "Command: quartus_map --read_settings_files=on --write_settings_files=off PARTE_D_TEMPLATE -c PARTE_D_TEMPLATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729785283389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729785283861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte_d_template.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte_d_template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARTE_D_TEMPLATE-rtl " "Found design unit 1: PARTE_D_TEMPLATE-rtl" {  } { { "PARTE_D_TEMPLATE.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/PARTE_D_TEMPLATE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729785284603 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARTE_D_TEMPLATE " "Found entity 1: PARTE_D_TEMPLATE" {  } { { "PARTE_D_TEMPLATE.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/PARTE_D_TEMPLATE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729785284603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729785284603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_parte_d_template.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_parte_d_template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PARTE_D_TEMPLATE-behavior " "Found design unit 1: tb_PARTE_D_TEMPLATE-behavior" {  } { { "tb_PARTE_D_TEMPLATE.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_PARTE_D_TEMPLATE.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729785284603 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PARTE_D_TEMPLATE " "Found entity 1: tb_PARTE_D_TEMPLATE" {  } { { "tb_PARTE_D_TEMPLATE.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_PARTE_D_TEMPLATE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729785284603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729785284603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tb_parte_d.vhd 2 1 " "Using design file tb_parte_d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PARTE_D-behavior " "Found design unit 1: tb_PARTE_D-behavior" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729785284666 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PARTE_D " "Found entity 1: tb_PARTE_D" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729785284666 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1729785284666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_PARTE_D " "Elaborating entity \"tb_PARTE_D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729785284666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED1_tb tb_parte_d.vhd(23) " "Verilog HDL or VHDL warning at tb_parte_d.vhd(23): object \"LED1_tb\" assigned a value but never read" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729785284702 "|tb_PARTE_D"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED2_tb tb_parte_d.vhd(24) " "Verilog HDL or VHDL warning at tb_parte_d.vhd(24): object \"LED2_tb\" assigned a value but never read" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729785284702 "|tb_PARTE_D"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED3_tb tb_parte_d.vhd(25) " "Verilog HDL or VHDL warning at tb_parte_d.vhd(25): object \"LED3_tb\" assigned a value but never read" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729785284702 "|tb_PARTE_D"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED4_tb tb_parte_d.vhd(26) " "Verilog HDL or VHDL warning at tb_parte_d.vhd(26): object \"LED4_tb\" assigned a value but never read" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1729785284702 "|tb_PARTE_D"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tb_parte_d.vhd(45) " "Verilog HDL or VHDL warning at tb_parte_d.vhd(45): conditional expression evaluates to a constant" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 45 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1729785284702 "|tb_PARTE_D"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_parte_d.vhd(47) " "VHDL Wait Statement error at tb_parte_d.vhd(47): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_parte_d.vhd" "" { Text "C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_D/tb_parte_d.vhd" 47 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1729785284702 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1729785284702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729785284885 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 12:54:44 2024 " "Processing ended: Thu Oct 24 12:54:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729785284885 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729785284885 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729785284885 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729785284885 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729785285537 ""}
