<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>LSE Options</title><link rel="Prev" href="options_precision.htm" title="Previous" /><link rel="Next" href="options_translate_design.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/pnp.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pXuiFw_002fbPF8D3SmHGPh86VA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Strategies/options_lse.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm#1186578">Strategy Reference Guide</a> &gt; LSE Options</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1186578" class="Heading1"><span></span>LSE Options</h2><p id="ww1186591" class="BodyAfterHead"><span></span>This page lists all the strategy options associated with the Lattice Synthesis Engine (LSE) synthesis process.</p><div id="ww1187104" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1336572" title="LSE Options">Allow Duplicate Modules (for LSE)</a></span></div><div id="ww1337051" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1336619" title="LSE Options">Carry Chain Length</a></span></div><div id="ww1229886" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1229899" title="LSE Options">Command Line Options</a></span></div><div id="ww1338473" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1338365" title="LSE Options">Decode Unreachable States</a></span></div><div id="ww1279494" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1335900" title="LSE Options">Disable Distributed RAM</a></span></div><div id="ww1336329" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1335905" title="LSE Options">DSP Style</a></span></div><div id="ww1336340" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1336099" title="LSE Options">DSP Utilization</a></span></div><div id="ww1192393" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1336199" title="LSE Options">EBR Utilization</a></span></div><div id="ww1277926" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1277222" title="LSE Options">Fix Gated Clocks</a></span></div><div id="ww1187337" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187581" title="LSE Options">Force GSR</a></span></div><div id="ww1187024" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187727" title="LSE Options">FSM Encoding Style</a></span></div><div id="ww1222713" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1280570" title="LSE Options">Hardware Evaluation</a></span></div><div id="ww1187129" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187742" title="LSE Options">Intermediate File Dump</a></span></div><div id="ww1279195" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1278904" title="LSE Options">Loop Limit</a></span></div><div id="ww1222795" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1222768" title="LSE Options">Macro Search Path</a></span></div><div id="ww1187084" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1197862" title="LSE Options">Max Fanout Limit</a></span></div><div id="ww1222906" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1222899" title="LSE Options">Memory Initial Value File Search Path</a></span></div><div id="ww1187085" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187774" title="LSE Options">MUX Style</a></span></div><div id="ww1187361" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187657" title="LSE Options">Number of Critical Paths</a></span></div><div id="ww1186995" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187841" title="LSE Options">Optimization Goal</a></span></div><div id="ww1187241" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187871" title="LSE Options">Propagate Constants</a></span></div><div id="ww1186837" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187882" title="LSE Options">RAM Style</a></span></div><div id="ww1187187" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187891" title="LSE Options">Remove Duplicate Registers</a></span></div><div id="ww1222994" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1222979" title="LSE Options">Remove LOC Properties</a></span></div><div id="ww1251713" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1251691" title="LSE Options">Resolved Mixed Drivers (for LSE)</a></span></div><div id="ww1187375" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187410" title="LSE Options">Resource Sharing</a></span></div><div id="ww1186838" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187926" title="LSE Options">ROM Style</a></span></div><div id="ww1186862" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187935" title="LSE Options">Target Frequency</a></span></div><div id="ww1186868" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187944" title="LSE Options">Use Carry Chain</a></span></div><div id="ww1186874" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187957" title="LSE Options">Use IO Insertion</a></span></div><div id="ww1212424" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187966" title="LSE Options">Use IO Registers</a></span></div><div id="ww1276695" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1276061" title="LSE Options">Use LPF Created from SDC in Project (for LSE)</a></span></div><div id="ww1275359" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1275279" title="LSE Options">VHDL 2008 (for LSE)</a></span></div><h5 id="ww1336572" class="HeadingRunIn"><span></span>Allow Duplicate Modules (for LSE)</h5><p id="ww1336685" class="BodyAfterHead"><span></span>When set to True, allows the design to keep duplicate modules. LSE issues a warning and uses the last definition of the module. Any previous definitions are ignored. The default is False, which causes an error if there are duplicate modules.</p><p id="ww1336711" class="Body"><span></span>This option is equivalent to the “-<span style="font-size: 11.0pt">allow_duplicate_modules</span>” option in the SYNTHESIS command.</p><h5 id="ww1336619" class="HeadingRunIn"><span></span>Carry Chain Length</h5><p id="ww1278516" class="BodyAfterHead"><span></span>Specifies the maximum number of carry chain cells (CCUs) that get mapped to a single carry chain. Default is 0, which is interpreted as infinite length.</p><p id="ww1278517" class="Body"><span></span>This option is equivalent to the “-carry_chain_length” option in the SYNTHESIS command.</p><h5 id="ww1229899" class="HeadingRunIn"><span></span>Command Line Options (for LSE)</h5><p id="ww1229901" class="BodyAfterHead"><span></span>Enables additional command line options for the LSE Synthesis process.</p><h5 id="ww1229902" class="StepIntro"><span></span>To enter a command line option:</h5><div id="ww1229903" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>In the Strategy dialog box, select <span class="GUI">LSE</span> in the Process list.</div><div id="ww1229904" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Double-click the Value column for the Command Line Options option.</div><div id="ww1229905" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Type in the option and its value (if any) in the text box.</div><div id="ww1243261" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Click <span class="GUI">Apply</span>.</div><p id="ww1335895" class="Body"><span></span>For detailed descriptions of LSE command line options, see <span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_synthesis_from_the_command_line.htm#ww1167327" title="Running SYNTHESIS from the Command Line">Running SYNTHESIS from the Command Line</a></span>.</p><h5 id="ww1338365" class="HeadingRunIn"><span></span>Decode Unreachable States</h5><p id="ww1338380" class="BodyAfterHead"><span></span>When set to True, synthesis infers safe recovery logic from unreachable states in all the state machines of the design.</p><p id="ww1338500" class="Body"><span></span>This option is equivalent to the “-decode_unreachable_states” option in the SYNTHESIS command.</p><h5 id="ww1335900" class="HeadingRunIn"><span></span>Disable Distributed RAM</h5><p id="ww1279302" class="BodyAfterHead"><span></span>When set to True, inferred memory will not use the distributed RAM of the PFUs.</p><h5 id="ww1335905" class="HeadingRunIn"><span></span>DSP Style</h5><p id="ww1336245" class="Body"><span></span>Specifies how DSP modules should be implemented: with DSP resources or with Logic (LUTs).</p><p id="ww1336246" class="Body"><span></span>This option is equivalent to the “-use_dsp” option in the SYNTHESIS command.</p><h5 id="ww1336099" class="HeadingRunIn"><span></span>DSP Utilization</h5><p id="ww1336101" class="Body"><span></span>Specifies the percentage of DSP sites that LSE should try to use.</p><p id="ww1336194" class="Body"><span></span>This option is equivalent to the “-dsp_utilization” option in the SYNTHESIS command.</p><h5 id="ww1336199" class="HeadingRunIn"><span></span>EBR Utilization</h5><p id="ww1199150" class="BodyAfterHead"><span></span>Specifies EBR utilization target setting in percent of total vacant sites. LSE will honor the setting and do the resource computation accordingly. Default is 100 (in percentage).</p><p id="ww1277221" class="Body"><span></span>This option is equivalent to the “-bram_utilization” option in the SYNTHESIS command.</p><h5 id="ww1277222" class="HeadingRunIn"><span></span>Fix Gated Clocks</h5><p id="ww1277198" class="BodyAfterHead"><span></span>When set to True, LSE changes standard gated clocks to forms more effective for FPGAs. Clocks are gated with AND or OR gates to conserve power, but in FPGAs such clocks cause skew and prevent global clock resources from being used. The Fix Gated Clocks option is ignored if the <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187841" title="LSE Options">Optimization Goal</a></span> option is set to Area.</p><p id="ww1277705" class="Body"><span></span>The gated clocks must be specified in the .ldc file with create_clock constraints. For help writing the constraints, see <a href="../../User%20Guides/Constraints/defining_clock_in_ldc.htm#ww1541453" title="Defining Clocks Using LDC Editor">Defining Clocks Using LDC Editor</a> or <a href="../../Reference%20Guides/Constraints%20Ref/create_clock.htm#ww1021886" title="create_clock">create_clock</a>. All inputs of the gating logic must be driven by primary inputs and the gating logic must be decomposable. Instantiated primitives and black boxes are not affected.</p><p id="ww1277644" class="Body"><span></span>Converted clocks and the associated registers are reported in the synthesis.log file.</p><h5 id="ww1187581" class="HeadingRunIn"><span></span>Force GSR (for LSE)</h5><p id="ww1187583" class="BodyAfterHead"><span></span>Enables (True) or disables (False) forced use of the global set/reset routing resources. When the value is Auto, the synthesis tool decides whether to use the global set/reset resources.</p><p id="ww1202351" class="Body"><span></span>This option is equivalent to the “-force_gsr” option in the SYNTHESIS command.</p><h5 id="ww1187727" class="HeadingRunIn"><span></span>FSM Encoding Style</h5><p id="ww1199110" class="BodyAfterHead"><span></span>Specifies the encoding style to use with the design.</p><p id="ww1368202" class="Body"><span></span>This option is equivalent to the “-fsm_encoding_style” option in the SYNTHESIS command. Valid options are auto, one-hot, gray, and binary. The default value is auto, meaning that the tool looks for the best iimplementation.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1368198" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1368200" class="CellBody"><span></span>The encoding type “gray” only works with less than or equal to four machine states. When the number of machine states is large than four, LSE will use other encoding styles and issue the following warning message:</div><div id="ww1368201" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: italic; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">WARNING - Gray encoding is not supported for state machines with more than four states.</span></div></td></tr></table></div><h5 id="ww1280570" class="HeadingRunIn"><span></span>Hardware Evaluation (for LSE)</h5><p id="ww1338719" class="BodyAfterHead"><span></span>Enables or disables the ability to temporarily test IP in a device without an IP license. If enabled, a timer is added to the design that allows unlicensed IP to function for about 4 hours in a device. If disabled, you cannot generate a bitstream if there are any unlicensed IP in the design.</p><p id="ww1339237" class="Body"><span></span>You might want to disable this option to refine your design while waiting for the license. You will not be able to generate a bitstream, but you will be able to see how resources are used (without the timer) and close timing. When you get the license, you can then generate the bitstream.</p><p id="ww1339068" class="Body"><span></span>Regardless of how this option is set, if there are any unlicensed IP in the design, some features of Diamond, such as gate level simulation and EPIC, are blocked.</p><p id="ww1222664" class="Body"><span></span>This option is equivalent to the “-dt” option in the SYNTHESIS command.</p><h5 id="ww1187742" class="HeadingRunIn"><span></span>Intermediate File Dump</h5><p id="ww1202406" class="BodyAfterHead"><span></span>If you set this to True, LSE will produce intermediate encrypted Verilog files. If you supply Lattice with these files, they can be decrypted and analyzed for problems. This option is good for analyzing simulation issues.</p><p id="ww1188623" class="Body"><span></span>This option is equivalent to the “-ifd” option in the SYNTHESIS command.</p><h5 id="ww1278904" class="HeadingRunIn"><span></span>Loop Limit</h5><p id="ww1280305" class="BodyAfterHead"><span></span>Specifies the maximum number of iterations of "for" and "while" loops in the source code. The limit is applied when the loop index is a variable, not when it is a constant. The higher the loop_limit, the longer the run time. The default value is 1950. Setting a higher value may cause stack overflow during some of the optimizations during synthesis. A lower value will be ignored and the default used instead.</p><p id="ww1279163" class="Body"><span></span>This option is equivalent to the “-loop_limit” option in the SYNTHESIS command.</p><h5 id="ww1222768" class="HeadingRunIn"><span></span>Macro Search Path (for LSE)</h5><p id="ww1247649" class="BodyAfterHead"><span></span>Allows you to specify a path (or paths) to locate physical macro files used in a given design. The software will add the specified paths to the list of directories to search when resolving file references. The option can also be used for indicating the directories containing include files that are specified in the RTL design files.</p><p id="ww1247638" class="Body"><span></span>You don’t need to specify a search path if the necessary .ngo or .nmc file is in the directory containing the top-level .ngo file or if the FILE attribute in the design gives a complete path name for the file (instead of a relative path name).</p><p id="ww1222772" class="Body"><span></span>The software follows the following order to search for .ngo files:</p><div id="ww1222773" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Current implementation directory</div><div id="ww1222774" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Project directory</div><div id="ww1222775" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Directories where the LPC or IPX source files reside</div><div id="ww1222776" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>User-specified macro search paths</div><p id="ww1222777" class="Body"><span></span>To specify a macro search path, double-click the Value box, and directly enter the path or click the <span class="GUI">...</span> button to browse for one or more paths.</p><p id="ww1222778" class="Body"><span></span>This option is equivalent to the “-p” option in the SYNTHESIS command.</p><h5 id="ww1197862" class="HeadingRunIn"><span></span>Max Fanout Limit</h5><p id="ww1197864" class="BodyAfterHead"><span></span>Specifies the maximum fanout setting. LSE will make sure that any net in the design is not exceeding this limit. Default is 1000 fanouts.</p><p id="ww1188634" class="Body"><span></span>This option is equivalent to the “-max_fanout” option in the SYNTHESIS command.</p><h5 id="ww1222899" class="HeadingRunIn"><span></span>Memory Initial Value File Search Path (for LSE)</h5><p id="ww1222901" class="BodyAfterHead"><span></span>Allows you to specify a path (or paths) to locate memory initialization file (.mem) used in a given design. The software will add the specified path(s) to the list of directories to search when resolving file references.</p><p id="ww1222852" class="Body"><span></span>To specify a search path, double-click the Value box, and directly enter the path or click the <span class="GUI">...</span> button to browse for one or more paths.</p><p id="ww1222853" class="Body"><span></span>This option is equivalent to the “-p” option in the SYNTHESIS command.</p><h5 id="ww1187774" class="HeadingRunIn"><span></span>MUX Style</h5><p id="ww1197877" class="BodyAfterHead"><span></span>Specifies the MUX style setting, which controls the way the macrogenerator implements the multiplexer macros.</p><p id="ww1197893" class="Body"><span></span>Valid options are:</p><div id="ww1280433" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Auto (default) - LSE looks for the best implementation for each considered macro.</div><div id="ww1280508" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #000000; font-size: 11.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">L6Mux Multiple - Generates multiplexers allowing for multiple L6Mux resources.</span></div><div id="ww1280522" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>L6Mux Single - Generates multiplexers allowing for the use of a single L6Mux resource.</div><div id="ww1280464" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>PFU Mux - Generates multiplexers using only PFUMux and LUT4 resources.</div><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1280533" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1280535" class="CellBody"><span></span>L6Mux resources will only be inferred when driven by four LUT4 and two PFUMux devices.</div></td></tr></table></div><p id="ww1280487" class="Body"><span></span>This option is equivalent to the “-mux_style” option in the SYNTHESIS command.</p><h5 id="ww1187657" class="HeadingRunIn"><span></span>Number of Critical Paths (for LSE)</h5><p id="ww1187659" class="BodyAfterHead"><span></span>Specifies the number of critical timing paths to be reported in the timing report.</p><p id="ww1187661" class="Body"><span></span>This option is equivalent to the “-twr_paths” option in the SYNTHESIS command.</p><h5 id="ww1187841" class="HeadingRunIn"><span></span>Optimization Goal</h5><p id="ww1235777" class="BodyAfterHead"><span></span>Enables LSE to optimize the design for area, speed, or balanced.</p><p id="ww1235781" class="Body"><span></span>Valid options are:</p><div id="ww1197977" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Area</span> – Optimizes the design for area by reducing the total amount of logic used for design implementation.</div><div id="ww1235786" class="Indented">When Optimization Goal is set to Area, LSE honors the LDC constraints if there are any. If <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187966" title="LSE Options">Use IO Registers</a></span> is set to Auto, LSE packs input and output registers into I/O pad cells.</div><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1277986" class="NoteTitleIndented">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1277988" class="CellBody"><span></span>With the Area setting, LSE also ignores all SDC constraints. These constraints are not used by LSE and are not added to an .lpf file for use by the later stages of implementation.</div></td></tr></table></div><div id="ww1364069" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Timing</span> – Optimizes the design for speed by reducing the levels of logic.</div><div id="ww1364070" class="Indented">When Optimization Goal is set to Timing and a create_clock constraint is available in an .ldc file, LSE ignores the <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187935" title="LSE Options">Target Frequency</a></span> setting and uses the value from the create_clock constraint instead. </div><div id="ww1364410" class="Indented">If there are multiple clocks, and if not all the clocks use create_clock constraint, then LSE will asssign 200 MHz constraint on the remaining clocks in Timing Mode.</div><div id="ww1364414" class="Indented">If <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187966" title="LSE Options">Use IO Registers</a></span> is set to Auto, LSE does not pack input and output registers into I/O pad cells.</div><div id="ww1338047" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Balanced</span> – Optimizes the design for both area and timing.</div><div id="ww1364097" class="Indented">When Optimization Goal is set to Balanced, all timing driven optimizations based on static timing analysis will run depending on LDC constraints. If <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187966" title="LSE Options">Use IO Registers</a></span> is set to Auto, LSE does not pack input and output registers into I/O pad cells.</div><p id="ww1338024" class="Body"><span></span>The default setting depends on the device type. Smaller devices, such as MachXO and Platform Manager, default to Balanced. Larger devices—ECP5U, LatticeECP2, LatticeECP3, and LatticeXP2—default to Timing.</p><p id="ww1202455" class="Body"><span></span>For more information, see <a href="../../User%20Guides/Implementing%20the%20Design/optimizing_LSE_area_speed.htm#ww1075177" title="Optimizing LSE for Area and Speed">Optimizing LSE for Area and Speed</a>.</p><p id="ww1280081" class="Body"><span></span>This option is equivalent to the “-optimization_goal” option in the SYNTHESIS command.</p><h5 id="ww1187871" class="HeadingRunIn"><span></span>Propagate Constants</h5><p id="ww1187873" class="BodyAfterHead"><span></span>When set to True (default), enables constant propagation to reduce area, where possible. LSE will then eliminate the logic used when constant inputs to logic cause their outputs to be constant. </p><p id="ww1198036" class="Body"><span></span>You can turn off the operation by setting this option to False.</p><p id="ww1188655" class="Body"><span></span>This option is equivalent to the “-propagate_constants” option in the SYNTHESIS command.</p><h5 id="ww1187882" class="HeadingRunIn"><span></span>RAM Style</h5><p id="ww1202532" class="BodyAfterHead"><span></span>Sets the type of random access memory globally to distributed, embedded block RAM, or registers.</p><p id="ww1202828" class="Body"><span></span>The default is Auto which attempts to determine the best implementation, that is, the synthesis tool will map to technology RAM resources (EBR/Distributed) based on the resource availability.</p><p id="ww1202533" class="Body"><span></span>This option will apply a syn_ramstyle attribute globally in the source to a module or to a RAM instance. To turn off RAM inference, set its value to Registers.</p><div id="ww1202536" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Registers – Causes an inferred RAM to be mapped to registers (flip-flops and logic) rather than the technology-specific RAM resources.</div><div id="ww1202539" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Distributed – Causes the RAM to be implemented using the distributed RAM or PFU resources.</div><div id="ww1202542" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Block_RAM – Causes the RAM to be implemented using the dedicated RAM resources. If your RAM resources are limited, for whatever reason, you can map additional RAMs to registers instead of the dedicated or distributed RAM resources using this attribute.</div><p id="ww1188666" class="Body"><span></span>This option is equivalent to the “-ramstyle” option in the SYNTHESIS command.</p><h5 id="ww1187891" class="HeadingRunIn"><span></span>Remove Duplicate Registers</h5><p id="ww1187893" class="BodyAfterHead"><span></span>Specifies the removal of duplicate registers.</p><p id="ww1202836" class="Body"><span></span>When set to True (default), LSE removes a register if it is identical to another register. If two registers generate the same logic, the second one will be deleted and the first one will be made to fan out to the second one's destinations. LSE will not remove duplicate registers if this option is set to False.</p><p id="ww1188673" class="Body"><span></span>This option is equivalent to the “-remove_duplicate_regs” option in the SYNTHESIS command.</p><h5 id="ww1222979" class="HeadingRunIn"><span></span>Remove LOC Properties (for LSE)</h5><p id="ww1222981" class="BodyAfterHead"><span></span>Setting this to On removes LOC properties in the synthesized design before building the Native Generic Database (.ngd) file.</p><h5 id="ww1251691" class="HeadingRunIn"><span></span>Resolved Mixed Drivers (for LSE)</h5><p id="ww1251693" class="BodyAfterHead"><span></span>If a net is driven by a VCC or GND and active drivers, setting this option to True connects the net to the VCC or GND driver.</p><h5 id="ww1187410" class="HeadingRunIn"><span></span>Resource Sharing (for LSE)</h5><p id="ww1187385" class="BodyAfterHead"><span></span>When this is set to True (default), the synthesis tool uses resource sharing techniques to optimize area. </p><p id="ww1187386" class="Body"><span></span>With resource sharing, synthesis uses the same arithmetic operators for mutually exclusive statements; for example, with the branches of a case statement. Conversely, you can improve timing by disabling resource sharing, but at the expense of increased area.</p><p id="ww1187387" class="Body"><span></span>This option is equivalent to the “-resource_sharing” option in the SYNTHESIS command.</p><h5 id="ww1187926" class="HeadingRunIn"><span></span>ROM Style</h5><p id="ww1202793" class="BodyAfterHead"><span></span>Allows you to globally implement ROM architectures using dedicated, distributed ROM, or a combination of the two (Auto).</p><p id="ww1202837" class="Body"><span></span>This applies the syn_romstyle attribute globally to the design by adding the attribute to the module or entity. You can also specify this attribute on a single module or ROM instance.</p><p id="ww1202727" class="Body"><span></span>Specifying a syn_romstyle attribute globally or on a module or ROM instance with a value of:</p><div id="ww1202730" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Auto (default) – Allows the synthesis tool to choose the best implementation to meet the design requirements for speed, size, and so on.</div><div id="ww1202733" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Logic – Causes the ROM to be implemented using the distributed ROM or PFU resources. Specifically, the logic value will implement ROM to logic (LUT4) or ROM technology primitives (such as ROM16X1, ROM32X1, ROM64X1, and so on).</div><div id="ww1202736" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>EBR – Causes the ROM to be mapped to dedicated EBR block resources. ROM address or data should be registered to map it to an EBR block. If your ROM resources are limited, for whatever reason, you can map additional ROM to registers instead of the dedicated or distributed RAM resources using this attribute.</div><p id="ww1202724" class="Body"><span></span>Infer ROM architectures using a CASE statement in your code. For the synthesis tool to implement a ROM, at least half of the available addresses in the CASE statement must be assigned a value. For example, consider a ROM with six address bits (64 unique addresses). The CASE statement for this ROM must specify values for at least 32 of the available addresses.</p><p id="ww1188680" class="Body"><span></span>This option is equivalent to the “-romstyle” option in the SYNTHESIS command.</p><h5 id="ww1187935" class="HeadingRunIn"><span></span>Target Frequency</h5><p id="ww1364454" class="BodyAfterHead"><span></span>Specifies the target frequency setting. This frequency applies to all the clocks in the design. If there are some clocks defined in an .ldc file, the remaining clocks will get this frequency setting. When a create_clock constraint is available in an .ldc file, LSE ignores the Target Frequency setting for that clock and uses the value from the create_clock constraint instead.</p><p id="ww1368184" class="Body"><span></span>This option is equivalent to the “-frequency” option in the SYNTHESIS command.</p><h5 id="ww1187944" class="HeadingRunIn"><span></span>Use Carry Chain</h5><p id="ww1187946" class="BodyAfterHead"><span></span>Turns on (True) or off (False) carry chain implementation for adders. Default is True.</p><p id="ww1188694" class="Body"><span></span>This option is equivalent to the “-use_carry_chain” option in the SYNTHESIS command.</p><h5 id="ww1187957" class="HeadingRunIn"><span></span>Use IO Insertion</h5><p id="ww1279544" class="BodyAfterHead"><span></span>When set to True, LSE uses I/O insertion and GSR.</p><p id="ww1198121" class="Body"><span></span>This option is equivalent to the “-use_io_insertion” option in the SYNTHESIS command.</p><h5 id="ww1187966" class="HeadingRunIn"><span></span>Use IO Registers</h5><p id="ww1337611" class="BodyAfterHead"><span></span>When True, this option forces the synthesis tool to pack all input and output registers into I/O pad cells based on the timing requirements for the target device family. Auto, the default setting, enables this register packing if <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_lse.htm#ww1187841" title="LSE Options">Optimization Goal</a></span> is set to Area. If Optimization Goal is Timing or Balanced, Auto disables register packing.</p><p id="ww1188706" class="Body"><span></span>This option is equivalent to the “-use_io_reg” option in the SYNTHESIS command.</p><p id="ww1336460" class="Body"><span></span>You can also control packing on individual registers and ports. See <a href="../../Reference%20Guides/Constraints%20Ref/syn_useioff_hdl_attribute.htm#ww1014855" title="syn_useioff">syn_useioff</a>.</p><h5 id="ww1276061" class="HeadingRunIn"><span></span>Use LPF Created from SDC in Project (for LSE)</h5><p id="ww1280406" class="BodyAfterHead"><span></span>LSE creates a preference (.lpf) file based on the Synopsys Design Constraint (.sdc) file. (When you use LSE, SDC constraints must be in a Lattice Design Constraints (.ldc) file.) When this option is set to True, the synthesis constraints are also applied to the Map Design stage of implementation.</p><h5 id="ww1275279" class="HeadingRunIn"><span></span>VHDL 2008 (for LSE)</h5><p id="ww1275333" class="BodyAfterHead"><span></span>When this is set to True, VHDL 2008 is selected as the VHDL standard for the project.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>