#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 26 12:36:24 2016
# Process ID: 24044
# Log file: /home/nic30/Documents/workspace/hw_synthesis/hw_synthesis_helpers/cli_toolkit/vivado/samples/vivado.log
# Journal file: /home/nic30/Documents/workspace/hw_synthesis/hw_synthesis_helpers/cli_toolkit/vivado/samples/vivado.jou
#-----------------------------------------------------------
create_project SimpleUnit2 __pycache__/SimpleUnit2
set_property target_language VHDL [current_project]
set_property part xc7k160tffg676-2 [current_project]
add_files -norecurse __pycache__/SimpleUnit2/src/SimpleUnit2_rtl_arch.vhd __pycache__/SimpleUnit2/src/SimpleUnit2_ent.vhd
update_compile_order -fileset sources_1
set_property top SimpleUnit2 [current_fileset]
add_files -norecurse -fileset constrs_1 __pycache__/SimpleUnit2/SimpleUnit2.srcs/sources_1/constrains0.xdc
synth_design -top SimpleUnit2 -part xc7k160tffg676-2 -quiet
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run  impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run  impl_1
