

================================================================
== Vitis HLS Report for 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1'
================================================================
* Date:           Wed May  8 02:26:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.330 us|  0.330 us|   99|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_a1  |       97|       97|        19|          1|          1|    80|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cmp33_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_1"   --->   Operation 26 'read' 'cmp33_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%d_cols_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_cols"   --->   Operation 27 'read' 'd_cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln300_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300_1"   --->   Operation 28 'read' 'add_ln300_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln300_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300"   --->   Operation 29 'read' 'add_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 30 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln293 = store i31 0, i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 31 'store' 'store_ln293' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_296_3"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_4 = load i31 %j"   --->   Operation 33 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i31 %j_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 34 'zext' 'zext_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln293 = icmp_slt  i32 %zext_ln293, i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 35 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%add_ln293 = add i31 %j_4, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 36 'add' 'add_ln293' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln293, void %VITIS_LOOP_323_7.loopexit.exitStub, void %VITIS_LOOP_296_3.split_ifconv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 37 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i31 %j_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 38 'trunc' 'trunc_ln300' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%add_ln300_2 = add i11 %add_ln300_read, i11 %trunc_ln300" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 39 'add' 'add_ln300_2' <Predicate = (icmp_ln293)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i11 %add_ln300_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 40 'zext' 'zext_ln300' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i64 %input_r, i64 0, i64 %zext_ln300" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 41 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%add_ln300_3 = add i11 %add_ln300_1_read, i11 %trunc_ln300" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 42 'add' 'add_ln300_3' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i11 %add_ln300_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 43 'zext' 'zext_ln300_1' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i64 %input_r, i64 0, i64 %zext_ln300_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 44 'getelementptr' 'input_r_addr_3' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 45 'load' 'input_r_load' <Predicate = (icmp_ln293)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 46 [2/2] (1.64ns)   --->   "%input_r_load_3 = load i11 %input_r_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 46 'load' 'input_r_load_3' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %j_4, i32 4, i32 30"   --->   Operation 47 'partselect' 'tmp' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.85ns)   --->   "%icmp = icmp_eq  i27 %tmp, i27 0"   --->   Operation 48 'icmp' 'icmp' <Predicate = (icmp_ln293)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty = trunc i31 %j_4"   --->   Operation 49 'trunc' 'empty' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln293 = store i31 %add_ln293, i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 50 'store' 'store_ln293' <Predicate = (icmp_ln293)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 51 [1/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 51 'load' 'input_r_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_2 : Operation 52 [1/2] (1.64ns)   --->   "%input_r_load_3 = load i11 %input_r_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 52 'load' 'input_r_load_3' <Predicate = (cmp33_1_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln300 = bitcast i64 %input_r_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 53 'bitcast' 'bitcast_ln300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [8/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 54 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln300_1 = bitcast i64 %input_r_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 55 'bitcast' 'bitcast_ln300_1' <Predicate = (cmp33_1_read)> <Delay = 0.00>
ST_3 : Operation 56 [8/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 56 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 57 [7/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 57 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [7/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 58 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 59 [6/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 59 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [6/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 60 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 61 [5/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 61 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [5/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 62 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 63 [4/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 63 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [4/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 64 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 65 [3/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 65 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [3/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 66 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 67 [2/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 67 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [2/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 68 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%idxprom881 = zext i4 %empty"   --->   Operation 69 'zext' 'idxprom881' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%values_addr = getelementptr i64 %values, i64 0, i64 %idxprom881" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 70 'getelementptr' 'values_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%values_1_addr = getelementptr i64 %values_1, i64 0, i64 %idxprom881" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 71 'getelementptr' 'values_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (0.71ns)   --->   "%values_load = load i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 72 'load' 'values_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 73 [2/2] (0.71ns)   --->   "%values_1_load = load i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 73 'load' 'values_1_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 74 [1/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 74 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 75 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/2] (0.71ns)   --->   "%values_load = load i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 76 'load' 'values_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_10 : Operation 77 [1/2] (0.71ns)   --->   "%values_1_load = load i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 77 'load' 'values_1_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.31>
ST_11 : Operation 78 [1/1] (0.41ns)   --->   "%tmp_9 = select i1 %cmp33_1_read, i64 %values1_1, i64 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 78 'select' 'tmp_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 79 [8/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 79 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [8/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 80 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.90>
ST_12 : Operation 81 [7/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 81 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [7/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 82 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.90>
ST_13 : Operation 83 [6/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 83 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [6/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 84 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 85 [5/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 85 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [5/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 86 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.90>
ST_15 : Operation 87 [4/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 87 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [4/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 88 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 89 [3/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 89 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [3/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 90 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 91 [2/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 91 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [2/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 92 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.31>
ST_18 : Operation 93 [1/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 93 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 94 [1/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 94 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 95 [1/1] (0.41ns)   --->   "%storemerge2 = select i1 %icmp, i64 %values1, i64 %add" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 95 'select' 'storemerge2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 96 [1/1] (0.41ns)   --->   "%storemerge = select i1 %icmp, i64 %tmp_9, i64 %add98_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 96 'select' 'storemerge' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (!icmp_ln293)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.71>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln295 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:295]   --->   Operation 97 'specpipeline' 'specpipeline_ln295' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln294 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:294]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln294' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 99 'specloopname' 'specloopname_ln293' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.71ns)   --->   "%store_ln320 = store i64 %storemerge2, i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 100 'store' 'store_ln320' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_19 : Operation 101 [1/1] (0.71ns)   --->   "%store_ln318 = store i64 %storemerge, i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:318]   --->   Operation 101 'store' 'store_ln318' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln293 = br void %VITIS_LOOP_296_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 102 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.767ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln293', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293) of constant 0 on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293 [18]  (0.387 ns)
	'load' operation 31 bit ('j') on local variable 'j', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293 [21]  (0.000 ns)
	'add' operation 11 bit ('add_ln300_2', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [28]  (0.735 ns)
	'getelementptr' operation 11 bit ('input_r_addr', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [30]  (0.000 ns)
	'load' operation 64 bit ('input_r_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) on array 'input_r' [37]  (1.645 ns)

 <State 2>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('input_r_load', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) on array 'input_r' [37]  (1.645 ns)

 <State 3>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 4>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 5>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 6>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 7>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 8>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 9>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 10>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('values1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [39]  (2.323 ns)

 <State 11>: 2.316ns
The critical path consists of the following:
	'select' operation 64 bit ('tmp', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [43]  (0.411 ns)
	'dadd' operation 64 bit ('add98_1', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [53]  (1.905 ns)

 <State 12>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [51]  (1.905 ns)

 <State 13>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [51]  (1.905 ns)

 <State 14>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [51]  (1.905 ns)

 <State 15>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [51]  (1.905 ns)

 <State 16>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [51]  (1.905 ns)

 <State 17>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [51]  (1.905 ns)

 <State 18>: 2.316ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) [51]  (1.905 ns)
	'select' operation 64 bit ('storemerge2', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300) [54]  (0.411 ns)

 <State 19>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln320', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320) of variable 'storemerge2', C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300 on array 'values' [56]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
