vendor_name = ModelSim
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/uSequencer/uSequencer.vhd
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/seven_segment_display/seven_segment_display.vhd
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_uSequencer/test_uSequencer_file.mif
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_uSequencer/test_uSequencer.vhd
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_uSequencer/db/test_uSequencer.cmp.rdb
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_uSequencer/db/test_uSequencer.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_uSequencer/db/cntr_cai.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_uSequencer/db/mux_p7e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/galec/Documents/Intel Quartus II/lab7/test_uSequencer/db/altsyncram_7l11.tdf
design_name = test_uSequencer
instance = comp, \useqEnOut~output\, useqEnOut~output, test_uSequencer, 1
instance = comp, \ctrlSignals[7]~output\, ctrlSignals[7]~output, test_uSequencer, 1
instance = comp, \ctrlSignals[6]~output\, ctrlSignals[6]~output, test_uSequencer, 1
instance = comp, \ctrlSignals[5]~output\, ctrlSignals[5]~output, test_uSequencer, 1
instance = comp, \ctrlSignals[4]~output\, ctrlSignals[4]~output, test_uSequencer, 1
instance = comp, \ctrlSignals[3]~output\, ctrlSignals[3]~output, test_uSequencer, 1
instance = comp, \ctrlSignals[2]~output\, ctrlSignals[2]~output, test_uSequencer, 1
instance = comp, \ctrlSignals[1]~output\, ctrlSignals[1]~output, test_uSequencer, 1
instance = comp, \ctrlSignals[0]~output\, ctrlSignals[0]~output, test_uSequencer, 1
instance = comp, \M_disp[6]~output\, M_disp[6]~output, test_uSequencer, 1
instance = comp, \M_disp[5]~output\, M_disp[5]~output, test_uSequencer, 1
instance = comp, \M_disp[4]~output\, M_disp[4]~output, test_uSequencer, 1
instance = comp, \M_disp[3]~output\, M_disp[3]~output, test_uSequencer, 1
instance = comp, \M_disp[2]~output\, M_disp[2]~output, test_uSequencer, 1
instance = comp, \M_disp[1]~output\, M_disp[1]~output, test_uSequencer, 1
instance = comp, \M_disp[0]~output\, M_disp[0]~output, test_uSequencer, 1
instance = comp, \addr_hex1_disp1[6]~output\, addr_hex1_disp1[6]~output, test_uSequencer, 1
instance = comp, \addr_hex1_disp1[5]~output\, addr_hex1_disp1[5]~output, test_uSequencer, 1
instance = comp, \addr_hex1_disp1[4]~output\, addr_hex1_disp1[4]~output, test_uSequencer, 1
instance = comp, \addr_hex1_disp1[3]~output\, addr_hex1_disp1[3]~output, test_uSequencer, 1
instance = comp, \addr_hex1_disp1[2]~output\, addr_hex1_disp1[2]~output, test_uSequencer, 1
instance = comp, \addr_hex1_disp1[1]~output\, addr_hex1_disp1[1]~output, test_uSequencer, 1
instance = comp, \addr_hex1_disp1[0]~output\, addr_hex1_disp1[0]~output, test_uSequencer, 1
instance = comp, \addr_hex0_disp0[6]~output\, addr_hex0_disp0[6]~output, test_uSequencer, 1
instance = comp, \addr_hex0_disp0[5]~output\, addr_hex0_disp0[5]~output, test_uSequencer, 1
instance = comp, \addr_hex0_disp0[4]~output\, addr_hex0_disp0[4]~output, test_uSequencer, 1
instance = comp, \addr_hex0_disp0[3]~output\, addr_hex0_disp0[3]~output, test_uSequencer, 1
instance = comp, \addr_hex0_disp0[2]~output\, addr_hex0_disp0[2]~output, test_uSequencer, 1
instance = comp, \addr_hex0_disp0[1]~output\, addr_hex0_disp0[1]~output, test_uSequencer, 1
instance = comp, \addr_hex0_disp0[0]~output\, addr_hex0_disp0[0]~output, test_uSequencer, 1
instance = comp, \button~input\, button~input, test_uSequencer, 1
instance = comp, \delay|auto_generated|counter_comb_bita0\, delay|auto_generated|counter_comb_bita0, test_uSequencer, 1
instance = comp, \delay|auto_generated|counter_reg_bit[0]\, delay|auto_generated|counter_reg_bit[0], test_uSequencer, 1
instance = comp, \delay|auto_generated|counter_comb_bita1\, delay|auto_generated|counter_comb_bita1, test_uSequencer, 1
instance = comp, \delay|auto_generated|counter_reg_bit[1]\, delay|auto_generated|counter_reg_bit[1], test_uSequencer, 1
instance = comp, \delay|auto_generated|counter_comb_bita1~0\, delay|auto_generated|counter_comb_bita1~0, test_uSequencer, 1
instance = comp, \uSeq|uROM|srom|rom_block|auto_generated|ram_block1a0\, uSeq|uROM|srom|rom_block|auto_generated|ram_block1a0, test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[7]~5\, uSeq|uPC_mux|auto_generated|result_node[7]~5, test_uSequencer, 1
instance = comp, \clear~input\, clear~input, test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[7]\, uSeq|uPC|dffs[7], test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[6]~4\, uSeq|uPC_mux|auto_generated|result_node[6]~4, test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[6]\, uSeq|uPC|dffs[6], test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[5]\, uSeq|uPC_mux|auto_generated|result_node[5], test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[5]\, uSeq|uPC|dffs[5], test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[4]\, uSeq|uPC_mux|auto_generated|result_node[4], test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[4]\, uSeq|uPC|dffs[4], test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[3]~3\, uSeq|uPC_mux|auto_generated|result_node[3]~3, test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[3]\, uSeq|uPC|dffs[3], test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[2]~2\, uSeq|uPC_mux|auto_generated|result_node[2]~2, test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[2]\, uSeq|uPC|dffs[2], test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[1]~1\, uSeq|uPC_mux|auto_generated|result_node[1]~1, test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[1]\, uSeq|uPC|dffs[1], test_uSequencer, 1
instance = comp, \uSeq|uPC_mux|auto_generated|result_node[0]~0\, uSeq|uPC_mux|auto_generated|result_node[0]~0, test_uSequencer, 1
instance = comp, \uSeq|uPC|dffs[0]\, uSeq|uPC|dffs[0], test_uSequencer, 1
instance = comp, \ctrlSignals~0\, ctrlSignals~0, test_uSequencer, 1
instance = comp, \ctrlSignals~1\, ctrlSignals~1, test_uSequencer, 1
instance = comp, \ctrlSignals~2\, ctrlSignals~2, test_uSequencer, 1
instance = comp, \ctrlSignals~3\, ctrlSignals~3, test_uSequencer, 1
instance = comp, \ctrlSignals~4\, ctrlSignals~4, test_uSequencer, 1
instance = comp, \ctrlSignals~5\, ctrlSignals~5, test_uSequencer, 1
instance = comp, \ctrlSignals~6\, ctrlSignals~6, test_uSequencer, 1
instance = comp, \ctrlSignals~7\, ctrlSignals~7, test_uSequencer, 1
instance = comp, \display2|Mux6~0\, display2|Mux6~0, test_uSequencer, 1
instance = comp, \display2|Mux5~0\, display2|Mux5~0, test_uSequencer, 1
instance = comp, \display2|Mux4~0\, display2|Mux4~0, test_uSequencer, 1
instance = comp, \display2|Mux3~0\, display2|Mux3~0, test_uSequencer, 1
instance = comp, \display2|Mux2~0\, display2|Mux2~0, test_uSequencer, 1
instance = comp, \display2|Mux1~0\, display2|Mux1~0, test_uSequencer, 1
instance = comp, \display2|Mux0~0\, display2|Mux0~0, test_uSequencer, 1
instance = comp, \display3|Mux6~0\, display3|Mux6~0, test_uSequencer, 1
instance = comp, \display3|Mux5~0\, display3|Mux5~0, test_uSequencer, 1
instance = comp, \display3|Mux4~0\, display3|Mux4~0, test_uSequencer, 1
instance = comp, \display3|Mux3~0\, display3|Mux3~0, test_uSequencer, 1
instance = comp, \display3|Mux2~0\, display3|Mux2~0, test_uSequencer, 1
instance = comp, \display3|Mux1~0\, display3|Mux1~0, test_uSequencer, 1
instance = comp, \display3|Mux0~0\, display3|Mux0~0, test_uSequencer, 1
