* C:\users\manu\Desktop\Classes\S2020\circuits-lab\Final\ltspice\finalCmos.asc
XMend N001 vg N016 nmos3
XU1 N002 vdd
XU2 ~I gnd
XU3 I gnd
V§I N016 I 0
V§~I N027 ~I 0
V§Iin N002 N003 0
V§I1 N006 N007 0
V§~I1 N017 N018 0
XX1 vg N003 P001 N006 N017 P002 unitcmos
XX2 vg P003 P004 N007 N018 P005 unitcmos
XU4 P002 vdd
vg vg P006 5
Vdd P007 P008 5
XU7 P007 vdd
XU8 P006 gnd
XU9 P008 gnd
V§I1R P001 P003 0
V§I2 N007 N008 0
V§~I2 N018 N019 0
XX3 vg P009 P010 N008 N019 P011 unitcmos
XU5 P011 vdd
V§I2R P004 P009 0
V§I3 N008 N009 0
V§~I3 N019 N020 0
V§I3R P010 N004 0
V§I4 N009 N010 0
V1 N020 N021 0
XX4 vg P012 P013 N010 N021 P014 unitcmos
XU6 P015 vdd
V§I5 P016 P012 0
V§I6 N010 N011 0
V2 N021 N022 0
XX5 vg P017 P018 N011 N022 P019 unitcmos
XU11 P019 vdd
V§I7 P013 P017 0
V§I8 N011 N012 0
V3 N022 N023 0
V§I9 P018 P020 0
XX6 vg N004 P016 N009 N020 P015 unitcmos
V§I10 N012 N013 0
V4 N023 N024 0
XX7 vg P021 P022 N013 N024 P023 unitcmos
XU13 P023 vdd
V§I11 P024 P021 0
V§I12 N013 N014 0
V5 N024 N025 0
V§I13 P022 N005 0
V§I14 N014 N015 0
V6 N025 N026 0
XX8 vg P025 P026 N015 N026 P027 unitcmos
XU15 P028 vdd
V§I15 P029 P025 0
V§I16 N015 N016 0
V7 N026 N027 0
V§I17 P026 N001 0
XX10 vg N005 P029 N014 N025 P028 unitcmos
XX11 vg P020 P024 N012 N023 P030 unitcmos
XU10 P005 vdd
XU12 P014 vdd
XU14 P030 vdd
XU16 P027 gnd

* block symbol definitions
.subckt unitcmos Vgate RailIn RailOut Iout ~Iout Signal
XU1 RailIn Vgate RailOut nmos3
XU2 RailIn Vgate N001 nmos3
XU3 N001 Vus N003 nmos3
XU4 N001 Vls N004 nmos3
XU5 Vgate N002 Vus nmos3
XU6 Vgate Vinv Vls nmos3
XX1 Signal Vinv P001 P002 inverter
XX2 Vinv N002 P003 P004 inverter
V§I1 N003 Iout 0
V§~I1 N004 ~Iout 0
XU7 P003 vdd
XU9 P001 vdd
XU8 P002 gnd
XU10 P004 gnd
.include engr2420.sub
.ends unitcmos

.subckt inverter In Out Vp Vn
XU1 Out In Vp pmos3 M=3.5
XU2 Out In Vn nmos3
.include engr2420.sub
.ends inverter

.dc vg 0 5 .01
.include engr2420.sub
.backanno
.end
