Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Tue Apr 21 17:54:29 2020
| Host              : luke-desktop running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0               250073        0.030        0.000                      0               249179        0.000        0.000                       0                 88500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
default_sysclk_300_clk_p                                                                    {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                                        {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                              {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                              {0.000 3.332}          6.664           150.060         
pcie_refclk_clk_p                                                                           {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                        {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1                                                                      {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                                                                     {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                                                                   {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                                                                           {0.000 1.000}          2.000           500.000         
    mcap_clk                                                                                {0.000 4.000}          8.000           125.000         
    pipe_clk                                                                                {0.000 2.000}          4.000           250.000         
    xdma_0_axi_aclk                                                                         {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.582        0.000                      0                  968        0.037        0.000                      0                  968       15.832        0.000                       0                   491  
default_sysclk_300_clk_p                                                                          1.784        0.000                      0                   23        0.053        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0                                                                                    0.053        0.000                      0                89039        0.030        0.000                      0                89039        0.500        0.000                       0                 32965  
    pll_clk[0]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.021        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    25  
    pll_clk[2]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    40  
  mmcm_clkout5                                                                                    8.557        0.000                      0                  872        0.043        0.000                      0                  872        5.996        0.000                       0                   568  
  mmcm_clkout6                                                                                    1.059        0.000                      0                 5645        0.030        0.000                      0                 5161        0.639        0.000                       0                  1732  
pcie_refclk_clk_p                                                                                 8.246        0.000                      0                  175        0.050        0.000                      0                  175        3.200        0.000                       0                   230  
  txoutclk_out[3]                                                                                 0.181        0.000                      0                 1172        0.031        0.000                      0                 1172        0.000        0.000                       0                    37  
    mcap_clk                                                                                                                                                                                                                                  0.000        0.000                       0                     1  
    pipe_clk                                                                                      0.821        0.000                      0                 3618        0.030        0.000                      0                 3618        0.000        0.000                       0                  2086  
    xdma_0_axi_aclk                                                                               0.028        0.000                      0               145927        0.030        0.000                      0               145927        0.000        0.000                       0                 50241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.205        0.000                      0                    8                                                                        
mmcm_clkout5                                                                                mmcm_clkout0                                                                                      2.041        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                mmcm_clkout0                                                                                      1.184        0.000                      0                  129                                                                        
xdma_0_axi_aclk                                                                             mmcm_clkout0                                                                                      3.117        0.000                      0                   96                                                                        
mmcm_clkout0                                                                                pll_clk[0]_DIV                                                                                    0.389        0.000                      0                  352        0.381        0.000                      0                  352  
mmcm_clkout0                                                                                pll_clk[1]_DIV                                                                                    0.967        0.000                      0                  216        0.377        0.000                      0                  216  
mmcm_clkout0                                                                                pll_clk[2]_DIV                                                                                    0.397        0.000                      0                  352        0.425        0.000                      0                  352  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm_clkout5                                                                                     32.084        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                mmcm_clkout5                                                                                     11.367        0.000                      0                   10                                                                        
mmcm_clkout0                                                                                mmcm_clkout6                                                                                      1.965        0.000                      0                   36        0.042        0.000                      0                    1  
xdma_0_axi_aclk                                                                             pipe_clk                                                                                          0.710        0.000                      0                  974        0.115        0.000                      0                  974  
mmcm_clkout0                                                                                xdma_0_axi_aclk                                                                                   2.428        0.000                      0                   96                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.203        0.000                      0                  100        0.112        0.000                      0                  100  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     11.472        0.000                      0                   91        0.151        0.000                      0                   91  
**async_default**                                                                           pcie_refclk_clk_p                                                                           pcie_refclk_clk_p                                                                                 9.159        0.000                      0                   25        0.171        0.000                      0                   25  
**async_default**                                                                           xdma_0_axi_aclk                                                                             xdma_0_axi_aclk                                                                                   0.318        0.000                      0                  113        0.224        0.000                      0                  113  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    

Slack (MET) :             28.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.374ns (9.973%)  route 3.376ns (90.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 37.714 - 33.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.335ns, distribution 1.445ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.309ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.780     5.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     5.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.017     7.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     8.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.347     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X16Y40         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     8.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          1.012     9.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.525    37.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.897    38.611    
                         clock uncertainty           -0.035    38.576    
    SLICE_X7Y53          RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.404    38.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 28.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.666ns (routing 0.127ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.142ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.666     2.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X0Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.076     2.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[3]
    SLICE_X1Y28          LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     2.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0/O
                         net (fo=1, routed)           0.016     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_n_0
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.806     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.799     2.809    
    SLICE_X1Y28          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.086ns (49.711%)  route 0.087ns (50.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.666ns (routing 0.127ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.142ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.666     2.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X0Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.076     2.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[3]
    SLICE_X1Y28          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.038     2.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__0/i_/O
                         net (fo=1, routed)           0.011     2.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__0/i__n_0
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.806     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.799     2.809    
    SLICE_X1Y28          FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.840ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.142ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.758     2.824    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X18Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/Q
                         net (fo=2, routed)           0.070     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[10]
    SLICE_X18Y84         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     2.958 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.016     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[9]
    SLICE_X18Y84         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.915     3.717    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X18Y84         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.840     2.877    
    SLICE_X18Y84         FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.707     2.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X4Y53          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.138     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.854     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -0.799     2.857    
    SLICE_X7Y53          RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.706ns (routing 0.127ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.706     2.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X4Y53          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.143     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.854     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.799     2.857    
    SLICE_X7Y53          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.707ns (routing 0.127ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.142ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.707     2.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X4Y53          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.145     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.854     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X7Y53          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.799     2.857    
    SLICE_X7Y53          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.676ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.838ns
  Clock Net Delay (Source):      0.731ns (routing 0.127ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.142ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.731     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X8Y85          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.092     2.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.874     3.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -0.838     2.838    
    SLICE_X8Y84          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.064ns (37.427%)  route 0.107ns (62.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.802ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.142ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.763     2.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.091     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X20Y89         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     2.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.016     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1_n_0
    SLICE_X20Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.899     3.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                         clock pessimism             -0.802     2.899    
    SLICE_X20Y89         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Net Delay (Source):      0.764ns (routing 0.127ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.142ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.764     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[2]/Q
                         net (fo=5, routed)           0.036     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[2]
    SLICE_X21Y92         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     2.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_1/O
                         net (fo=1, routed)           0.016     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter__0[5]
    SLICE_X21Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.919     3.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                         clock pessimism             -0.849     2.872    
    SLICE_X21Y92         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Net Delay (Source):      0.756ns (routing 0.127ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.142ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.756     2.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y86         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/Q
                         net (fo=2, routed)           0.033     2.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
    SLICE_X17Y86         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2/O
                         net (fo=1, routed)           0.012     2.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[5]
    SLICE_X17Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.901     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X17Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism             -0.876     2.827    
    SLICE_X17Y86         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X0Y8  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X7Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.457ns (31.758%)  route 0.982ns (68.242%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 6.392 - 3.332 ) 
    Source Clock Delay      (SCD):    3.607ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.176ns (routing 0.885ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.814ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.176     3.607    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.724 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.184     3.908    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X0Y13          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     4.113 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.294     4.407    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.135     4.542 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.504     5.046    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.928     6.392    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X0Y14          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.412     6.805    
                         clock uncertainty           -0.035     6.770    
    SLICE_X0Y14          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.830    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.420ns (30.814%)  route 0.943ns (69.186%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.395 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.814ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.288     4.554    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X0Y13          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.669 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.305     4.974    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.931     6.395    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X0Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.412     6.808    
                         clock uncertainty           -0.035     6.773    
    SLICE_X0Y11          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.832    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.424ns (33.203%)  route 0.853ns (66.797%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6.404 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.814ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.094     4.360    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y13          LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     4.479 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.409     4.888    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.940     6.404    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.535     6.940    
                         clock uncertainty           -0.035     6.905    
    SLICE_X1Y13          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     6.821    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          6.821    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.424ns (33.203%)  route 0.853ns (66.797%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6.404 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.814ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.094     4.360    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y13          LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     4.479 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.409     4.888    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.940     6.404    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.535     6.940    
                         clock uncertainty           -0.035     6.905    
    SLICE_X1Y13          FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.082     6.823    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.424ns (33.203%)  route 0.853ns (66.797%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6.404 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.814ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.094     4.360    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y13          LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     4.479 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.409     4.888    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.940     6.404    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.535     6.940    
                         clock uncertainty           -0.035     6.905    
    SLICE_X1Y13          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     6.823    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.424ns (33.203%)  route 0.853ns (66.797%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6.404 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.814ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.094     4.360    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y13          LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     4.479 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.409     4.888    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.940     6.404    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.535     6.940    
                         clock uncertainty           -0.035     6.905    
    SLICE_X1Y13          FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.082     6.823    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.208ns (23.744%)  route 0.668ns (76.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 6.401 - 3.332 ) 
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.885ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.814ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.170     3.601    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X0Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.155     3.871    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X0Y11          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     3.964 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.513     4.477    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X1Y7           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.937     6.401    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y7           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.412     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X1Y7           FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.840    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          6.840    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.460ns (48.626%)  route 0.486ns (51.374%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 6.402 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.814ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.101     4.367    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y13          LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.155     4.522 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.035     4.557    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.938     6.402    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.493     6.896    
                         clock uncertainty           -0.035     6.861    
    SLICE_X1Y13          FDSE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.921    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          6.921    
                         arrival time                          -4.557    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.442ns (48.043%)  route 0.478ns (51.956%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 6.402 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.814ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.101     4.367    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y13          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     4.504 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.027     4.531    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.938     6.402    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.493     6.896    
                         clock uncertainty           -0.035     6.861    
    SLICE_X1Y13          FDSE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.921    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          6.921    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (default_sysclk_300_clk_p rise@3.332ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.438ns (48.079%)  route 0.473ns (51.921%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 6.402 - 3.332 ) 
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 0.885ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.814ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.716     1.348    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          2.180     3.611    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.725 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.350     4.075    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X1Y13          LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     4.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.097     4.363    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X1Y13          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.496 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.026     4.522    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.622     4.389    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.464 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.938     6.402    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.493     6.896    
                         clock uncertainty           -0.035     6.861    
    SLICE_X1Y13          FDSE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.921    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          6.921    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  2.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.063ns (55.752%)  route 0.050ns (44.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.943ns (routing 0.404ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.446ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.943     1.592    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.640 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.036     1.676    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X1Y13          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015     1.691 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.014     1.705    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.102     2.018    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.421     1.596    
    SLICE_X1Y13          FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.652    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.087ns (63.971%)  route 0.049ns (36.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.944ns (routing 0.404ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.446ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.944     1.593    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.641 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.036     1.677    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X1Y13          LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.039     1.716 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]_i_1/O
                         net (fo=1, routed)           0.013     1.729    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[0]
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.104     2.020    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism             -0.421     1.598    
    SLICE_X1Y13          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.654    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.096ns (59.627%)  route 0.065ns (40.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      0.944ns (routing 0.404ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.446ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.944     1.593    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.642 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.049     1.691    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X1Y13          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.047     1.738 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.016     1.754    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.102     2.018    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.395     1.623    
    SLICE_X1Y13          FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.679    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.089ns (63.121%)  route 0.052ns (36.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.944ns (routing 0.404ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.446ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.944     1.593    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.642 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, routed)           0.040     1.682    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X1Y13          LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.040     1.722 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.012     1.734    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.104     2.020    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.421     1.598    
    SLICE_X1Y13          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.654    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.106ns (63.473%)  route 0.061ns (36.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Net Delay (Source):      0.944ns (routing 0.404ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.446ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.944     1.593    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.642 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.049     1.691    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X1Y13          LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.057     1.748 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.012     1.760    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.102     2.018    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.395     1.623    
    SLICE_X1Y13          FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.679    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.104ns (63.804%)  route 0.059ns (36.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.944ns (routing 0.404ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.446ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.944     1.593    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.642 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.045     1.687    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X1Y13          LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.055     1.742 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.014     1.756    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.104     2.020    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism             -0.421     1.598    
    SLICE_X1Y13          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.654    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.048ns (23.529%)  route 0.156ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      0.941ns (routing 0.404ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.446ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.941     1.590    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y11          FDPE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.638 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.156     1.794    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.096     2.012    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.385     1.627    
    SLICE_X1Y12          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.683    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      0.941ns (routing 0.404ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.446ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.941     1.590    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.638 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.130     1.768    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.096     2.012    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.416     1.595    
    SLICE_X1Y12          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.651    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.048ns (23.529%)  route 0.156ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      0.941ns (routing 0.404ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.446ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.941     1.590    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.638 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.156     1.794    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.096     2.012    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.416     1.595    
    SLICE_X1Y12          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.651    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by default_sysclk_300_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             default_sysclk_300_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (default_sysclk_300_clk_p rise@0.000ns - default_sysclk_300_clk_p rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      0.941ns (routing 0.404ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.446ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.349     0.622    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          0.941     1.590    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.639 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.162     1.801    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock default_sysclk_300_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.408     0.885    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=17, routed)          1.096     2.012    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X1Y12          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.416     1.595    
    SLICE_X1Y12          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.651    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         3.332       1.953      BUFGCE_X0Y38     design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.332       2.261      MMCME3_ADV_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         3.332       2.782      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         3.332       2.782      SLICE_X0Y11      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X0Y14      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X0Y11      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X0Y11      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y12      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCME3_ADV_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.275         1.666       1.391      SLICE_X1Y11      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.275         1.666       1.391      SLICE_X1Y11      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y12      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y12      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y12      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y12      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         1.666       1.391      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         1.666       1.391      SLICE_X1Y13      design_1_i/ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.197ns (6.172%)  route 2.995ns (93.828%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 7.056 - 3.332 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.335ns, distribution 1.575ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.309ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.910     3.696    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X5Y53          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.813 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/Q
                         net (fo=128, routed)         2.955     6.768    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg_n_0_[2]
    SLICE_X19Y56         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.080     6.848 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[29]_i_1/O
                         net (fo=1, routed)           0.040     6.888    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[29]_i_1_n_0
    SLICE_X19Y56         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.729     7.056    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X19Y56         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[29]/C
                         clock pessimism             -0.121     6.936    
                         clock uncertainty           -0.054     6.882    
    SLICE_X19Y56         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.941    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[29]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.197ns (6.207%)  route 2.977ns (93.793%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 7.040 - 3.332 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.335ns, distribution 1.575ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.309ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.910     3.696    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X5Y53          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.813 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/Q
                         net (fo=128, routed)         2.937     6.750    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg_n_0_[2]
    SLICE_X12Y56         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.080     6.830 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[27]_i_1/O
                         net (fo=1, routed)           0.040     6.870    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[27]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.713     7.040    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X12Y56         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[27]/C
                         clock pessimism             -0.120     6.920    
                         clock uncertainty           -0.054     6.866    
    SLICE_X12Y56         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.925    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1_reg[27]
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.212ns (6.730%)  route 2.938ns (93.270%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 7.040 - 3.332 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.335ns, distribution 1.575ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.309ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.910     3.696    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X5Y53          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.813 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg[2]/Q
                         net (fo=128, routed)         2.898     6.711    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg_n_0_[2]
    SLICE_X17Y56         MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.095     6.806 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[55]_i_1/O
                         net (fo=1, routed)           0.040     6.846    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[55]_i_1_n_0
    SLICE_X17Y56         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.713     7.040    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X17Y56         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[55]/C
                         clock pessimism             -0.120     6.920    
                         clock uncertainty           -0.054     6.866    
    SLICE_X17Y56         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.926    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[55]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[374]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.213ns (6.925%)  route 2.863ns (93.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 7.071 - 3.332 ) 
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 0.335ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.309ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.929     3.715    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg[7]
    SLICE_X10Y66         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.829 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/Q
                         net (fo=537, routed)         2.818     6.647    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cas_uses_dm
    SLICE_X8Y127         LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     6.746 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[374]_i_1/O
                         net (fo=1, routed)           0.045     6.791    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_139
    SLICE_X8Y127         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[374]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.744     7.071    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg[7]
    SLICE_X8Y127         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[374]/C
                         clock pessimism             -0.184     6.888    
                         clock uncertainty           -0.054     6.834    
    SLICE_X8Y127         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.896    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[374]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.117ns (3.990%)  route 2.815ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 7.103 - 3.332 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.335ns, distribution 1.617ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.309ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.952     3.738    design_1_i/ddr4_0/inst/u_ddr_axi/wready_reg_rep__6
    SLICE_X18Y70         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.855 r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/Q
                         net (fo=189, routed)         2.815     6.670    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/areset_d1
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.776     7.103    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_reg_rep__6_0
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[35]/C
                         clock pessimism             -0.184     6.920    
                         clock uncertainty           -0.054     6.866    
    SLICE_X19Y120        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.782    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.117ns (3.990%)  route 2.815ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 7.103 - 3.332 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.335ns, distribution 1.617ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.309ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.952     3.738    design_1_i/ddr4_0/inst/u_ddr_axi/wready_reg_rep__6
    SLICE_X18Y70         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.855 r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/Q
                         net (fo=189, routed)         2.815     6.670    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/areset_d1
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.776     7.103    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_reg_rep__6_0
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[40]/C
                         clock pessimism             -0.184     6.920    
                         clock uncertainty           -0.054     6.866    
    SLICE_X19Y120        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.782    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.117ns (3.990%)  route 2.815ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 7.103 - 3.332 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.335ns, distribution 1.617ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.309ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.952     3.738    design_1_i/ddr4_0/inst/u_ddr_axi/wready_reg_rep__6
    SLICE_X18Y70         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.855 r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/Q
                         net (fo=189, routed)         2.815     6.670    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/areset_d1
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.776     7.103    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_reg_rep__6_0
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[39]/C
                         clock pessimism             -0.184     6.920    
                         clock uncertainty           -0.054     6.866    
    SLICE_X19Y120        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     6.784    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.117ns (3.990%)  route 2.815ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 7.103 - 3.332 ) 
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.335ns, distribution 1.617ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.309ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.952     3.738    design_1_i/ddr4_0/inst/u_ddr_axi/wready_reg_rep__6
    SLICE_X18Y70         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.855 r  design_1_i/ddr4_0/inst/u_ddr_axi/areset_d1_reg/Q
                         net (fo=189, routed)         2.815     6.670    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/areset_d1
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.776     7.103    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/wready_reg_rep__6_0
    SLICE_X19Y120        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[42]/C
                         clock pessimism             -0.184     6.920    
                         clock uncertainty           -0.054     6.866    
    SLICE_X19Y120        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     6.784    design_1_i/ddr4_0/inst/u_ddr_axi/axi_w_channel_0/mc_app_wdf_mask_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.207ns (6.754%)  route 2.858ns (93.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 7.071 - 3.332 ) 
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 0.335ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.309ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.929     3.715    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg[7]
    SLICE_X10Y66         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.829 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm_reg/Q
                         net (fo=537, routed)         2.816     6.645    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cas_uses_dm
    SLICE_X8Y127         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     6.738 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[375]_i_1/O
                         net (fo=1, routed)           0.042     6.780    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_138
    SLICE_X8Y127         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.744     7.071    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg[7]
    SLICE_X8Y127         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[375]/C
                         clock pessimism             -0.184     6.888    
                         clock uncertainty           -0.054     6.834    
    SLICE_X8Y127         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.895    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[375]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][139]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.114ns (4.457%)  route 2.444ns (95.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 7.027 - 3.332 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.335ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.309ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.922     3.708    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X19Y71         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.822 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/Q
                         net (fo=522, routed)         2.444     6.266    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/app_rd_data_valid
    SLICE_X23Y30         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][139]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.700     7.027    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X23Y30         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][139]_srl32/CLK
                         clock pessimism             -0.184     6.844    
                         clock uncertainty           -0.054     6.790    
    SLICE_X23Y30         SRLC32E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.404     6.386    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][139]_srl32
  -------------------------------------------------------------------
                         required time                          6.386    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  0.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[295]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][295]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.104ns (24.413%)  route 0.322ns (75.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Net Delay (Source):      1.712ns (routing 0.309ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.335ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.712     3.707    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X17Y49         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     3.811 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[295]/Q
                         net (fo=1, routed)           0.322     4.133    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[295]
    SLICE_X20Y47         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][295]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.953     3.739    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X20Y47         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][295]_srl32/CLK
                         clock pessimism              0.121     3.860    
    SLICE_X20Y47         SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.244     4.104    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][295]_srl32
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.133    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.094ns (51.934%)  route 0.087ns (48.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.907ns (routing 0.127ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.142ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.907     2.049    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X42Y55         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.098 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/Q
                         net (fo=2, routed)           0.075     2.173    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/s_sc_payld[282]
    SLICE_X41Y55         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045     2.218 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][108]_i_1__0/O
                         net (fo=1, routed)           0.012     2.230    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/m_sc_payld_comb_176[108]
    SLICE_X41Y55         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.089     2.056    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X41Y55         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                         clock pessimism              0.089     2.145    
    SLICE_X41Y55         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.201    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1481]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.048ns (17.712%)  route 0.223ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.844ns (routing 0.127ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.142ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.844     1.986    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X24Y61         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.034 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1481]/Q
                         net (fo=1, routed)           0.223     2.257    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIC1
    SLICE_X26Y54         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.038     2.005    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X26Y54         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/CLK
                         clock pessimism              0.161     2.165    
    SLICE_X26Y54         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.062     2.227    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][166]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.104ns (24.880%)  route 0.314ns (75.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Net Delay (Source):      1.708ns (routing 0.309ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.335ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.708     3.703    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X23Y36         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     3.807 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[166]/Q
                         net (fo=1, routed)           0.314     4.121    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[166]
    SLICE_X20Y34         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][166]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.940     3.726    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X20Y34         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][166]_srl32/CLK
                         clock pessimism              0.121     3.846    
    SLICE_X20Y34         SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.244     4.090    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][166]_srl32
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.107ns (26.161%)  route 0.302ns (73.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.710ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      1.708ns (routing 0.309ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.335ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.708     3.703    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X23Y24         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     3.810 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[21]/Q
                         net (fo=1, routed)           0.302     4.112    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X23Y23         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.924     3.710    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X23Y23         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.051     3.761    
    SLICE_X23Y23         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.320     4.081    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][190]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.104ns (21.941%)  route 0.370ns (78.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.711ns
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Net Delay (Source):      1.714ns (routing 0.309ns, distribution 1.405ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.335ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.714     3.709    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.813 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[190]/Q
                         net (fo=1, routed)           0.370     4.183    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[190]
    SLICE_X23Y38         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][190]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.925     3.711    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X23Y38         SRLC32E                                      r  design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][190]_srl32/CLK
                         clock pessimism              0.120     3.831    
    SLICE_X23Y38         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.320     4.151    design_1_i/ddr4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][190]_srl32
  -------------------------------------------------------------------
                         required time                         -4.151    
                         arrival time                           4.183    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.104ns (27.807%)  route 0.270ns (72.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      1.847ns (routing 0.309ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.051ns (routing 0.335ns, distribution 1.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.847     3.842    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X40Y57         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     3.946 r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/Q
                         net (fo=2, routed)           0.270     4.216    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/s_axi_arid[0]
    SLICE_X38Y55         SRLC32E                                      r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       2.051     3.837    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/aclk
    SLICE_X38Y55         SRLC32E                                      r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.103     3.940    
    SLICE_X38Y55         SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.244     4.184    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -4.184    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.093ns (51.955%)  route 0.086ns (48.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.807ns (routing 0.127ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.142ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.807     1.949    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X12Y109        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.997 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQ_reg[92]/Q
                         net (fo=1, routed)           0.074     2.071    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut_reg[511][92]
    SLICE_X13Y109        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.045     2.116 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[92]_i_1/O
                         net (fo=1, routed)           0.012     2.128    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[92]
    SLICE_X13Y109        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.970     1.937    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X13Y109        FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[92]/C
                         clock pessimism              0.103     2.040    
    SLICE_X13Y109        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.096    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[92]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.086ns (49.711%)  route 0.087ns (50.289%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.829ns (routing 0.127ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.142ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.829     1.971    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X16Y46         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.019 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[53]/Q
                         net (fo=3, routed)           0.074     2.093    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[53]
    SLICE_X14Y46         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.108 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[53]_i_2/O
                         net (fo=1, routed)           0.000     2.108    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r[53]_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.023     2.131 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[53]_i_1/O
                         net (fo=1, routed)           0.013     2.144    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[53]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.986     1.953    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X14Y46         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[53]/C
                         clock pessimism              0.103     2.056    
    SLICE_X14Y46         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.112    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.829ns (routing 0.127ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.142ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.829     1.971    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X14Y51         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.019 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_A_reg[13]/Q
                         net (fo=1, routed)           0.075     2.094    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQPat_A_reg_n_0_[13]
    SLICE_X12Y51         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     2.125 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[13]_i_1/O
                         net (fo=1, routed)           0.016     2.141    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp0[13]
    SLICE_X12Y51         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.983     1.950    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X12Y51         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[13]/C
                         clock pessimism              0.103     2.053    
    SLICE_X12Y51         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.109    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB18_X0Y26         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         3.332       1.623      RAMB36_X1Y13         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK         n/a            1.709         3.332       1.623      RAMB36_X1Y13         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y0  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y2  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y3  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y4  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y5  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y6  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y8  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB18_X0Y26         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB18_X0Y26         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X1Y13         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X1Y13         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y5       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y1       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.166         1.666       0.500      PLLE3_ADV_X0Y3       design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    RAMB18E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB18_X0Y26         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK         n/a            0.854         1.666       0.812      RAMB36_X1Y13         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB18_X0Y26         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.854         1.666       0.812      RAMB36_X1Y13         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y0  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y2  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y3  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y4  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y5  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y6  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y7  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y1         design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y5  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y6  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y7  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y2  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y3  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y4  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y5  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y6  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y7  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.093      0.893      BITSLICE_CONTROL_X0Y3  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.093      0.893      BITSLICE_CONTROL_X0Y4  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.103      0.903      BITSLICE_CONTROL_X0Y5  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.104      0.904      BITSLICE_CONTROL_X0Y2  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.107      0.907      BITSLICE_CONTROL_X0Y6  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.108      0.908      BITSLICE_CONTROL_X0Y1  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.109      0.909      BITSLICE_CONTROL_X0Y7  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.110      0.910      BITSLICE_CONTROL_X0Y0  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.241      1.041      BITSLICE_CONTROL_X0Y3  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.242      1.042      BITSLICE_CONTROL_X0Y4  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y0   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y2   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y3   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y4   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y5   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y6   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y8   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y9   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y10  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y11  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y2   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y3   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y8   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y15  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y16  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y28  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y29  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y34  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y41  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y2   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y4   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y5   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y5   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y6   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y8   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y9   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y9   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y11  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y10  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y11  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y12  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y13  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y14  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y15  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.417       0.043      PLLE3_ADV_X0Y3          design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y15  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y14  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y15  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y11  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y12  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y13  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y67  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y70  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y72  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y73  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y74  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y79  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y82  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y83  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y84  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y85  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y67  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y70  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y72  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y74  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y83  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y85  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y87  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y89  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y93  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y94  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y67  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y70  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y72  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y73  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y73  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y74  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y79  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y79  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y82  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y83  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y16  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y17  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y18  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y19  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a                       0.374         0.417       0.043      PLLE3_ADV_X0Y5          design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y17  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y18  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y19  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y16  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y17  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y18  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y19  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.087      0.887      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.087      0.887      BITSLICE_CONTROL_X0Y19  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.097      0.897      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.098      0.898      BITSLICE_CONTROL_X0Y18  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.101      0.901      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.102      0.902      BITSLICE_CONTROL_X0Y17  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.103      0.903      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.104      0.904      BITSLICE_CONTROL_X0Y16  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.237      1.037      BITSLICE_CONTROL_X0Y19  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -1.238      1.038      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y130  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y132  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y133  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y134  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y135  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y136  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y138  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y139  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y140  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y141  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y143  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y104  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y117  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y136  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y138  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y149  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y151  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y110  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y112  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y134  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y135  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y147  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y148  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y108  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y109  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y121  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y122  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y130  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y133  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack        8.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.668ns (14.927%)  route 3.807ns (85.073%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 16.985 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.309ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.028     7.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X14Y68         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.134     7.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.659     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X6Y72          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.689    16.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y72          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.191    16.795    
                         clock uncertainty           -0.064    16.731    
    SLICE_X6Y72          FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    16.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         16.684    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.668ns (14.968%)  route 3.795ns (85.032%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 17.012 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.309ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.028     7.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X14Y68         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.134     7.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.647     8.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X13Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.716    17.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.191    16.822    
                         clock uncertainty           -0.064    16.758    
    SLICE_X13Y76         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    16.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.708    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.846ns (19.399%)  route 3.515ns (80.601%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 17.026 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.309ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.028     7.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X14Y68         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.331     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X18Y68         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     7.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.036     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X18Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.730    17.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.191    16.836    
                         clock uncertainty           -0.064    16.772    
    SLICE_X18Y68         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    16.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.706ns (16.774%)  route 3.503ns (83.226%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 16.991 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.309ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.356     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X6Y78          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     7.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_i_1/O
                         net (fo=1, routed)           0.027     7.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
    SLICE_X6Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.695    16.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.191    16.801    
                         clock uncertainty           -0.064    16.737    
    SLICE_X6Y78          FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    16.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  8.936    

Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.706ns (16.778%)  route 3.502ns (83.222%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 16.991 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.309ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.356     7.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X6Y78          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     7.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1/O
                         net (fo=1, routed)           0.026     7.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X6Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.695    16.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.191    16.801    
                         clock uncertainty           -0.064    16.737    
    SLICE_X6Y78          FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    16.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.729ns (17.279%)  route 3.490ns (82.721%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.684ns = ( 17.012 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.309ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.335     7.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/next_state[0]
    SLICE_X13Y76         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.195     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_rst_r[0]_i_2/O
                         net (fo=1, routed)           0.035     7.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]_0
    SLICE_X13Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.716    17.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.191    16.822    
                         clock uncertainty           -0.064    16.758    
    SLICE_X13Y76         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    16.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.818    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.671ns (16.138%)  route 3.487ns (83.862%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 16.991 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.309ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.340     7.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X7Y78          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     7.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0/O
                         net (fo=1, routed)           0.027     7.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_17
    SLICE_X7Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.695    16.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.191    16.801    
                         clock uncertainty           -0.064    16.737    
    SLICE_X7Y78          FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    16.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.667ns (16.076%)  route 3.482ns (83.924%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 16.991 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.309ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.336     7.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X7Y78          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.133     7.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
                         net (fo=1, routed)           0.026     7.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_18
    SLICE_X7Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.695    16.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.191    16.801    
                         clock uncertainty           -0.064    16.737    
    SLICE_X7Y78          FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    16.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  8.996    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.649ns (16.056%)  route 3.393ns (83.944%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 16.991 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.309ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          1.251     7.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X6Y78          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_write_mode_i_1/O
                         net (fo=1, routed)           0.022     7.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_6
    SLICE_X6Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.695    16.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y78          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.191    16.801    
                         clock uncertainty           -0.064    16.737    
    SLICE_X6Y78          FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    16.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         16.796    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.767ns (19.252%)  route 3.217ns (80.748%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 17.031 - 13.328 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.335ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.309ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.900     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X4Y39          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           1.239     5.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X19Y71         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071     5.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.427     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X19Y62         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.214     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.454     6.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X21Y58         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.778     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X18Y71         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     7.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.292     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X18Y71         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.027     7.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X18Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.735    17.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.191    16.841    
                         clock uncertainty           -0.064    16.777    
    SLICE_X18Y71         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    16.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  9.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.767ns (routing 0.127ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.142ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.767     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.242     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH1
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.954     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X4Y59          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.161     2.080    
    SLICE_X4Y59          RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.075     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         13.328      11.949     BUFGCE_X0Y26  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         13.328      11.992     SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X4Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.780ns (14.634%)  route 4.550ns (85.366%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 10.293 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.309ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     3.839 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=65, routed)          0.726     4.565    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y20          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     4.761 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7/O
                         net (fo=4, routed)           0.541     5.302    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     5.493 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.256     5.749    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.792 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.123     5.915    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.988 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.107     8.095    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y136         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     8.211 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_4/O
                         net (fo=1, routed)           0.770     8.981    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_4_n_0
    SLICE_X1Y88          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.043     9.024 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1/O
                         net (fo=1, routed)           0.027     9.051    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.634    10.293    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/C
                         clock pessimism             -0.184    10.110    
                         clock uncertainty           -0.059    10.051    
    SLICE_X1Y88          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.110    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.927ns (17.484%)  route 4.375ns (82.516%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 10.309 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     3.839 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=65, routed)          0.726     4.565    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y20          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     4.761 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7/O
                         net (fo=4, routed)           0.541     5.302    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     5.493 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.256     5.749    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.792 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.123     5.915    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.988 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.033     8.021    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X1Y136         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     8.212 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_4/O
                         net (fo=1, routed)           0.669     8.881    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_4_n_0
    SLICE_X0Y105         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.115     8.996 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.027     9.023    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.650    10.309    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y105         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism             -0.184    10.126    
                         clock uncertainty           -0.059    10.067    
    SLICE_X0Y105         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.126    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.830ns (15.672%)  route 4.466ns (84.328%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.652ns = ( 10.316 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.838 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=71, routed)          0.764     4.602    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X4Y18          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     4.676 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11/O
                         net (fo=3, routed)           0.344     5.020    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11_n_0
    SLICE_X1Y20          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.136 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=2, routed)           0.302     5.438    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187     5.625 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.069     5.694    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     5.826 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.404     8.230    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_1
    SLICE_X0Y133         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     8.362 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_4/O
                         net (fo=1, routed)           0.553     8.915    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_4_n_0
    SLICE_X1Y107         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.072     8.987 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.030     9.017    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.657    10.316    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism             -0.184    10.133    
                         clock uncertainty           -0.059    10.074    
    SLICE_X1Y107         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    10.133    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.798ns (15.122%)  route 4.479ns (84.878%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 10.309 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.838 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=71, routed)          0.764     4.602    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X4Y18          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     4.676 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11/O
                         net (fo=3, routed)           0.344     5.020    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11_n_0
    SLICE_X1Y20          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.136 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=2, routed)           0.302     5.438    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187     5.625 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.069     5.694    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     5.826 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.404     8.230    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_1
    SLICE_X0Y133         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     8.362 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_4/O
                         net (fo=1, routed)           0.570     8.932    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_4_n_0
    SLICE_X0Y107         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     8.972 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.026     8.998    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.650    10.309    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism             -0.184    10.126    
                         clock uncertainty           -0.059    10.067    
    SLICE_X0Y107         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    10.127    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         10.127    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.777ns (14.763%)  route 4.486ns (85.237%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 10.309 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     3.839 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=65, routed)          0.726     4.565    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y20          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     4.761 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7/O
                         net (fo=4, routed)           0.541     5.302    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     5.493 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.256     5.749    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.792 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.123     5.915    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.988 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.107     8.095    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y136         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.115     8.210 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_4/O
                         net (fo=1, routed)           0.707     8.917    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_4_n_0
    SLICE_X0Y105         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     8.958 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_1/O
                         net (fo=1, routed)           0.026     8.984    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.650    10.309    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y105         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/C
                         clock pessimism             -0.184    10.126    
                         clock uncertainty           -0.059    10.067    
    SLICE_X0Y105         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.125    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         10.125    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.829ns (15.842%)  route 4.404ns (84.158%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 10.315 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.309ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.838 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=71, routed)          0.764     4.602    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X4Y18          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     4.676 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11/O
                         net (fo=3, routed)           0.344     5.020    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11_n_0
    SLICE_X1Y20          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.136 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=2, routed)           0.302     5.438    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187     5.625 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.069     5.694    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     5.826 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.406     8.232    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_1
    SLICE_X0Y133         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     8.364 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_4/O
                         net (fo=1, routed)           0.493     8.857    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_4_n_0
    SLICE_X1Y108         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.071     8.928 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/O
                         net (fo=1, routed)           0.026     8.954    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.656    10.315    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y108         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/C
                         clock pessimism             -0.184    10.132    
                         clock uncertainty           -0.059    10.073    
    SLICE_X1Y108         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    10.133    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.829ns (15.909%)  route 4.382ns (84.091%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 10.309 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.838 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=71, routed)          0.764     4.602    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X4Y18          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     4.676 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11/O
                         net (fo=3, routed)           0.344     5.020    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_11_n_0
    SLICE_X1Y20          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.136 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8/O
                         net (fo=2, routed)           0.302     5.438    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187     5.625 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.069     5.694    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     5.826 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=82, routed)          2.405     8.231    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_1
    SLICE_X0Y133         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     8.362 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_4/O
                         net (fo=1, routed)           0.476     8.838    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_4_n_0
    SLICE_X0Y107         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072     8.910 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1/O
                         net (fo=1, routed)           0.022     8.932    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[9]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.650    10.309    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]/C
                         clock pessimism             -0.184    10.126    
                         clock uncertainty           -0.059    10.067    
    SLICE_X0Y107         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    10.126    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[9]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.924ns (17.848%)  route 4.253ns (82.152%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 10.304 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.309ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     3.839 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=65, routed)          0.726     4.565    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y20          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     4.761 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7/O
                         net (fo=4, routed)           0.541     5.302    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     5.493 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.256     5.749    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.792 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.123     5.915    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.988 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          1.747     7.735    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y130         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     7.923 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_4/O
                         net (fo=1, routed)           0.830     8.753    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_4_n_0
    SLICE_X1Y85          LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.115     8.868 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.030     8.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.645    10.304    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y85          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism             -0.184    10.121    
                         clock uncertainty           -0.059    10.062    
    SLICE_X1Y85          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    10.121    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.810ns (15.655%)  route 4.364ns (84.345%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 10.315 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.309ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     3.839 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=65, routed)          0.726     4.565    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y20          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     4.761 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7/O
                         net (fo=4, routed)           0.541     5.302    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     5.493 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.256     5.749    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.792 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.123     5.915    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.988 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.108     8.096    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y136         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     8.212 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_4/O
                         net (fo=1, routed)           0.583     8.795    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_4_n_0
    SLICE_X1Y107         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     8.868 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/O
                         net (fo=1, routed)           0.027     8.895    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.656    10.315    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X1Y107         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/C
                         clock pessimism             -0.184    10.132    
                         clock uncertainty           -0.059    10.073    
    SLICE_X1Y107         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    10.133    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.806ns (15.798%)  route 4.296ns (84.202%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 10.309 - 6.664 ) 
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.935ns (routing 0.335ns, distribution 1.600ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.935     3.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X7Y11          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     3.839 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=65, routed)          0.726     4.565    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[2]
    SLICE_X4Y20          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     4.761 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7/O
                         net (fo=4, routed)           0.541     5.302    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[6]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     5.493 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.256     5.749    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_7_n_0
    SLICE_X1Y18          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.043     5.792 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.123     5.915    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.988 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          2.107     8.095    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_12_sn_1
    SLICE_X0Y136         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     8.210 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_4/O
                         net (fo=1, routed)           0.514     8.724    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_4_n_0
    SLICE_X0Y105         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     8.794 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/O
                         net (fo=1, routed)           0.029     8.823    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.650    10.309    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y105         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/C
                         clock pessimism             -0.184    10.126    
                         clock uncertainty           -0.059    10.067    
    SLICE_X0Y105         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.126    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  1.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.096ns (53.933%)  route 0.082ns (46.067%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.807ns (routing 0.127ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.142ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.807     1.949    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.998 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[19]/Q
                         net (fo=1, routed)           0.071     2.069    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[19]
    SLICE_X7Y8           LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.015     2.084 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_4/O
                         net (fo=1, routed)           0.001     2.085    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_4_n_0
    SLICE_X7Y8           CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     2.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[4]
                         net (fo=1, routed)           0.010     2.127    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[13]
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.972     1.939    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]/C
                         clock pessimism              0.102     2.041    
    SLICE_X7Y8           FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.097    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.096ns (53.333%)  route 0.084ns (46.667%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.142ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.809     1.951    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[15]/Q
                         net (fo=1, routed)           0.073     2.073    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[15]
    SLICE_X7Y9           LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.088 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1_i_8/O
                         net (fo=1, routed)           0.001     2.089    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1_i_8_n_0
    SLICE_X7Y9           CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.121 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1/O[0]
                         net (fo=1, routed)           0.010     2.131    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[17]
    SLICE_X7Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.974     1.941    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]/C
                         clock pessimism              0.102     2.043    
    SLICE_X7Y9           FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.096ns (53.333%)  route 0.084ns (46.667%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.142ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.809     1.951    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[23]/Q
                         net (fo=1, routed)           0.073     2.073    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[23]
    SLICE_X7Y8           LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.088 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_8/O
                         net (fo=1, routed)           0.001     2.089    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_8_n_0
    SLICE_X7Y8           CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.121 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[0]
                         net (fo=1, routed)           0.010     2.131    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[9]
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.974     1.941    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[23]/C
                         clock pessimism              0.102     2.043    
    SLICE_X7Y8           FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.096ns (53.333%)  route 0.084ns (46.667%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.142ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.809     1.951    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.999 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/Q
                         net (fo=1, routed)           0.070     2.069    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[5]
    SLICE_X7Y10          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     2.084 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_6/O
                         net (fo=1, routed)           0.000     2.084    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_6_n_0
    SLICE_X7Y10          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.033     2.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2/O[2]
                         net (fo=1, routed)           0.014     2.131    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[27]
    SLICE_X7Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.973     1.940    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/C
                         clock pessimism              0.102     2.042    
    SLICE_X7Y10          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.098    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.817ns (routing 0.127ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.142ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.817     1.959    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X10Y7          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.007 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[31]/Q
                         net (fo=7, routed)           0.144     2.151    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y1          RAMB36E2                                     r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.019     1.986    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E2                                     r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.103     2.089    
    RAMB36_X1Y1          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     2.118    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.097ns (52.717%)  route 0.087ns (47.283%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.142ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.809     1.951    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[12]/Q
                         net (fo=1, routed)           0.073     2.073    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[12]
    SLICE_X7Y9           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     2.089 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     2.089    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1_i_5_n_0
    SLICE_X7Y9           CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     2.121 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1/O[3]
                         net (fo=1, routed)           0.014     2.135    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[20]
    SLICE_X7Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.974     1.941    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]/C
                         clock pessimism              0.102     2.043    
    SLICE_X7Y9           FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.097ns (52.717%)  route 0.087ns (47.283%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.142ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.809     1.951    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[20]/Q
                         net (fo=1, routed)           0.073     2.073    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[20]
    SLICE_X7Y8           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     2.089 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.089    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_5_n_0
    SLICE_X7Y8           CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     2.121 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[3]
                         net (fo=1, routed)           0.014     2.135    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[12]
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.974     1.941    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]/C
                         clock pessimism              0.102     2.043    
    SLICE_X7Y8           FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.096ns (52.174%)  route 0.088ns (47.826%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.807ns (routing 0.127ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.142ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.807     1.949    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.997 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[16]/Q
                         net (fo=1, routed)           0.074     2.071    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[16]
    SLICE_X7Y8           LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     2.087 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.087    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_1_n_0
    SLICE_X7Y8           CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.032     2.119 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[7]
                         net (fo=1, routed)           0.014     2.133    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[16]
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.972     1.939    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y8           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]/C
                         clock pessimism              0.102     2.041    
    SLICE_X7Y8           FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.097    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.096ns (52.174%)  route 0.088ns (47.826%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.807ns (routing 0.127ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.142ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.807     1.949    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.997 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[8]/Q
                         net (fo=1, routed)           0.074     2.071    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[8]
    SLICE_X7Y9           LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     2.087 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.087    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1_i_1_n_0
    SLICE_X7Y9           CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.032     2.119 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__1/O[7]
                         net (fo=1, routed)           0.014     2.133    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[24]
    SLICE_X7Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.972     1.939    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y9           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]/C
                         clock pessimism              0.102     2.041    
    SLICE_X7Y9           FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.097    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.097ns (52.717%)  route 0.087ns (47.283%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.142ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.809     1.951    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X6Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[4]/Q
                         net (fo=1, routed)           0.073     2.073    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[4]
    SLICE_X7Y10          LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     2.089 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.089    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_5_n_0
    SLICE_X7Y10          CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     2.121 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2/O[3]
                         net (fo=1, routed)           0.014     2.135    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[28]
    SLICE_X7Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.973     1.940    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X7Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]/C
                         clock pessimism              0.102     2.042    
    SLICE_X7Y10          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.098    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y0   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y1   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y2   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y3   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y4   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y5   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y4   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y1   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y6   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y14  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y18  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y0   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y10  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y13  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y17  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y0   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y7   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y1   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y20  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.761       0.639      BITSLICE_CONTROL_X0Y23  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.760       0.640      BITSLICE_CONTROL_X0Y16  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.758       0.642      BITSLICE_CONTROL_X0Y22  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.758       0.642      BITSLICE_CONTROL_X0Y17  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.757       0.643      BITSLICE_CONTROL_X0Y7   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.756       0.644      BITSLICE_CONTROL_X0Y0   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.754       0.646      BITSLICE_CONTROL_X0Y1   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.754       0.646      BITSLICE_CONTROL_X0Y21  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.754       0.646      BITSLICE_CONTROL_X0Y6   design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         0.753       0.647      BITSLICE_CONTROL_X0Y18  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_refclk_clk_p
  To Clock:  pcie_refclk_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        8.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.616ns (37.153%)  route 1.042ns (62.847%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.706ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.639ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.029     2.788    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y45        FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.905 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.277     3.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync[3]
    SLICE_X100Y46        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.373 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[4]_i_5/O
                         net (fo=1, routed)           0.337     3.710    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_0
    SLICE_X100Y37        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     3.886 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.401     4.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/resetdone_a__0
    SLICE_X99Y34         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.132     4.419 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.027     4.446    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_24611
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.800    12.336    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.332    12.668    
                         clock uncertainty           -0.035    12.633    
    SLICE_X99Y34         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.692    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.659ns (40.881%)  route 0.953ns (59.119%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 12.332 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.706ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.029     2.788    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]_0
    SLICE_X100Y45        FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y45        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.905 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.277     3.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync[3]
    SLICE_X100Y46        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.373 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/FSM_onehot_fsm[4]_i_5/O
                         net (fo=1, routed)           0.337     3.710    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm_reg[4]_0
    SLICE_X100Y37        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     3.886 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/FSM_onehot_fsm[4]_i_2/O
                         net (fo=2, routed)           0.312     4.198    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/resetdone_a__0
    SLICE_X98Y34         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     4.373 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.027     4.400    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_24609
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.332    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.332    12.664    
                         clock uncertainty           -0.035    12.629    
    SLICE_X98Y34         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.688    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.539ns (34.596%)  route 1.019ns (65.404%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.706ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.639ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.028     2.787    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y53         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.904 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.461     3.365    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_3[0]
    SLICE_X98Y37         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.481 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.153     3.634    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_1
    SLICE_X98Y35         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     3.806 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, routed)           0.368     4.174    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y34         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.134     4.308 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.037     4.345    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus_n_24609
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.798    12.334    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism              0.400    12.735    
                         clock uncertainty           -0.035    12.699    
    SLICE_X99Y34         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    12.760    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.521ns (34.075%)  route 1.008ns (65.925%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.706ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.639ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.028     2.787    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X98Y53         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.904 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.461     3.365    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_3[0]
    SLICE_X98Y37         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.481 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.153     3.634    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[7]_1
    SLICE_X98Y35         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     3.806 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/fsm[2]_i_3/O
                         net (fo=2, routed)           0.368     4.174    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y34         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.290 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.026     4.316    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus_n_24610
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.798    12.334    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism              0.400    12.735    
                         clock uncertainty           -0.035    12.699    
    SLICE_X99Y34         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.759    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.480ns (38.217%)  route 0.776ns (61.783%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.328 - 10.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.706ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.039     2.798    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y41        FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y41        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.915 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.370     3.285    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2_0[2]
    SLICE_X99Y36         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.325 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.222     3.547    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5_n_24607
    SLICE_X99Y33         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     3.720 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.149     3.869    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/fsm25_out
    SLICE_X98Y33         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.019 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[0]_i_1/O
                         net (fo=1, routed)           0.035     4.054    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood_n_24607
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.328    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.332    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y33         FDPE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.685    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.645ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.601ns (47.736%)  route 0.658ns (52.264%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 12.336 - 10.000 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.706ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.639ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.029     2.788    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y35        FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y35        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.906 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.165     3.071    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_2[0]
    SLICE_X100Y33        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     3.262 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/FSM_onehot_fsm[6]_i_3/O
                         net (fo=1, routed)           0.162     3.424    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[4]_1
    SLICE_X100Y31        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     3.601 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[6]_i_2/O
                         net (fo=3, routed)           0.302     3.903    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X99Y34         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     4.018 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.029     4.047    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_24610
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.800    12.336    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism              0.332    12.668    
                         clock uncertainty           -0.035    12.633    
    SLICE_X99Y34         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.692    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  8.645    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.462ns (37.592%)  route 0.767ns (62.408%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.328 - 10.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.706ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.039     2.798    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]_0
    SLICE_X100Y41        FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y41        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.915 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.370     3.285    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2_0[2]
    SLICE_X99Y36         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.325 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5/O
                         net (fo=1, routed)           0.222     3.547    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_5_n_24607
    SLICE_X99Y33         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     3.720 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=2, routed)           0.149     3.869    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/fsm25_out
    SLICE_X98Y33         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.001 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_onehot_fsm[1]_i_1/O
                         net (fo=1, routed)           0.026     4.027    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_24610
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.328    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.332    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y33         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.685    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.784ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.486ns (41.152%)  route 0.695ns (58.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 12.332 - 10.000 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.706ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.050     2.809    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.922 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=4, routed)           0.349     3.271    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_24607_[4]
    SLICE_X98Y33         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.456 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2/O
                         net (fo=1, routed)           0.319     3.775    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2_n_24607
    SLICE_X99Y33         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.963 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.027     3.990    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X99Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.332    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.417    12.749    
                         clock uncertainty           -0.035    12.714    
    SLICE_X99Y33         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.774    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  8.784    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.117ns (16.116%)  route 0.609ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.328 - 10.000 ) 
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.052ns (routing 0.706ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.052     2.811    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y34         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.928 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/Q
                         net (fo=1, routed)           0.609     3.537    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy
    SLICE_X100Y32        SRL16E                                       r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.328    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y32        SRL16E                                       r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
                         clock pessimism              0.332    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X100Y32        SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.063    12.562    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.050ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.426ns (46.557%)  route 0.489ns (53.443%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 12.332 - 10.000 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.706ns, distribution 1.344ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.050     2.809    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.926 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.380     3.306    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_24607_[3]
    SLICE_X99Y33         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.481 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.074     3.555    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_24607
    SLICE_X99Y33         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     3.689 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.035     3.724    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X99Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.332    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.417    12.749    
                         clock uncertainty           -0.035    12.714    
    SLICE_X99Y33         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.774    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  9.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.918ns (routing 0.358ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.918     1.200    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.249 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/Q
                         net (fo=2, routed)           0.035     1.284    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset__0
    SLICE_X98Y33         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.299 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_i_1/O
                         net (fo=1, routed)           0.012     1.311    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_i_1_n_24607
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.305     1.205    
    SLICE_X98Y33         FDPE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.261    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.921ns (routing 0.358ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.921     1.203    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y34         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.252 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/Q
                         net (fo=9, routed)           0.035     1.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/pciersttxsyncstart_in[0]
    SLICE_X99Y34         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     1.302 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_i_1/O
                         net (fo=1, routed)           0.012     1.314    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_i_1_n_24607
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.515    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.307     1.208    
    SLICE_X99Y34         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.264    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.199    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.248 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.037     1.285    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X99Y33         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.300 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.012     1.312    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1_n_24607
    SLICE_X99Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.307     1.203    
    SLICE_X99Y33         FDPE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.259    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.920ns (routing 0.358ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.920     1.202    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y34         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.251 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/Q
                         net (fo=4, routed)           0.035     1.286    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[3]_0[1]
    SLICE_X98Y34         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     1.301 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[3]_i_1/O
                         net (fo=1, routed)           0.016     1.317    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone_n_24609
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.512    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.305     1.207    
    SLICE_X98Y34         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.263    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.093ns (62.000%)  route 0.057ns (38.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.199    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.247 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.041     1.288    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_24607_[0]
    SLICE_X98Y33         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     1.333 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.349    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism             -0.272     1.238    
    SLICE_X98Y33         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.093ns (62.000%)  route 0.057ns (38.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.199    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.247 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.041     1.288    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_24607_[0]
    SLICE_X98Y33         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     1.333 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     1.349    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.272     1.238    
    SLICE_X98Y33         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.199    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.248 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.211     1.459    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/p_0_in[0]
    SLICE_X100Y32        SRL16E                                       r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y32        SRL16E                                       r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
                         clock pessimism             -0.226     1.284    
    SLICE_X100Y32        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.404    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.921ns (routing 0.358ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.921     1.203    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y34         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.252 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.040     1.292    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm_reg[5]_0[1]
    SLICE_X99Y34         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     1.307 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.016     1.323    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_24610
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.515    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.307     1.208    
    SLICE_X99Y34         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.264    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.103ns (66.452%)  route 0.052ns (33.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.199    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.247 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.041     1.288    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_24607_[0]
    SLICE_X98Y33         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.055     1.343 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.011     1.354    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[1]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism             -0.272     1.238    
    SLICE_X98Y33         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.103ns (66.452%)  route 0.052ns (33.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.917ns (routing 0.358ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.406ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.917     1.199    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y33         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.247 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=11, routed)          0.041     1.288    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_24607_[0]
    SLICE_X98Y33         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.055     1.343 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.011     1.354    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.093     1.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.272     1.238    
    SLICE_X98Y33         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_refclk_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_refclk_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y3  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y4  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y5  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y6  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X0Y27       design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y32       design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y6  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y3  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y4  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y5  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[38]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.405ns (24.969%)  route 1.217ns (75.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.175ns (routing 0.533ns, distribution 1.642ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.175     2.572    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     2.977 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[2]
                         net (fo=1, routed)           1.217     4.194    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[38]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[38]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[38])
                                                      0.108     4.375    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.375    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[142]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.395ns (24.383%)  route 1.225ns (75.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.533ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.166     2.563    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y5          RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y5          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[15])
                                                      0.395     2.958 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[15]
                         net (fo=1, routed)           1.225     4.183    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[142]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[142]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[142])
                                                      0.182     4.449    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[107]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.401ns (24.186%)  route 1.257ns (75.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.533ns, distribution 1.637ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.170     2.567    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[3])
                                                      0.401     2.968 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTPADOUTP[3]
                         net (fo=1, routed)           1.257     4.225    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[107]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[107]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.303    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[107])
                                                      0.227     4.494    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.494    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[114]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.400ns (25.332%)  route 1.179ns (74.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.533ns, distribution 1.644ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.177     2.574    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.400     2.974 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[6]
                         net (fo=1, routed)           1.179     4.153    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[114]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[114]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[114])
                                                      0.190     4.457    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[98]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.409ns (25.985%)  route 1.165ns (74.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.533ns, distribution 1.637ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.170     2.567    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[2])
                                                      0.409     2.976 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTPADOUTP[2]
                         net (fo=1, routed)           1.165     4.141    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[98]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[98]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.303    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[98])
                                                      0.258     4.525    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.525    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.317ns (30.687%)  route 0.716ns (69.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 4.187 - 2.000 ) 
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.533ns, distribution 1.516ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.483ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.049     2.446    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEENABLE[0])
                                                      0.317     2.763 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMWRITEENABLE[0]
                         net (fo=1, routed)           0.716     3.479    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/MIREQUESTRAMWRITEENABLE[0]
    RAMB18_X8Y2          RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.858     4.187    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y2          RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.187     4.374    
                         clock uncertainty           -0.035     4.339    
    RAMB18_X8Y2          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462     3.877    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          3.877    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[22]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.417ns (31.808%)  route 0.894ns (68.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.533ns, distribution 1.635ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.168     2.565    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.417     2.982 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[20]
                         net (fo=1, routed)           0.894     3.876    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[22]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.188     4.303    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[22])
                                                      0.013     4.280    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.280    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.342ns (33.075%)  route 0.692ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 4.168 - 2.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.533ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.483ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.023     2.420    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSBU[6])
                                                      0.342     2.762 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADADDRESSBU[6]
                         net (fo=2, routed)           0.692     3.454    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_raddr3_i[6]
    RAMB18_X8Y14         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.839     4.168    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y14         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.188     4.356    
                         clock uncertainty           -0.035     4.320    
    RAMB18_X8Y14         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.459     3.861    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          3.861    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.342ns (33.043%)  route 0.693ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 4.182 - 2.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.533ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.483ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.023     2.420    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSBU[6])
                                                      0.342     2.762 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADADDRESSBU[6]
                         net (fo=2, routed)           0.693     3.455    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_raddr3_i[6]
    RAMB18_X8Y15         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.853     4.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.188     4.370    
                         clock uncertainty           -0.035     4.334    
    RAMB18_X8Y15         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.464     3.870    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          3.870    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.388ns (26.234%)  route 1.091ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 4.115 - 2.000 ) 
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 0.533ns, distribution 1.644ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.483ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          2.177     2.574    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[17])
                                                      0.388     2.962 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[17]
                         net (fo=1, routed)           1.091     4.053    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[127]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     2.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.786     4.115    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.187     4.302    
                         clock uncertainty           -0.035     4.267    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[127])
                                                      0.207     4.474    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  0.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[122]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.135ns (36.885%)  route 0.231ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.953ns (routing 0.287ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.953     1.071    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y14         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.135     1.206 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/DOUTBDOUT[13]
                         net (fo=1, routed)           0.231     1.437    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[122]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[122]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.153     1.107    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[122])
                                                      0.299     1.406    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[120]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.143ns (37.632%)  route 0.237ns (62.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.953ns (routing 0.287ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.953     1.071    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y14         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.143     1.214 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/DOUTBDOUT[11]
                         net (fo=1, routed)           0.237     1.451    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[120]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[120]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.153     1.107    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[120])
                                                      0.313     1.420    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[90]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.157ns (41.534%)  route 0.221ns (58.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.965ns (routing 0.287ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.965     1.083    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[16])
                                                      0.157     1.240 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[16]
                         net (fo=1, routed)           0.221     1.461    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[90]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[90]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[90])
                                                      0.321     1.429    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[103]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.136ns (37.778%)  route 0.224ns (62.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.965ns (routing 0.287ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.965     1.083    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[28])
                                                      0.136     1.219 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[28]
                         net (fo=1, routed)           0.224     1.443    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[103]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[103]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[103])
                                                      0.303     1.411    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.157ns (44.857%)  route 0.193ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.963ns (routing 0.287ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.963     1.081    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[16])
                                                      0.157     1.238 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[16]
                         net (fo=1, routed)           0.193     1.431    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[18]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[18])
                                                      0.290     1.398    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.143ns (38.753%)  route 0.226ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.963ns (routing 0.287ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.963     1.081    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.143     1.224 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[25]
                         net (fo=1, routed)           0.226     1.450    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[28]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[28])
                                                      0.309     1.417    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.933%)  route 0.229ns (61.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.961ns (routing 0.287ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.961     1.079    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.146     1.225 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[4]
                         net (fo=1, routed)           0.229     1.454    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[40]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[40]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[40])
                                                      0.311     1.419    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[65]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.136ns (34.085%)  route 0.263ns (65.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.953ns (routing 0.287ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.953     1.071    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y11         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y11         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.136     1.207 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[10]
                         net (fo=1, routed)           0.263     1.470    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[65]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[65]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.153     1.107    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[65])
                                                      0.327     1.434    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.135ns (40.541%)  route 0.198ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.965ns (routing 0.287ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.965     1.083    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.135     1.218 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.198     1.416    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[127]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[127]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[127])
                                                      0.272     1.380    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[46]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.139ns (36.010%)  route 0.247ns (63.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.966ns (routing 0.287ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.328ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          0.966     1.084    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y3          RAMB18E2                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y3          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[9])
                                                      0.139     1.223 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTADOUT[9]
                         net (fo=1, routed)           0.247     1.470    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[46]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[46]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.095     1.260    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.152     1.108    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[46])
                                                      0.325     1.433    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y8    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y9    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X8Y10   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y10   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y11   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y13   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y15   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB36_X8Y9    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y3    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y4    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y10   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y12   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y11   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y14   design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y2    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y8    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X8Y9    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.239       0.135      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.239       0.135      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.338       0.271      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.336       0.273      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.229ns (7.907%)  route 2.667ns (92.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.973     4.597    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X88Y3          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.712 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.694     5.406    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.227    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.227    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.229ns (7.907%)  route 2.667ns (92.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.973     4.597    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X88Y3          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.712 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.694     5.406    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.227    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.227    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.229ns (7.907%)  route 2.667ns (92.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.973     4.597    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X88Y3          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.712 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.694     5.406    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.227    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.227    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.229ns (7.907%)  route 2.667ns (92.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 6.160 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.486ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         1.973     4.597    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X88Y3          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     4.712 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__6/O
                         net (fo=22, routed)          0.694     5.406    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.831     6.160    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/CLK_PCLK
    SLICE_X87Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]/C
                         clock pessimism              0.187     6.347    
                         clock uncertainty           -0.035     6.311    
    SLICE_X87Y0          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.227    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/adapt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.227    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.436ns (14.211%)  route 2.632ns (85.789%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 6.190 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.486ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.094     4.718    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/D[0]
    SLICE_X90Y3          LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     4.852 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff[18]_i_3__6/O
                         net (fo=19, routed)          0.511     5.363    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff[18]_i_3__6_n_24607
    SLICE_X92Y4          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.551 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff[11]_i_1/O
                         net (fo=1, routed)           0.027     5.578    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/p_1_in[11]
    SLICE_X92Y4          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.861     6.190    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X92Y4          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[11]/C
                         clock pessimism              0.186     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X92Y4          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.400    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[11]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.433ns (14.123%)  route 2.633ns (85.877%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 6.190 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.486ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.094     4.718    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/D[0]
    SLICE_X90Y3          LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.134     4.852 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff[18]_i_3__6/O
                         net (fo=19, routed)          0.510     5.362    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff[18]_i_3__6_n_24607
    SLICE_X92Y4          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.547 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff[3]_i_1/O
                         net (fo=1, routed)           0.029     5.576    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/p_1_in[3]
    SLICE_X92Y4          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.861     6.190    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/CLK_PCLK
    SLICE_X92Y4          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[3]/C
                         clock pessimism              0.186     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X92Y4          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.400    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/coeff_reg[3]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.258ns (8.842%)  route 2.660ns (91.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 6.190 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.486ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.111     4.735    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X93Y22         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     4.879 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__5/O
                         net (fo=22, routed)          0.549     5.428    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.861     6.190    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[0]/C
                         clock pessimism              0.186     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X93Y15         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.257    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.258ns (8.842%)  route 2.660ns (91.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 6.190 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.486ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.111     4.735    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X93Y22         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     4.879 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__5/O
                         net (fo=22, routed)          0.549     5.428    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.861     6.190    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[1]/C
                         clock pessimism              0.186     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X93Y15         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.257    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.258ns (8.842%)  route 2.660ns (91.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 6.190 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.486ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.111     4.735    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X93Y22         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     4.879 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__5/O
                         net (fo=22, routed)          0.549     5.428    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.861     6.190    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[2]/C
                         clock pessimism              0.186     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X93Y15         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.257    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.258ns (8.842%)  route 2.660ns (91.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 6.190 - 4.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.536ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.486ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        2.113     2.510    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X93Y57         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.624 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/Q
                         net (fo=409, routed)         2.111     4.735    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_prst_n
    SLICE_X93Y22         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     4.879 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/adapt_cnt[0]_i_1__5/O
                         net (fo=22, routed)          0.549     5.428    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[21]_0
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.861     6.190    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/CLK_PCLK
    SLICE_X93Y15         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[3]/C
                         clock pessimism              0.186     6.376    
                         clock uncertainty           -0.035     6.341    
    SLICE_X93Y15         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.257    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/adapt_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  0.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX3DATA[28]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.048ns (10.412%)  route 0.413ns (89.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.948ns (routing 0.286ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.328ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.948     1.066    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X98Y36         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y36         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.114 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_data_q_reg[28]/Q
                         net (fo=1, routed)           0.413     1.527    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_ext_read_received_d1_reg_33[28]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX3DATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.071     1.236    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.149     1.087    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX3DATA[28])
                                                      0.410     1.497    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.079ns (45.930%)  route 0.093ns (54.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.963ns (routing 0.286ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.328ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.963     1.081    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X92Y23         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y23         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.129 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[2]/Q
                         net (fo=2, routed)           0.078     1.207    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync[2]
    SLICE_X94Y23         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031     1.238 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/coeff[14]_i_1__4/O
                         net (fo=1, routed)           0.015     1.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/p_1_in[14]
    SLICE_X94Y23         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.150     1.315    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/CLK_PCLK
    SLICE_X94Y23         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[14]/C
                         clock pessimism             -0.149     1.166    
    SLICE_X94Y23         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.222    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/coeff_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[23]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.049ns (9.515%)  route 0.466ns (90.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.950ns (routing 0.286ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.328ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.950     1.068    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X99Y66         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.117 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[23]/Q
                         net (fo=1, routed)           0.466     1.583    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_ext_read_received_d1_reg_31[23]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.071     1.236    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.089     1.147    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX1DATA[23])
                                                      0.405     1.552    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.970ns (routing 0.286ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.328ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.970     1.088    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y49         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.136 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[2]/Q
                         net (fo=1, routed)           0.131     1.267    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[386]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.073     1.238    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.089    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[2])
                                                      0.147     1.236    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[5]
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.049ns (9.665%)  route 0.458ns (90.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.955ns (routing 0.286ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.328ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.955     1.073    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X94Y71         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.122 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.458     1.580    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_ext_read_received_d1_reg_31[5]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPERX1DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.071     1.236    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                         clock pessimism             -0.089     1.147    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_PIPECLK_PIPERX1DATA[5])
                                                      0.401     1.548    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.966ns (routing 0.286ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.328ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.966     1.084    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X96Y3          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y3          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.132 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.146     1.278    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[14]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.080     1.245    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.096    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.150     1.246    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.964ns (routing 0.286ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.328ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.964     1.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y51         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.131 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/Q
                         net (fo=1, routed)           0.168     1.299    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[415]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.073     1.238    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.089    
    GTHE3_CHANNEL_X0Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[31])
                                                      0.178     1.267    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.964ns (routing 0.286ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.328ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.964     1.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X98Y19         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.131 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/Q
                         net (fo=1, routed)           0.160     1.291    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl2_in[9]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.069     1.234    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.085    
    GTHE3_CHANNEL_X0Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL2[1])
                                                      0.174     1.259    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.968ns (routing 0.286ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.328ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X97Y4          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.135 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[24]/Q
                         net (fo=1, routed)           0.165     1.300    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[24]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.080     1.245    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                                r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.149     1.096    
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[24])
                                                      0.171     1.267    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/txcoeff_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.063ns (34.615%)  route 0.119ns (65.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.957ns (routing 0.286ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.328ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        0.957     1.075    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X91Y19         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.123 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/Q
                         net (fo=9, routed)           0.107     1.230    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync[2]
    SLICE_X92Y20         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     1.245 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/txcoeff_cnt[0]_i_1__5/O
                         net (fo=1, routed)           0.012     1.257    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/txcoeff_cnt[0]
    SLICE_X92Y20         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/txcoeff_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.149     1.314    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/CLK_PCLK
    SLICE_X92Y20         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/txcoeff_cnt_reg[0]/C
                         clock pessimism             -0.149     1.165    
    SLICE_X92Y20         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.221    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/txcoeff_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y0       design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y3  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y3  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y5  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y6  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y6  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.215       0.159      PCIE_3_1_X0Y0       design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.191       0.183      PCIE_3_1_X0Y0       design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.305       0.304      PCIE_3_1_X0Y0       design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.279       0.330      PCIE_3_1_X0Y0       design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  xdma_0_axi_aclk
  To Clock:  xdma_0_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_shft_right_502_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.222ns (5.926%)  route 3.524ns (94.074%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 6.111 - 4.000 ) 
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.527ns, distribution 1.554ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.478ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.081     2.478    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X58Y122        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_shft_right_502_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     2.592 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_shft_right_502_reg_rep/Q
                         net (fo=112, routed)         3.484     6.076    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_shft_right_502_reg_rep_n_24607
    SLICE_X49Y100        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     6.117 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503[11]_i_2/O
                         net (fo=1, routed)           0.000     6.117    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503[11]_i_2_n_24607
    SLICE_X49Y100        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     6.184 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[11]_i_1/O
                         net (fo=1, routed)           0.040     6.224    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wpl_dwa_dat_503[11]
    SLICE_X49Y100        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.782     6.111    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X49Y100        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[11]/C
                         clock pessimism              0.117     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X49Y100        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.252    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[11]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.114ns (3.075%)  route 3.593ns (96.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 6.365 - 4.000 ) 
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.527ns, distribution 1.787ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.478ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.314     2.711    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.825 r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=543, routed)         3.593     6.418    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.036     6.365    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[32]/C
                         clock pessimism              0.266     6.631    
                         clock uncertainty           -0.035     6.596    
    SLICE_X36Y37         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     6.513    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          6.513    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.114ns (3.075%)  route 3.593ns (96.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 6.365 - 4.000 ) 
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.527ns, distribution 1.787ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.478ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.314     2.711    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.825 r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=543, routed)         3.593     6.418    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.036     6.365    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/C
                         clock pessimism              0.266     6.631    
                         clock uncertainty           -0.035     6.596    
    SLICE_X36Y37         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083     6.513    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]
  -------------------------------------------------------------------
                         required time                          6.513    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.114ns (3.075%)  route 3.593ns (96.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 6.365 - 4.000 ) 
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.314ns (routing 0.527ns, distribution 1.787ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.478ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.314     2.711    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X36Y57         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.825 r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=543, routed)         3.593     6.418    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.036     6.365    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X36Y37         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[34]/C
                         clock pessimism              0.266     6.631    
                         clock uncertainty           -0.035     6.596    
    SLICE_X36Y37         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083     6.513    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          6.513    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.114ns (3.147%)  route 3.508ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 6.138 - 4.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.527ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.478ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.020     2.417    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X76Y30         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.531 f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/Q
                         net (fo=226, routed)         3.508     6.039    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]_0
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.809     6.138    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][0]/C
                         clock pessimism              0.117     6.255    
                         clock uncertainty           -0.035     6.220    
    SLICE_X56Y151        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     6.137    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.114ns (3.147%)  route 3.508ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 6.138 - 4.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.527ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.478ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.020     2.417    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X76Y30         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.531 f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/Q
                         net (fo=226, routed)         3.508     6.039    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]_0
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.809     6.138    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][1]/C
                         clock pessimism              0.117     6.255    
                         clock uncertainty           -0.035     6.220    
    SLICE_X56Y151        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     6.137    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][1]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.114ns (3.147%)  route 3.508ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 6.138 - 4.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.527ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.478ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.020     2.417    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X76Y30         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.531 f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/Q
                         net (fo=226, routed)         3.508     6.039    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]_0
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.809     6.138    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][2]/C
                         clock pessimism              0.117     6.255    
                         clock uncertainty           -0.035     6.220    
    SLICE_X56Y151        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083     6.137    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.114ns (3.147%)  route 3.508ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 6.138 - 4.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.020ns (routing 0.527ns, distribution 1.493ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.478ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.020     2.417    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X76Y30         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.531 f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/Q
                         net (fo=226, routed)         3.508     6.039    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1_reg[0]_0
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.809     6.138    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X56Y151        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][3]/C
                         clock pessimism              0.117     6.255    
                         clock uncertainty           -0.035     6.220    
    SLICE_X56Y151        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083     6.137    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_chn_rptrs_reg[1][3]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.116ns (3.002%)  route 3.748ns (96.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 6.371 - 4.000 ) 
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.527ns, distribution 1.475ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.478ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.002     2.399    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X51Y25         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.515 f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/Q
                         net (fo=180, routed)         3.748     6.263    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[63]_0[0]
    SLICE_X45Y101        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[9]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.042     6.371    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X45Y101        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[9]/C
                         clock pessimism              0.117     6.488    
                         clock uncertainty           -0.035     6.453    
    SLICE_X45Y101        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     6.369    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/resource_reduction_disable_3.wpl_dwa_dat_503_reg[9]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1115]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.306ns (7.489%)  route 3.780ns (92.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.527ns, distribution 1.487ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.478ns, distribution 1.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.014     2.411    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X49Y39         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.526 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid2vector_q_reg/Q
                         net (fo=261, routed)         3.753     6.279    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid2vector_q
    SLICE_X30Y21         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     6.470 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1115]_i_1__4/O
                         net (fo=1, routed)           0.027     6.497    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1115]_i_1__4_n_0
    SLICE_X30Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1115]/D
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.070     6.399    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X30Y21         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1115]/C
                         clock pessimism              0.180     6.579    
                         clock uncertainty           -0.035     6.544    
    SLICE_X30Y21         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.603    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1115]
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.913ns (routing 0.277ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.317ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.913     1.031    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X54Y74         FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.080 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904_reg[33]/Q
                         net (fo=1, routed)           0.076     1.156    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904[33]
    SLICE_X55Y74         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     1.187 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902[33]_i_1/O
                         net (fo=1, routed)           0.016     1.203    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_901[33]
    SLICE_X55Y74         FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.092     1.257    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X55Y74         FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[33]/C
                         clock pessimism             -0.140     1.117    
    SLICE_X55Y74         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.173    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.048ns (28.070%)  route 0.123ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.931ns (routing 0.277ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.317ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.931     1.049    design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X86Y5          FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.097 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[60]/Q
                         net (fo=1, routed)           0.123     1.220    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[67]
    RAMB36_X8Y0          RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.171     1.336    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y0          RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.175     1.161    
    RAMB36_X8Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[28])
                                                      0.029     1.190    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[326]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.064ns (26.778%)  route 0.175ns (73.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.918ns (routing 0.277ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.317ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.918     1.036    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X50Y117        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[326]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.084 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[326]/Q
                         net (fo=2, routed)           0.160     1.244    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504__0[326]
    SLICE_X50Y125        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.016     1.260 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504[70]_i_1__0/O
                         net (fo=1, routed)           0.015     1.275    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504[70]_i_1__0_n_24607
    SLICE_X50Y125        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.111     1.276    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/user_clk
    SLICE_X50Y125        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[70]/C
                         clock pessimism             -0.087     1.189    
    SLICE_X50Y125        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.245    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_buf_504_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.079ns (39.109%)  route 0.123ns (60.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.910ns (routing 0.277ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.317ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.910     1.028    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X69Y120        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.076 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904_reg[63]/Q
                         net (fo=1, routed)           0.107     1.183    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_radr_nxt_904[63]
    SLICE_X68Y119        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     1.214 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902[63]_i_1__4/O
                         net (fo=1, routed)           0.016     1.230    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_901[63]
    SLICE_X68Y119        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.066     1.231    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X68Y119        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[63]/C
                         clock pessimism             -0.087     1.144    
    SLICE_X68Y119        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.200    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_radr_902_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[6][28]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.103ns (39.015%)  route 0.161ns (60.985%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.951ns (routing 0.277ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.317ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.951     1.069    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X90Y119        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[6][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.118 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[6][28]/Q
                         net (fo=2, routed)           0.148     1.266    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1_reg[6]_99[28]
    SLICE_X92Y121        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.296 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[28]_i_3/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[28]_i_3_n_24607
    SLICE_X92Y121        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.024     1.320 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[28]_i_1/O
                         net (fo=2, routed)           0.013     1.333    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[28]_i_1_n_24607
    SLICE_X92Y121        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.169     1.334    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X92Y121        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[28]/C
                         clock pessimism             -0.087     1.247    
    SLICE_X92Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.303    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.912ns (routing 0.277ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.317ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.912     1.030    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.079 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1065]/Q
                         net (fo=1, routed)           0.074     1.153    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg_n_0_[1065]
    SLICE_X50Y35         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     1.198 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1065]_i_1__0/O
                         net (fo=1, routed)           0.016     1.214    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1065]_i_1__0_n_0
    SLICE_X50Y35         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.102     1.267    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X50Y35         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1065]/C
                         clock pessimism             -0.139     1.128    
    SLICE_X50Y35         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.184    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1065]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.937ns (routing 0.277ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.317ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.937     1.055    design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X87Y8          FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.103 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[63]/Q
                         net (fo=1, routed)           0.142     1.245    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[70]
    RAMB36_X8Y0          RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.171     1.336    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y0          RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.150     1.186    
    RAMB36_X8Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[31])
                                                      0.029     1.215    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][55][userdata][3]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.086ns (routing 0.277ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.317ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.086     1.204    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X39Y124        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][55][userdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.252 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][55][userdata][3]/Q
                         net (fo=1, routed)           0.136     1.388    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIE1
    SLICE_X36Y124        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.295     1.460    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X36Y124        RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1/CLK
                         clock pessimism             -0.164     1.296    
    SLICE_X36Y124        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.062     1.358    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[249]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.951ns (routing 0.277ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.317ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.951     1.069    design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X89Y14         FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y14         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.117 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[249]/Q
                         net (fo=1, routed)           0.137     1.254    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[64]
    RAMB36_X9Y2          RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.179     1.344    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y2          RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.150     1.194    
    RAMB36_X9Y2          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                      0.029     1.223    design_1_i/xdma_0/inst/ram_top/MASTER_WRITE_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.048ns (17.021%)  route 0.234ns (82.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.896ns (routing 0.277ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.317ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.896     1.014    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X61Y111        FDRE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.062 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[130]/Q
                         net (fo=4, routed)           0.234     1.296    design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X6Y24         RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.158     1.323    design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y24         RAMB36E2                                     r  design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.087     1.236    
    RAMB36_X6Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[2])
                                                      0.029     1.265    design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xdma_0_axi_aclk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y24   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y24   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y24   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X7Y24   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y18   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y18   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y22   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y22   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X6Y26   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y18   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y22   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y21   design_1_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y3    design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y12   design_1_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT1_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y4    design_1_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT3_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y24   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[3].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y18   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y18   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y19   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y24   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y26   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y20   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X6Y23   design_1_i/xdma_0/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/genblk1[2].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y7    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y8    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y10   design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X7Y20   design_1_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X8Y18   design_1_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X9Y3    design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/genblk1[1].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.222       0.152      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.198       0.176      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.318       0.291      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.290       0.319      PCIE_3_1_X0Y0  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.205ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        1.185ns  (logic 0.114ns (9.620%)  route 1.071ns (90.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X0Y46          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.071     1.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X1Y28          FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    13.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 12.205    

Slack (MET) :             12.273ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        1.115ns  (logic 0.117ns (10.493%)  route 0.998ns (89.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X4Y37          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.998     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X9Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X9Y28          FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    13.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 12.273    

Slack (MET) :             12.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        1.067ns  (logic 0.114ns (10.684%)  route 0.953ns (89.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.953     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X1Y28          FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    13.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 12.321    

Slack (MET) :             12.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        1.018ns  (logic 0.114ns (11.198%)  route 0.904ns (88.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X4Y37          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.904     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X13Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X13Y36         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    13.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 12.370    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.913ns  (logic 0.115ns (12.596%)  route 0.798ns (87.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X4Y37          FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.798     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X9Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X9Y28          FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    13.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.857ns  (logic 0.114ns (13.302%)  route 0.743ns (86.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X0Y44          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.743     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X0Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X0Y28          FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    13.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.857ns  (logic 0.117ns (13.652%)  route 0.740ns (86.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X0Y46          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.740     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X0Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X0Y28          FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    13.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.845ns  (logic 0.113ns (13.373%)  route 0.732ns (86.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X4Y37          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.732     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X9Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X9Y28          FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    13.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                 12.544    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.021ns  (logic 0.117ns (11.459%)  route 0.904ns (88.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
    SLICE_X7Y62          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/Q
                         net (fo=1, routed)           0.904     1.021    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[5]
    SLICE_X7Y60          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y60          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.959ns  (logic 0.113ns (11.783%)  route 0.846ns (88.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
    SLICE_X4Y55          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/Q
                         net (fo=1, routed)           0.846     0.959    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[1]
    SLICE_X5Y58          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X5Y58          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.809ns  (logic 0.114ns (14.091%)  route 0.695ns (85.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
    SLICE_X8Y79          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/Q
                         net (fo=1, routed)           0.695     0.809    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[11]
    SLICE_X8Y69          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X8Y69          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.728ns  (logic 0.118ns (16.209%)  route 0.610ns (83.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/C
    SLICE_X8Y68          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[4]/Q
                         net (fo=1, routed)           0.610     0.728    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[4]
    SLICE_X7Y64          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y64          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.678ns  (logic 0.117ns (17.257%)  route 0.561ns (82.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
    SLICE_X8Y68          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/Q
                         net (fo=1, routed)           0.561     0.678    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[6]
    SLICE_X8Y68          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X8Y68          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.613ns  (logic 0.117ns (19.086%)  route 0.496ns (80.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
    SLICE_X7Y73          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/Q
                         net (fo=1, routed)           0.496     0.613    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[10]
    SLICE_X7Y73          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y73          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.594ns  (logic 0.113ns (19.024%)  route 0.481ns (80.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
    SLICE_X11Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                         net (fo=1, routed)           0.481     0.594    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    SLICE_X9Y61          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X9Y61          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.593ns  (logic 0.114ns (19.224%)  route 0.479ns (80.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/C
    SLICE_X8Y68          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[2]/Q
                         net (fo=1, routed)           0.479     0.593    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[2]
    SLICE_X11Y67         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X11Y67         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.570ns  (logic 0.118ns (20.702%)  route 0.452ns (79.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/C
    SLICE_X11Y58         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[7]/Q
                         net (fo=1, routed)           0.452     0.570    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[7]
    SLICE_X10Y60         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X10Y60         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     3.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.569ns  (logic 0.118ns (20.738%)  route 0.451ns (79.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
    SLICE_X7Y73          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/Q
                         net (fo=1, routed)           0.451     0.569    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[15]
    SLICE_X7Y73          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y73          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.493    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.878ns  (logic 0.117ns (6.230%)  route 1.761ns (93.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X7Y16          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=43, routed)          1.761     1.878    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X7Y54          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y54          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.698ns  (logic 0.114ns (6.714%)  route 1.584ns (93.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    SLICE_X8Y13          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=71, routed)          1.584     1.698    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[3]
    SLICE_X7Y54          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y54          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.671ns  (logic 0.114ns (6.822%)  route 1.557ns (93.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X4Y16          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=43, routed)          1.557     1.671    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X9Y53          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X9Y53          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.662ns  (logic 0.115ns (6.919%)  route 1.547ns (93.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X2Y15          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=70, routed)          1.547     1.662    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X7Y56          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y56          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.540ns  (logic 0.114ns (7.403%)  route 1.426ns (92.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
    SLICE_X4Y16          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=56, routed)          1.426     1.540    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[7]
    SLICE_X5Y58          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X5Y58          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.376ns  (logic 0.117ns (8.503%)  route 1.259ns (91.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X4Y16          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=43, routed)          1.259     1.376    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X8Y57          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X8Y57          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.062    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.243ns  (logic 0.116ns (9.332%)  route 1.127ns (90.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
    SLICE_X8Y13          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/Q
                         net (fo=45, routed)          1.127     1.243    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[6]
    SLICE_X8Y58          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X8Y58          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.061    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.217ns  (logic 0.118ns (9.696%)  route 1.099ns (90.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
    SLICE_X7Y11          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=65, routed)          1.099     1.217    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[2]
    SLICE_X7Y56          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X7Y56          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.211ns  (logic 0.114ns (9.414%)  route 1.097ns (90.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/C
    SLICE_X4Y16          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[10]/Q
                         net (fo=32, routed)          1.097     1.211    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[10]
    SLICE_X6Y60          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X6Y60          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.199ns  (logic 0.114ns (9.508%)  route 1.085ns (90.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X3Y21          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=16, routed)          1.085     1.199    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X6Y58          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X6Y58          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  1.864    





---------------------------------------------------------------------------------------------------
From Clock:  xdma_0_axi_aclk
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.943ns  (logic 0.114ns (12.089%)  route 0.829ns (87.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X45Y91         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.829     0.943    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X45Y91         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X45Y91         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.925ns  (logic 0.114ns (12.324%)  route 0.811ns (87.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X33Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.811     0.925    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X33Y59         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X33Y59         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.891ns  (logic 0.114ns (12.795%)  route 0.777ns (87.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X35Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.777     0.891    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X35Y52         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X35Y52         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.874ns  (logic 0.114ns (13.043%)  route 0.760ns (86.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X26Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.760     0.874    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X26Y83         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X26Y83         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.862ns  (logic 0.114ns (13.225%)  route 0.748ns (86.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X39Y81         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.748     0.862    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X40Y82         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X40Y82         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X31Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.737     0.851    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X30Y59         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X30Y59         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.833ns  (logic 0.114ns (13.685%)  route 0.719ns (86.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X46Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.719     0.833    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X46Y85         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X46Y85         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.831ns  (logic 0.117ns (14.079%)  route 0.714ns (85.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137                                     0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X39Y137        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.714     0.831    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X38Y137        FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X38Y137        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.808ns  (logic 0.114ns (14.109%)  route 0.694ns (85.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X40Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.694     0.808    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X40Y51         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X40Y51         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.806ns  (logic 0.114ns (14.144%)  route 0.692ns (85.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X44Y64         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.692     0.806    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X44Y66         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X44Y66         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.060    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  3.254    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.113ns (5.762%)  route 1.848ns (94.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 6.763 - 3.332 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.866     3.652    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.848     5.613    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.580    
                         clock uncertainty           -0.158     6.422    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.002    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.114ns (5.925%)  route 1.810ns (94.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 6.763 - 3.332 ) 
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.863ns (routing 0.335ns, distribution 1.528ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.863     3.649    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=8, routed)           1.810     5.573    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.580    
                         clock uncertainty           -0.158     6.422    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     5.986    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.986    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.114ns (5.969%)  route 1.796ns (94.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 6.763 - 3.332 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.866     3.652    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=8, routed)           1.796     5.562    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.580    
                         clock uncertainty           -0.158     6.422    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     5.990    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.114ns (5.987%)  route 1.790ns (94.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 6.763 - 3.332 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.866     3.652    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.790     5.556    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.580    
                         clock uncertainty           -0.158     6.422    
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     5.998    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.113ns (5.867%)  route 1.813ns (94.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 6.783 - 3.332 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.862ns (routing 0.335ns, distribution 1.527ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.862     3.648    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.761 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=8, routed)           1.813     5.574    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.783 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.600    
                         clock uncertainty           -0.158     6.442    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.022    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.022    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.115ns (5.297%)  route 2.056ns (94.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 6.782 - 3.332 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.932ns (routing 0.335ns, distribution 1.597ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.932     3.718    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X6Y105         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.833 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.056     5.889    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.680     6.781 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001     6.782    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.184     6.599    
                         clock uncertainty           -0.158     6.441    
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.020     6.421    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.117ns (6.450%)  route 1.697ns (93.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns = ( 6.783 - 3.332 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.862ns (routing 0.335ns, distribution 1.527ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.862     3.648    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.697     5.462    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.783 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.600    
                         clock uncertainty           -0.158     6.442    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.018    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.113ns (6.338%)  route 1.670ns (93.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 6.763 - 3.332 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.866     3.652    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=8, routed)           1.670     5.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.580    
                         clock uncertainty           -0.158     6.422    
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.002    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.113ns (5.285%)  route 2.025ns (94.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.450ns = ( 6.782 - 3.332 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.928ns (routing 0.335ns, distribution 1.593ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.928     3.714    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X6Y100         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.827 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.025     5.852    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.680     6.781 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001     6.782    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.184     6.599    
                         clock uncertainty           -0.158     6.441    
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.020     6.421    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.114ns (6.448%)  route 1.654ns (93.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.431ns = ( 6.763 - 3.332 ) 
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.866     3.652    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=8, routed)           1.654     5.420    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.571     6.898    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.905 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.101    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.580    
                         clock uncertainty           -0.158     6.422    
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     5.998    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.637ns (routing 0.309ns, distribution 1.328ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.637     3.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X0Y21          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.736 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.285     4.021    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     3.289 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.301    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.437    
                         clock uncertainty            0.158     3.595    
    BITSLICE_RX_TX_X0Y18 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.046     3.641    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.104ns (23.690%)  route 0.335ns (76.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.637ns (routing 0.309ns, distribution 1.328ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.637     3.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X0Y21          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.736 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.335     4.071    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y16 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.307 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.319    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y16 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.455    
                         clock uncertainty            0.158     3.613    
    BITSLICE_RX_TX_X0Y16 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     3.648    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           4.071    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.104ns (23.423%)  route 0.340ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.629ns (routing 0.309ns, distribution 1.320ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.629     3.624    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X0Y26          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.728 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.340     4.068    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.334 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.346    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.482    
                         clock uncertainty            0.158     3.640    
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     3.606    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           4.068    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.104ns (23.423%)  route 0.340ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.644ns (routing 0.309ns, distribution 1.335ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.644     3.639    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X0Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.743 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.340     4.083    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.330 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.342    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.478    
                         clock uncertainty            0.158     3.636    
    BITSLICE_RX_TX_X0Y9  RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.039     3.597    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.107ns (23.011%)  route 0.358ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.664ns (routing 0.309ns, distribution 1.355ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.664     3.659    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X1Y14          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.107     3.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.358     4.124    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y10 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.328 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.340    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y10 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.476    
                         clock uncertainty            0.158     3.634    
    BITSLICE_RX_TX_X0Y10 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.013     3.621    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.106ns (23.195%)  route 0.351ns (76.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.646ns (routing 0.309ns, distribution 1.337ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.646     3.641    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X1Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     3.747 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.351     4.098    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y8  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.334 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.346    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y8  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.482    
                         clock uncertainty            0.158     3.640    
    BITSLICE_RX_TX_X0Y8  RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.050     3.590    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.104ns (19.403%)  route 0.432ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    3.635ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.640ns (routing 0.309ns, distribution 1.331ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.640     3.635    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X0Y6           FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.739 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.432     4.171    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.307 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.319    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.455    
                         clock uncertainty            0.158     3.613    
    BITSLICE_RX_TX_X0Y3  RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.029     3.642    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.103ns (20.724%)  route 0.394ns (79.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.646ns (routing 0.309ns, distribution 1.337ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.646     3.641    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X1Y10          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103     3.744 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.394     4.138    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y8  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.334 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.346    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y8  RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.482    
                         clock uncertainty            0.158     3.640    
    BITSLICE_RX_TX_X0Y8  RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.034     3.606    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.103ns (20.600%)  route 0.397ns (79.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.631ns (routing 0.309ns, distribution 1.322ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.631     3.626    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X2Y24          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     3.729 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.397     4.126    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y3
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.334 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.346    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.482    
                         clock uncertainty            0.158     3.640    
    BITSLICE_RX_TX_X0Y21 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.050     3.590    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           4.126    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.104ns (21.399%)  route 0.382ns (78.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.632ns (routing 0.309ns, distribution 1.323ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.632     3.627    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X0Y18          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.731 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.382     4.113    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y15 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.734     3.520    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.296 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.531    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.308 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.320    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y15 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.136     3.456    
                         clock uncertainty            0.158     3.614    
    BITSLICE_RX_TX_X0Y15 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.043     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.543    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.118ns (8.088%)  route 1.341ns (91.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 6.786 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.769 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.341     5.110    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.786 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.655    
                         clock uncertainty           -0.158     6.497    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.077    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.117ns (8.216%)  route 1.307ns (91.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 6.786 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     3.768 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.307     5.075    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.786 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.655    
                         clock uncertainty           -0.158     6.497    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.065    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.114ns (8.023%)  route 1.307ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 6.786 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.307     5.072    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.786 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.655    
                         clock uncertainty           -0.158     6.497    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.073    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.114ns (8.352%)  route 1.251ns (91.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 6.786 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.251     5.016    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.786 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.655    
                         clock uncertainty           -0.158     6.497    
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.061    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.114ns (8.520%)  route 1.224ns (91.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 6.766 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.224     4.989    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.635    
                         clock uncertainty           -0.158     6.477    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.041    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.114ns (8.663%)  route 1.202ns (91.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 6.766 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.202     4.967    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.635    
                         clock uncertainty           -0.158     6.477    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.053    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.114ns (9.223%)  route 1.122ns (90.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 6.786 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[2]/Q
                         net (fo=6, routed)           1.122     4.887    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.786 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.655    
                         clock uncertainty           -0.158     6.497    
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     6.061    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.117ns (9.824%)  route 1.074ns (90.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 6.766 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     3.768 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.074     4.842    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.635    
                         clock uncertainty           -0.158     6.477    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.045    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.118ns (10.146%)  route 1.045ns (89.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 6.766 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.769 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.045     4.814    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.635    
                         clock uncertainty           -0.158     6.477    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.057    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.117ns (11.607%)  route 0.891ns (88.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 6.766 - 3.332 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.131ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.865     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     3.768 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           0.891     4.659    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.574     6.901    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.908 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.104    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.131     6.635    
                         clock uncertainty           -0.158     6.477    
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.045    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  1.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.106ns (23.503%)  route 0.345ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.654ns (routing 0.309ns, distribution 1.345ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.654     3.649    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X2Y84          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     3.755 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][40]/Q
                         net (fo=1, routed)           0.345     4.100    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[0]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.335 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.347    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.480    
                         clock uncertainty            0.158     3.638    
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.086     3.724    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][129]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.103ns (26.615%)  route 0.284ns (73.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.654ns (routing 0.309ns, distribution 1.345ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.654     3.649    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X0Y109         FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     3.752 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][129]/Q
                         net (fo=1, routed)           0.284     4.036    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[1]
    BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.313 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.325    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.458    
                         clock uncertainty            0.158     3.616    
    BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.103ns (25.369%)  route 0.303ns (74.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.665ns (routing 0.309ns, distribution 1.356ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.665     3.660    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y102         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     3.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][0]/Q
                         net (fo=1, routed)           0.303     4.066    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[0]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.334 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.346    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.479    
                         clock uncertainty            0.158     3.637    
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     3.680    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.107ns (23.414%)  route 0.350ns (76.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.665ns (routing 0.309ns, distribution 1.356ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.665     3.660    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y102         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.107     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][7]/Q
                         net (fo=1, routed)           0.350     4.117    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[7]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.334 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.346    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.479    
                         clock uncertainty            0.158     3.637    
    BITSLICE_RX_TX_X0Y88 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.081     3.718    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][130]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.106ns (24.146%)  route 0.333ns (75.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    3.649ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.654ns (routing 0.309ns, distribution 1.345ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.654     3.649    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X0Y109         FDSE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106     3.755 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][130]/Q
                         net (fo=1, routed)           0.333     4.088    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[2]
    BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.313 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.325    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.458    
                         clock uncertainty            0.158     3.616    
    BITSLICE_RX_TX_X0Y94 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.065     3.681    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.103ns (22.103%)  route 0.363ns (77.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.658ns (routing 0.309ns, distribution 1.349ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.658     3.653    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y84          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     3.756 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][52]/Q
                         net (fo=2, routed)           0.363     4.119    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.336 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.348    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.481    
                         clock uncertainty            0.158     3.639    
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.070     3.709    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.103ns (22.056%)  route 0.364ns (77.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.658ns (routing 0.309ns, distribution 1.349ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.658     3.653    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X1Y84          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     3.756 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][52]/Q
                         net (fo=2, routed)           0.364     4.120    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.336 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.348    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.481    
                         clock uncertainty            0.158     3.639    
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.070     3.709    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.120    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.103ns (20.437%)  route 0.401ns (79.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.656ns (routing 0.309ns, distribution 1.347ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.656     3.651    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X2Y97          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.754 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][4]/Q
                         net (fo=1, routed)           0.401     4.155    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ACT_n[4]
    BITSLICE_RX_TX_X0Y90 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT6[26])
                                                      0.804     3.341 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.353    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X0Y90 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.486    
                         clock uncertainty            0.158     3.644    
    BITSLICE_RX_TX_X0Y90 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.063     3.707    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.104ns (19.512%)  route 0.429ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.658ns (routing 0.309ns, distribution 1.349ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.658     3.653    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X2Y80          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.757 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][46]/Q
                         net (fo=2, routed)           0.429     4.186    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[5]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.335 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.347    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.480    
                         clock uncertainty            0.158     3.638    
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.098     3.736    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           4.186    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.104ns (19.512%)  route 0.429ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.658ns (routing 0.309ns, distribution 1.349ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.658     3.653    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X2Y80          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.757 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][46]/Q
                         net (fo=2, routed)           0.429     4.186    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.740     3.526    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.302 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.537    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.335 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.347    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.133     3.480    
                         clock uncertainty            0.158     3.638    
    BITSLICE_RX_TX_X0Y72 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.098     3.736    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           4.186    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.114ns (6.176%)  route 1.732ns (93.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 6.828 - 3.332 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.867ns (routing 0.335ns, distribution 1.532ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.867     3.653    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X0Y72          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.732     5.499    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.828 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.645    
                         clock uncertainty           -0.158     6.487    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     5.896    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.115ns (6.741%)  route 1.591ns (93.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 6.828 - 3.332 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.903ns (routing 0.335ns, distribution 1.568ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.903     3.689    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X1Y65          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.804 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.591     5.395    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.828 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.645    
                         clock uncertainty           -0.158     6.487    
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     5.908    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.114ns (6.647%)  route 1.601ns (93.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 6.828 - 3.332 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.870ns (routing 0.335ns, distribution 1.535ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.870     3.656    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X0Y74          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.770 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.601     5.371    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.828 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.645    
                         clock uncertainty           -0.158     6.487    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[1])
                                                     -0.585     5.902    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.114ns (6.682%)  route 1.592ns (93.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 6.828 - 3.332 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.868ns (routing 0.335ns, distribution 1.533ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.868     3.654    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X0Y71          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.768 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.592     5.360    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.828 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.645    
                         clock uncertainty           -0.158     6.487    
    BITSLICE_CONTROL_X0Y21
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     5.896    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.114ns (6.698%)  route 1.588ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 6.808 - 3.332 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.901ns (routing 0.335ns, distribution 1.566ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.901     3.687    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X1Y70          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.801 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.588     5.389    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.808 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.625    
                         clock uncertainty           -0.158     6.467    
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     5.955    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.113ns (6.861%)  route 1.534ns (93.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 6.808 - 3.332 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.871ns (routing 0.335ns, distribution 1.536ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.871     3.657    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X0Y73          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.770 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.534     5.304    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.808 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.625    
                         clock uncertainty           -0.158     6.467    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     5.888    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.114ns (6.990%)  route 1.517ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 6.808 - 3.332 ) 
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.867ns (routing 0.335ns, distribution 1.532ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.867     3.653    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X0Y73          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.517     5.284    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.808 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.625    
                         clock uncertainty           -0.158     6.467    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[2])
                                                     -0.591     5.876    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.113ns (6.247%)  route 1.696ns (93.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 6.828 - 3.332 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.862ns (routing 0.335ns, distribution 1.527ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.862     3.648    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.761 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=8, routed)           1.696     5.457    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.828 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.645    
                         clock uncertainty           -0.158     6.487    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.067    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.067    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.117ns (6.514%)  route 1.679ns (93.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 6.828 - 3.332 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.862ns (routing 0.335ns, distribution 1.527ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.862     3.648    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X0Y94          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.679     5.444    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.828 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.645    
                         clock uncertainty           -0.158     6.487    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     6.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.063    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.115ns (6.915%)  route 1.548ns (93.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 6.808 - 3.332 ) 
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.872ns (routing 0.335ns, distribution 1.537ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.872     3.658    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X0Y71          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.773 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.548     5.321    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     5.252    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.327 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.616     6.943    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.950 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.146    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.808 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.184     6.625    
                         clock uncertainty           -0.158     6.467    
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     5.955    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  0.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.104ns (20.155%)  route 0.412ns (79.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.667     3.662    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X2Y119         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.766 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.412     4.178    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.355 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.367    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.184     3.550    
                         clock uncertainty            0.158     3.708    
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     3.753    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.753    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.106ns (23.503%)  route 0.345ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.704ns (routing 0.309ns, distribution 1.395ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.704     3.699    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X2Y132         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     3.805 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.345     4.150    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.379 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.391    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.130     3.521    
                         clock uncertainty            0.158     3.679    
    BITSLICE_RX_TX_X0Y114
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     3.722    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.104ns (23.476%)  route 0.339ns (76.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.685ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.690ns (routing 0.309ns, distribution 1.381ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.690     3.685    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X0Y136         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.789 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.339     4.128    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y117
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.355 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.367    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y117
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.130     3.497    
                         clock uncertainty            0.158     3.655    
    BITSLICE_RX_TX_X0Y117
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     3.700    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.700    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.103ns (18.360%)  route 0.458ns (81.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.667ns (routing 0.309ns, distribution 1.358ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.667     3.662    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X2Y119         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.765 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/Q
                         net (fo=1, routed)           0.458     4.223    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[6]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.355 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.367    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.184     3.550    
                         clock uncertainty            0.158     3.708    
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.063     3.771    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.771    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.104ns (20.676%)  route 0.399ns (79.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.712ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.717ns (routing 0.309ns, distribution 1.408ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.717     3.712    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X1Y125         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     3.816 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.399     4.215    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.358 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.370    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.130     3.500    
                         clock uncertainty            0.158     3.658    
    BITSLICE_RX_TX_X0Y107
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     3.693    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.104ns (17.839%)  route 0.479ns (82.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.705ns (routing 0.309ns, distribution 1.396ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.705     3.700    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X2Y129         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.804 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.479     4.283    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y126
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.381 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.393    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y126
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.130     3.523    
                         clock uncertainty            0.158     3.681    
    BITSLICE_RX_TX_X0Y126
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.070     3.751    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.103ns (19.181%)  route 0.434ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.695ns (routing 0.309ns, distribution 1.386ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.695     3.690    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X2Y133         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     3.793 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.434     4.227    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y120
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.358 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.370    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y120
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.130     3.500    
                         clock uncertainty            0.158     3.658    
    BITSLICE_RX_TX_X0Y120
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.029     3.687    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.106ns (18.996%)  route 0.452ns (81.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.698ns (routing 0.309ns, distribution 1.389ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.698     3.693    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X1Y137         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     3.799 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.452     4.251    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y119
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.359 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.371    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y119
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.130     3.501    
                         clock uncertainty            0.158     3.659    
    BITSLICE_RX_TX_X0Y119
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.049     3.708    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.708    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.103ns (16.170%)  route 0.534ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.680ns (routing 0.309ns, distribution 1.371ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.680     3.675    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X3Y117         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.778 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/Q
                         net (fo=1, routed)           0.534     4.312    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[2]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.355 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.367    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.184     3.550    
                         clock uncertainty            0.158     3.708    
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.060     3.768    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.768    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.103ns (16.144%)  route 0.535ns (83.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    3.678ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.683ns (routing 0.309ns, distribution 1.374ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.920    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.995 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.683     3.678    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X4Y118         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     3.781 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/Q
                         net (fo=1, routed)           0.535     4.316    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[7]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.703    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 f  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=32963, routed)       1.785     3.571    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.347 f  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.582    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.355 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.367    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE                                r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.184     3.550    
                         clock uncertainty            0.158     3.708    
    BITSLICE_RX_TX_X0Y104
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.062     3.770    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           4.316    
  -------------------------------------------------------------------
                         slack                                  0.546    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       32.084ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.977ns  (logic 0.114ns (11.668%)  route 0.863ns (88.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X1Y28          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.863     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X1Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y44          FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.971ns  (logic 0.114ns (11.740%)  route 0.857ns (88.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y36         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.857     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y37          FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                 32.089    

Slack (MET) :             32.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.952ns  (logic 0.114ns (11.975%)  route 0.838ns (88.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y36         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.838     0.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y37          FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 32.111    

Slack (MET) :             32.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.117ns (13.000%)  route 0.783ns (87.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X1Y28          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.783     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X1Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y44          FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.160    

Slack (MET) :             32.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.903ns  (logic 0.114ns (12.625%)  route 0.789ns (87.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y39          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.789     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X3Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y37          FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 32.160    

Slack (MET) :             32.183ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.879ns  (logic 0.114ns (12.969%)  route 0.765ns (87.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X1Y28          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.765     0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X1Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y44          FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 32.183    

Slack (MET) :             32.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.824ns  (logic 0.115ns (13.956%)  route 0.709ns (86.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X0Y28          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.709     0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X0Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y44          FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                 32.236    

Slack (MET) :             32.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.695ns  (logic 0.117ns (16.835%)  route 0.578ns (83.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y36         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.578     0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X4Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y37          FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 32.367    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.693ns  (logic 0.118ns (17.027%)  route 0.575ns (82.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X8Y64          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.575     0.693    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X7Y62          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X7Y62          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    12.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.639ns  (logic 0.117ns (18.310%)  route 0.522ns (81.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X12Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.522     0.639    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X8Y65          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X8Y65          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.603ns  (logic 0.117ns (19.403%)  route 0.486ns (80.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X12Y64         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.486     0.603    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X12Y63         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X12Y63         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.518ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.545ns  (logic 0.118ns (21.651%)  route 0.427ns (78.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X12Y64         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.427     0.545    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X12Y64         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X12Y64         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                 11.518    

Slack (MET) :             11.566ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.496ns  (logic 0.118ns (23.790%)  route 0.378ns (76.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X9Y62          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.378     0.496    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X7Y62          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X7Y62          FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    12.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 11.566    

Slack (MET) :             11.574ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.488ns  (logic 0.116ns (23.770%)  route 0.372ns (76.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X12Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.372     0.488    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X12Y63         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X12Y63         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 11.574    

Slack (MET) :             11.610ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.450ns  (logic 0.117ns (26.000%)  route 0.333ns (74.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X12Y67         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.333     0.450    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X12Y69         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X12Y69         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                 11.610    

Slack (MET) :             11.629ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.434ns  (logic 0.117ns (26.959%)  route 0.317ns (73.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X8Y64          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.317     0.434    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X8Y63          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X8Y63          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 11.629    

Slack (MET) :             11.675ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.387ns  (logic 0.117ns (30.233%)  route 0.270ns (69.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X8Y64          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.270     0.387    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X8Y64          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X8Y64          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 11.675    

Slack (MET) :             11.702ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.361ns  (logic 0.117ns (32.410%)  route 0.244ns (67.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X9Y62          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.244     0.361    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X10Y62         FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X10Y62         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                 11.702    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout0 rise@3.332ns)
  Data Path Delay:        0.944ns  (logic 0.114ns (12.076%)  route 0.830ns (87.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 10.298 - 6.664 ) 
    Source Clock Delay      (SCD):    3.656ns = ( 6.988 - 3.332 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.870ns (routing 0.335ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.309ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     3.332    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.874 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.964    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.964 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     4.829    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     4.598 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     5.035    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.118 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       1.870     6.988    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X2Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     7.102 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.830     7.932    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X0Y15          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     6.664    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372     8.584    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.659 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        1.639    10.298    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X0Y15          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.283    10.016    
                         clock uncertainty           -0.179     9.837    
    SLICE_X0Y15          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.897    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.190ns  (logic 0.114ns (9.580%)  route 1.076ns (90.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/C
    SLICE_X6Y55          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/Q
                         net (fo=1, routed)           1.076     1.190    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[3]
    SLICE_X6Y50          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y50          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.846ns  (logic 0.114ns (13.475%)  route 0.732ns (86.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
    SLICE_X2Y53          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/Q
                         net (fo=1, routed)           0.732     0.846    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[1]
    SLICE_X9Y46          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X9Y46          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.723ns  (logic 0.118ns (16.321%)  route 0.605ns (83.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X6Y44          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.605     0.723    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[31]
    SLICE_X6Y44          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X6Y44          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.722ns  (logic 0.117ns (16.205%)  route 0.605ns (83.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[10]/C
    SLICE_X5Y45          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[10]/Q
                         net (fo=1, routed)           0.605     0.722    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[10]
    SLICE_X5Y45          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y45          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.721ns  (logic 0.118ns (16.366%)  route 0.603ns (83.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/C
    SLICE_X5Y52          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[5]/Q
                         net (fo=1, routed)           0.603     0.721    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[5]
    SLICE_X5Y52          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y52          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.692ns  (logic 0.117ns (16.908%)  route 0.575ns (83.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
    SLICE_X8Y48          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/Q
                         net (fo=1, routed)           0.575     0.692    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X5Y51          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y51          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.684ns  (logic 0.114ns (16.667%)  route 0.570ns (83.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49                                       0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
    SLICE_X9Y49          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/Q
                         net (fo=1, routed)           0.570     0.684    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[13]
    SLICE_X5Y45          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y45          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.679ns  (logic 0.117ns (17.231%)  route 0.562ns (82.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
    SLICE_X10Y54         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/Q
                         net (fo=1, routed)           0.562     0.679    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[14]
    SLICE_X5Y51          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y51          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.658ns  (logic 0.117ns (17.781%)  route 0.541ns (82.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54                                      0.000     0.000 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
    SLICE_X10Y54         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/Q
                         net (fo=1, routed)           0.541     0.658    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[15]
    SLICE_X5Y51          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y51          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  4.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.049ns (10.746%)  route 0.407ns (89.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.775ns (routing 0.127ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.142ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.115    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=32963, routed)       0.775     1.917    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X2Y13          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.966 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.407     2.373    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X0Y15          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.936    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y36         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1746, routed)        0.908     1.875    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X0Y15          FDRE                                         r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.222     2.096    
                         clock uncertainty            0.179     2.275    
    SLICE_X0Y15          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.331    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  xdma_0_axi_aclk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.319ns (11.284%)  route 2.508ns (88.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 6.174 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.486ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.268     5.346    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X88Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.845     6.174    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y0          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]/C
                         clock pessimism              0.000     6.174    
                         clock uncertainty           -0.035     6.139    
    SLICE_X88Y0          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.056    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.319ns (11.328%)  route 2.497ns (88.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.486ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.257     5.335    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X88Y1          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.850     6.179    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y1          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
                         clock pessimism              0.000     6.179    
                         clock uncertainty           -0.035     6.144    
    SLICE_X88Y1          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.061    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.038%)  route 2.331ns (87.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 6.136 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.486ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.091     5.169    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.807     6.136    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/C
                         clock pessimism              0.000     6.136    
                         clock uncertainty           -0.035     6.101    
    SLICE_X87Y29         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqdone_q_reg
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.038%)  route 2.331ns (87.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 6.136 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.486ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.091     5.169    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.807     6.136    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/C
                         clock pessimism              0.000     6.136    
                         clock uncertainty           -0.035     6.101    
    SLICE_X87Y29         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.038%)  route 2.331ns (87.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 6.136 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.486ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.091     5.169    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.807     6.136    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/C
                         clock pessimism              0.000     6.136    
                         clock uncertainty           -0.035     6.101    
    SLICE_X87Y29         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.038%)  route 2.331ns (87.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 6.136 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.486ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.091     5.169    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.807     6.136    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X87Y29         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/C
                         clock pessimism              0.000     6.136    
                         clock uncertainty           -0.035     6.101    
    SLICE_X87Y29         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     6.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.319ns (11.850%)  route 2.373ns (88.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.486ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.133     5.211    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X88Y2          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.850     6.179    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y2          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                         clock pessimism              0.000     6.179    
                         clock uncertainty           -0.035     6.144    
    SLICE_X88Y2          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.061    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.319ns (11.850%)  route 2.373ns (88.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.486ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.133     5.211    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X88Y2          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.850     6.179    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y2          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]/C
                         clock pessimism              0.000     6.179    
                         clock uncertainty           -0.035     6.144    
    SLICE_X88Y2          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.061    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.319ns (11.850%)  route 2.373ns (88.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.486ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.133     5.211    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X88Y2          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.850     6.179    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X88Y2          FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]/C
                         clock pessimism              0.000     6.179    
                         clock uncertainty           -0.035     6.144    
    SLICE_X88Y2          FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     6.061    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.319ns (11.961%)  route 2.348ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 6.180 - 4.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.527ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.486ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.122     2.519    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.633 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.240     2.873    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[2]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.078 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.108     5.186    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/SR[0]
    SLICE_X91Y19         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.851     6.180    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X91Y19         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                         clock pessimism              0.000     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X91Y19         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.062    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  0.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.103ns (30.117%)  route 0.239ns (69.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.328ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.197     1.428    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X99Y43         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.143     1.308    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X99Y43         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
                         clock pessimism              0.000     1.308    
    SLICE_X99Y43         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.313    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.103ns (30.117%)  route 0.239ns (69.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.328ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.197     1.428    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X99Y43         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.143     1.308    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X99Y43         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[27]/C
                         clock pessimism              0.000     1.308    
    SLICE_X99Y43         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.313    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.103ns (30.205%)  route 0.238ns (69.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.328ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.196     1.427    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X98Y43         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.139     1.304    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X98Y43         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]/C
                         clock pessimism              0.000     1.304    
    SLICE_X98Y43         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.309    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.103ns (29.598%)  route 0.245ns (70.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.328ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.203     1.434    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X99Y44         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.144     1.309    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X99Y44         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
                         clock pessimism              0.000     1.309    
    SLICE_X99Y44         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.314    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.103ns (29.683%)  route 0.244ns (70.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.328ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.202     1.433    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X98Y44         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.140     1.305    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X98Y44         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                         clock pessimism              0.000     1.305    
    SLICE_X98Y44         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.310    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.103ns (29.683%)  route 0.244ns (70.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.328ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.202     1.433    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X98Y44         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.140     1.305    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X98Y44         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
                         clock pessimism              0.000     1.305    
    SLICE_X98Y44         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.310    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.103ns (27.394%)  route 0.273ns (72.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.328ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.231     1.462    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X97Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.136     1.301    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X97Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]/C
                         clock pessimism              0.000     1.301    
    SLICE_X97Y45         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.306    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.103ns (27.467%)  route 0.272ns (72.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.328ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.230     1.461    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X96Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.132     1.297    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X96Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                         clock pessimism              0.000     1.297    
    SLICE_X96Y45         FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.302    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.103ns (27.467%)  route 0.272ns (72.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.328ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.230     1.461    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/SR[0]
    SLICE_X96Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.132     1.297    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/CLK
    SLICE_X96Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
                         clock pessimism              0.000     1.297    
    SLICE_X96Y45         FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.302    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.103ns (27.467%)  route 0.272ns (72.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.277ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.328ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.968     1.086    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y44         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.134 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.042     1.176    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_24607_[0]
    SLICE_X97Y44         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.231 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.230     1.461    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X96Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=2086, routed)        1.132     1.297    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X96Y45         FDRE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]/C
                         clock pessimism              0.000     1.297    
    SLICE_X96Y45         FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.302    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  xdma_0_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.428ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.964ns  (logic 0.117ns (12.137%)  route 0.847ns (87.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X43Y44         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.847     0.964    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X42Y44         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X42Y44         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.922ns  (logic 0.114ns (12.364%)  route 0.808ns (87.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X42Y73         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.808     0.922    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X42Y73         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X42Y73         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.890ns  (logic 0.117ns (13.146%)  route 0.773ns (86.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X46Y93         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.773     0.890    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X43Y93         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X43Y93         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.849ns  (logic 0.114ns (13.428%)  route 0.735ns (86.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X44Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.735     0.849    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X43Y64         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X43Y64         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.846ns  (logic 0.114ns (13.475%)  route 0.732ns (86.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X43Y44         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.732     0.846    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X44Y46         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X44Y46         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.395    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.841ns  (logic 0.114ns (13.555%)  route 0.727ns (86.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75                                      0.000     0.000 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X35Y75         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.727     0.841    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X35Y75         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X35Y75         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.392    design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.837ns  (logic 0.117ns (13.978%)  route 0.720ns (86.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X44Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.720     0.837    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X45Y62         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X45Y62         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.395    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.835ns  (logic 0.114ns (13.653%)  route 0.721ns (86.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X45Y94         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.721     0.835    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X45Y94         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.394    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.827ns  (logic 0.118ns (14.268%)  route 0.709ns (85.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X33Y77         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.709     0.827    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X31Y77         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X31Y77         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.392    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             xdma_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (MaxDelay Path 3.332ns)
  Data Path Delay:        0.825ns  (logic 0.117ns (14.182%)  route 0.708ns (85.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.332ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53                                      0.000     0.000 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X39Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.708     0.825    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X40Y53         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.332     3.332    
    SLICE_X40Y53         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     3.394    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  2.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.467ns (30.825%)  route 1.048ns (69.175%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 37.764 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.309ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.502     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.575    37.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.951    38.715    
                         clock uncertainty           -0.035    38.680    
    SLICE_X15Y92         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    38.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.467ns (30.825%)  route 1.048ns (69.175%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 37.764 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.309ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.502     7.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.575    37.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.951    38.715    
                         clock uncertainty           -0.035    38.680    
    SLICE_X15Y92         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    38.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    

Slack (MET) :             31.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.467ns (30.948%)  route 1.042ns (69.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 37.763 - 33.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.335ns, distribution 1.485ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.309ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.977     3.977    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.820     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.994 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.323     6.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X20Y92         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     6.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.223     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X20Y91         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     6.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.496     7.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.114    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         1.574    37.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.951    38.714    
                         clock uncertainty           -0.035    38.679    
    SLICE_X15Y92         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    38.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 31.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.142ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.804     3.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.799     2.807    
    SLICE_X1Y28          FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.142ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.804     3.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.799     2.807    
    SLICE_X1Y28          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.142ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.804     3.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.799     2.807    
    SLICE_X1Y28          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.142ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.145     2.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.804     3.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.799     2.807    
    SLICE_X1Y28          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.142ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.806     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.799     2.809    
    SLICE_X1Y28          FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.142ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.806     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.799     2.809    
    SLICE_X1Y28          FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.142ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.806     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.799     2.809    
    SLICE_X1Y28          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.142ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.806     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.799     2.809    
    SLICE_X1Y28          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.142ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X1Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.806     3.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X1Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.799     2.809    
    SLICE_X1Y28          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.839ns
  Clock Net Delay (Source):      0.664ns (routing 0.127ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.142ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.664     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y28          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.779 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.134     2.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X0Y28          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=490, routed)         0.801     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X0Y28          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.839     2.764    
    SLICE_X0Y28          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.115ns (7.765%)  route 1.366ns (92.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 16.988 - 13.328 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.335ns, distribution 1.612ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.309ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.947     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X18Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.814 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.366     5.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y58          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.692    16.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y58          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.191    16.798    
                         clock uncertainty           -0.064    16.734    
    SLICE_X6Y58          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    16.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         16.652    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                 11.472    

Slack (MET) :             11.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.115ns (8.443%)  route 1.247ns (91.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 17.022 - 13.328 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.335ns, distribution 1.612ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.309ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.947     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X18Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.814 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.247     5.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.726    17.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.191    16.832    
                         clock uncertainty           -0.064    16.768    
    SLICE_X20Y58         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    16.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         16.686    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                 11.625    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.253ns (17.521%)  route 1.191ns (82.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 17.000 - 13.328 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 0.335ns, distribution 1.547ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.309ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.882     3.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.363     4.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y54          LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.828     5.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X10Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.704    17.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.126    16.874    
                         clock uncertainty           -0.064    16.810    
    SLICE_X10Y44         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    16.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.253ns (17.521%)  route 1.191ns (82.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 17.000 - 13.328 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 0.335ns, distribution 1.547ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.309ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.882     3.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.363     4.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y54          LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.828     5.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X10Y44         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.704    17.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.126    16.874    
                         clock uncertainty           -0.064    16.810    
    SLICE_X10Y44         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082    16.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.114ns (7.798%)  route 1.348ns (92.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 17.004 - 13.328 ) 
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.335ns, distribution 1.581ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.309ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.916     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.348     5.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X10Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.708    17.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X10Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.057    16.948    
                         clock uncertainty           -0.064    16.884    
    SLICE_X10Y48         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    16.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                 11.672    

Slack (MET) :             11.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.115ns (9.372%)  route 1.112ns (90.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 17.022 - 13.328 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.335ns, distribution 1.612ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.309ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.947     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X18Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.814 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.112     4.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.726    17.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.191    16.832    
                         clock uncertainty           -0.064    16.768    
    SLICE_X20Y59         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    16.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         16.686    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 11.760    

Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.253ns (21.066%)  route 0.948ns (78.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.625ns = ( 16.953 - 13.328 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    -0.061ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 0.335ns, distribution 1.547ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.309ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.882     3.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.363     4.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y54          LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.585     4.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X2Y56          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.657    16.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.061    16.892    
                         clock uncertainty           -0.064    16.828    
    SLICE_X2Y56          FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    16.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.746    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                 11.911    

Slack (MET) :             11.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.114ns (11.144%)  route 0.909ns (88.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 16.951 - 13.328 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.335ns, distribution 1.544ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.309ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.879     3.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X1Y69          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.909     4.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y48          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.655    16.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y48          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.191    16.761    
                         clock uncertainty           -0.064    16.697    
    SLICE_X0Y48          FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    16.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 11.961    

Slack (MET) :             11.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.114ns (11.144%)  route 0.909ns (88.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 16.951 - 13.328 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.335ns, distribution 1.544ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.309ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.879     3.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X1Y69          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.909     4.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y48          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.655    16.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y48          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.191    16.761    
                         clock uncertainty           -0.064    16.697    
    SLICE_X0Y48          FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082    16.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 11.961    

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.114ns (11.133%)  route 0.910ns (88.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 16.949 - 13.328 ) 
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.335ns, distribution 1.581ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.309ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.403     1.669    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.916     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.910     4.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X0Y44          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    13.328    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.345    15.221    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.296 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.653    16.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X0Y44          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.126    16.824    
                         clock uncertainty           -0.064    16.759    
    SLICE_X0Y44          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    16.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                 11.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.223     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.913     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.161     2.039    
    SLICE_X1Y63          FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.049ns (17.818%)  route 0.226ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.142ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.226     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.915     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.161     2.041    
    SLICE_X1Y63          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.049ns (17.818%)  route 0.226ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.142ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.166     1.114    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.782     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.226     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y63          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  design_1_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.208     0.935    design_1_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  design_1_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.915     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y63          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.161     2.041    
    SLICE_X1Y63          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_refclk_clk_p
  To Clock:  pcie_refclk_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        9.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.487     3.386    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.330    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.332    12.662    
                         clock uncertainty           -0.035    12.627    
    SLICE_X98Y33         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.545    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.487     3.386    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.330    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.332    12.662    
                         clock uncertainty           -0.035    12.627    
    SLICE_X98Y33         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.545    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.487     3.386    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.330    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism              0.332    12.662    
                         clock uncertainty           -0.035    12.627    
    SLICE_X98Y33         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.545    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.487     3.386    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.330    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.332    12.662    
                         clock uncertainty           -0.035    12.627    
    SLICE_X98Y33         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.545    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.487     3.386    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.330    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.332    12.662    
                         clock uncertainty           -0.035    12.627    
    SLICE_X98Y33         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.545    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.114ns (18.968%)  route 0.487ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 12.330 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.639ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.487     3.386    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDPE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.794    12.330    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism              0.332    12.662    
                         clock uncertainty           -0.035    12.627    
    SLICE_X98Y33         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082    12.545    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.167ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.114ns (19.289%)  route 0.477ns (80.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.328 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.477     3.376    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDPE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.328    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.332    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y33         FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    12.543    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  9.167    

Slack (MET) :             9.167ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.114ns (19.289%)  route 0.477ns (80.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.328 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.639ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.477     3.376    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.792    12.328    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.332    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X98Y33         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    12.543    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  9.167    

Slack (MET) :             9.169ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.114ns (19.224%)  route 0.479ns (80.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 12.332 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.479     3.378    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.332    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.332    12.664    
                         clock uncertainty           -0.035    12.629    
    SLICE_X99Y33         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    12.547    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  9.169    

Slack (MET) :             9.169ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_refclk_clk_p rise@10.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.114ns (19.224%)  route 0.479ns (80.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 12.332 - 10.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.639ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.362     0.362 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.444    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.759 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         2.026     2.785    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.899 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.479     3.378    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y33         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X0Y1                                 0.000    10.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.207    10.207 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.253    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.536 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.796    12.332    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y33         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.332    12.664    
                         clock uncertainty           -0.035    12.629    
    SLICE_X99Y33         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    12.547    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  9.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.218     1.462    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.512    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.226     1.286    
    SLICE_X99Y34         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.291    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.218     1.462    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.512    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism             -0.226     1.286    
    SLICE_X99Y34         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.291    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.218     1.462    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.512    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.226     1.286    
    SLICE_X99Y34         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.291    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.224     1.468    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.515    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.226     1.289    
    SLICE_X99Y34         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.224     1.468    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.515    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.226     1.289    
    SLICE_X99Y34         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.224     1.468    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.515    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.226     1.289    
    SLICE_X99Y34         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.224     1.468    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.515    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.226     1.289    
    SLICE_X99Y34         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.406ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.224     1.468    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.098     1.515    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.226     1.289    
    SLICE_X99Y34         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.294    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.222     1.466    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.512    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.226     1.286    
    SLICE_X98Y34         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.291    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (removal check against rising-edge clock pcie_refclk_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_refclk_clk_p rise@0.000ns - pcie_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      0.913ns (routing 0.358ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.164     0.164 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.182    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.282 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         0.913     1.195    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X97Y37         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y37         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.244 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.222     1.466    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X98Y34         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y1                                 0.000     0.000 r  pcie_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X0Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.252     0.252 r  design_1_i/util_ds_buf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.287    design_1_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.417 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=237, routed)         1.095     1.512    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X98Y34         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.226     1.286    
    SLICE_X98Y34         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.291    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xdma_0_axi_aclk
  To Clock:  xdma_0_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.115ns (3.386%)  route 3.281ns (96.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 6.149 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.478ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.281     5.831    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X60Y123        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.820     6.149    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X60Y123        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]/C
                         clock pessimism              0.117     6.266    
                         clock uncertainty           -0.035     6.231    
    SLICE_X60Y123        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     6.149    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[2]
  -------------------------------------------------------------------
                         required time                          6.149    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.115ns (3.380%)  route 3.287ns (96.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 6.105 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.478ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.287     5.837    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X63Y100        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.776     6.105    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X63Y100        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3/C
                         clock pessimism              0.175     6.280    
                         clock uncertainty           -0.035     6.245    
    SLICE_X63Y100        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.163    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.115ns (3.380%)  route 3.287ns (96.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 6.105 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.478ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.287     5.837    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X63Y100        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.776     6.105    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X63Y100        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3/C
                         clock pessimism              0.175     6.280    
                         clock uncertainty           -0.035     6.245    
    SLICE_X63Y100        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     6.163    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.115ns (3.544%)  route 3.130ns (96.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 6.179 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.478ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.130     5.680    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X94Y91         FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.850     6.179    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X94Y91         FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3/C
                         clock pessimism              0.187     6.366    
                         clock uncertainty           -0.035     6.331    
    SLICE_X94Y91         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     6.249    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__9/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.115ns (3.594%)  route 3.085ns (96.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 6.197 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.478ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.085     5.635    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X94Y101        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__9/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.868     6.197    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X94Y101        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__9/C
                         clock pessimism              0.187     6.384    
                         clock uncertainty           -0.035     6.349    
    SLICE_X94Y101        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     6.267    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__9
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.115ns (3.635%)  route 3.049ns (96.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 6.241 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.478ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.049     5.599    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X93Y129        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.912     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X93Y129        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/C
                         clock pessimism              0.117     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X93Y129        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.115ns (3.635%)  route 3.049ns (96.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 6.241 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.478ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.049     5.599    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X93Y129        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.912     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X93Y129        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/C
                         clock pessimism              0.117     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X93Y129        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.115ns (3.635%)  route 3.049ns (96.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 6.241 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.478ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.049     5.599    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X93Y129        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.912     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X93Y129        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/C
                         clock pessimism              0.117     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X93Y129        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.115ns (3.635%)  route 3.049ns (96.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 6.241 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.478ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.049     5.599    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X93Y129        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.912     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X93Y129        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5/C
                         clock pessimism              0.117     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X93Y129        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.082     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__6/PRE
                            (recovery check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (xdma_0_axi_aclk rise@4.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.115ns (3.635%)  route 3.049ns (96.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 6.241 - 4.000 ) 
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.527ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.478ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       2.038     2.435    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.550 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          3.049     5.599    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X93Y129        FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__6/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.912     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X93Y129        FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__6/C
                         clock pessimism              0.117     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X93Y129        FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.082     6.241    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__6
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.049ns (17.014%)  route 0.239ns (82.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      0.960ns (routing 0.277ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.317ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.960     1.078    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y43         FDSE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.127 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.239     1.366    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X97Y44         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.151     1.316    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.179     1.137    
    SLICE_X97Y44         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.142    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.049ns (17.014%)  route 0.239ns (82.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      0.960ns (routing 0.277ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.317ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.960     1.078    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X96Y43         FDSE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y43         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.127 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.239     1.366    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X97Y44         FDCE                                         f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.151     1.316    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X97Y44         FDCE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.179     1.137    
    SLICE_X97Y44         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.142    design_1_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.049ns (14.540%)  route 0.288ns (85.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.904ns (routing 0.277ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.317ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.904     1.022    design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X85Y29         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.071 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=41, routed)          0.288     1.359    design_1_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X82Y37         FDCE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.100     1.265    design_1_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X82Y37         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/C
                         clock pessimism             -0.151     1.114    
    SLICE_X82Y37         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.119    design_1_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.049ns (14.583%)  route 0.287ns (85.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.904ns (routing 0.277ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.317ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.904     1.022    design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X85Y29         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.071 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=41, routed)          0.287     1.358    design_1_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X83Y37         FDCE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.098     1.263    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X83Y37         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/C
                         clock pessimism             -0.151     1.112    
    SLICE_X83Y37         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.117    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.049ns (14.583%)  route 0.287ns (85.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.904ns (routing 0.277ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.317ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.904     1.022    design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X85Y29         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.071 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=41, routed)          0.287     1.358    design_1_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X83Y37         FDCE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.098     1.263    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X83Y37         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/C
                         clock pessimism             -0.151     1.112    
    SLICE_X83Y37         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.117    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.049ns (12.827%)  route 0.333ns (87.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.904ns (routing 0.277ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.317ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.904     1.022    design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X85Y29         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.071 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=41, routed)          0.333     1.404    design_1_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X84Y39         FDCE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.094     1.259    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X84Y39         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12/C
                         clock pessimism             -0.151     1.108    
    SLICE_X84Y39         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.113    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.049ns (10.448%)  route 0.420ns (89.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.904ns (routing 0.277ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.317ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.904     1.022    design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X85Y29         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.071 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=41, routed)          0.420     1.491    design_1_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X89Y31         FDCE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.110     1.275    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X89Y31         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15/C
                         clock pessimism             -0.151     1.124    
    SLICE_X89Y31         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.129    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13/CLR
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.049ns (10.606%)  route 0.413ns (89.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.904ns (routing 0.277ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.317ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.904     1.022    design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_clk
    SLICE_X85Y29         FDPE                                         r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.071 f  design_1_i/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=41, routed)          0.413     1.484    design_1_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X80Y40         FDCE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.084     1.249    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X80Y40         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13/C
                         clock pessimism             -0.151     1.098    
    SLICE_X80Y40         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.103    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__2/PRE
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.049ns (10.000%)  route 0.441ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.888ns (routing 0.277ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.317ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.888     1.006    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.055 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          0.441     1.496    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X66Y97         FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__2/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.044     1.209    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X66Y97         FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__2/C
                         clock pessimism             -0.141     1.068    
    SLICE_X66Y97         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.073    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]/PRE
                            (removal check against rising-edge clock xdma_0_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xdma_0_axi_aclk rise@0.000ns - xdma_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.049ns (8.277%)  route 0.543ns (91.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.888ns (routing 0.277ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.317ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       0.888     1.006    design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X78Y81         FDCE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.055 r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=74, routed)          0.543     1.598    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[2]_rep__4_0[0]
    SLICE_X64Y51         FDPE                                         f  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xdma_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  design_1_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=50241, routed)       1.088     1.253    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X64Y51         FDPE                                         r  design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]/C
                         clock pessimism             -0.087     1.166    
    SLICE_X64Y51         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.171    design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.427    





