-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv1DMac_new397 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of Conv1DMac_new397 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv25_1000000 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv25_1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_const_lv16_4000 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv9_FF : STD_LOGIC_VECTOR (8 downto 0) := "011111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_FE : STD_LOGIC_VECTOR (7 downto 0) := "11111110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal weights11_m_weights_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights11_m_weights_3_ce0 : STD_LOGIC;
    signal weights11_m_weights_3_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights11_m_weights_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights11_m_weights_2_ce0 : STD_LOGIC;
    signal weights11_m_weights_2_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights11_m_weights_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights11_m_weights_1_ce0 : STD_LOGIC;
    signal weights11_m_weights_1_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights11_m_weights_s_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights11_m_weights_s_ce0 : STD_LOGIC;
    signal weights11_m_weights_s_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_flatten_reg_1470 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1470_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal tmp_226_reg_1497 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_reg_1497_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten2_reg_211 : STD_LOGIC_VECTOR (24 downto 0);
    signal indvar_flatten_reg_222 : STD_LOGIC_VECTOR (15 downto 0);
    signal nm_reg_233 : STD_LOGIC_VECTOR (6 downto 0);
    signal sf_reg_244 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond_flatten_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_flatten_reg_1470_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_293_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal nm_t_mid2_fu_387_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_t_mid2_reg_1479 : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_t_mid2_reg_1479_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_t_mid2_reg_1479_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_t_mid2_reg_1479_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_mid2_fu_395_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_206_fu_407_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_206_reg_1492 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_226_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_reg_1497_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_reg_1497_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_2_fu_419_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_next_fu_431_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_reg_1531 : STD_LOGIC_VECTOR (7 downto 0);
    signal weights11_m_weights_5_reg_1536 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights11_m_weights_7_reg_1541 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights11_m_weights_9_reg_1546 : STD_LOGIC_VECTOR (4 downto 0);
    signal weights11_m_weights_11_reg_1551 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp1_fu_532_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_reg_1556 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp2_fu_621_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp2_reg_1561 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp3_fu_710_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp3_reg_1566 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp4_fu_799_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp4_reg_1571 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal tmp_207_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal macRegisters_0_V_7_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_0_V_fu_820_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_1_V_7_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_1_V_fu_829_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_2_V_7_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_2_V_fu_838_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_3_V_7_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_3_V_fu_847_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_275_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_flatten2_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_279_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_887_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nm_mid_fu_305_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_235_mid_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_863_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nm_2_fu_347_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_992_fu_367_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_234_mid1_fu_371_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_234_mid_fu_313_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal nm_t_mid_fu_321_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sf_mid2_fu_359_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_234_mid2_fu_379_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sf_cast1_fu_403_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal indvar_flatten_op_fu_425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_452_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_08_cast_cast_fu_446_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_s_fu_452_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_s_fu_452_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_994_fu_466_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_996_fu_488_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_993_fu_458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_fu_498_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_209_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_211_fu_508_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_212_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_995_fu_480_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_2_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_cast_fu_476_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_213_cast_fu_528_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_1_fu_541_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_541_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_1_fu_541_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_998_fu_555_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1000_fu_577_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_997_fu_547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_fu_587_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_215_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_597_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_279_1_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_999_fu_569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_2_1_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_93_1_cast_fu_565_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_280_1_cast_fu_617_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_2_fu_630_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_630_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_2_fu_630_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1002_fu_644_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1004_fu_666_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1001_fu_636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_220_fu_676_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_219_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_fu_686_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_279_2_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1003_fu_658_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_2_2_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_93_2_cast_fu_654_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_280_2_cast_fu_706_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_3_fu_719_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_fu_719_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_3_fu_719_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1006_fu_733_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1008_fu_755_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1005_fu_725_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_224_fu_765_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_223_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_fu_775_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_279_3_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1007_fu_747_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_2_3_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_93_3_cast_fu_743_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_280_3_cast_fu_795_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_cast_fu_817_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_cast_fu_826_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_cast_fu_835_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_cast_fu_844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_159_fu_873_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_fu_1012_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_161_fu_1151_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_fu_1290_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_3_fu_1423_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_2_fu_1284_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_1_fu_1145_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_1006_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component computeS3_mux_646yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (7 downto 0);
        din26 : IN STD_LOGIC_VECTOR (7 downto 0);
        din27 : IN STD_LOGIC_VECTOR (7 downto 0);
        din28 : IN STD_LOGIC_VECTOR (7 downto 0);
        din29 : IN STD_LOGIC_VECTOR (7 downto 0);
        din30 : IN STD_LOGIC_VECTOR (7 downto 0);
        din31 : IN STD_LOGIC_VECTOR (7 downto 0);
        din32 : IN STD_LOGIC_VECTOR (7 downto 0);
        din33 : IN STD_LOGIC_VECTOR (7 downto 0);
        din34 : IN STD_LOGIC_VECTOR (7 downto 0);
        din35 : IN STD_LOGIC_VECTOR (7 downto 0);
        din36 : IN STD_LOGIC_VECTOR (7 downto 0);
        din37 : IN STD_LOGIC_VECTOR (7 downto 0);
        din38 : IN STD_LOGIC_VECTOR (7 downto 0);
        din39 : IN STD_LOGIC_VECTOR (7 downto 0);
        din40 : IN STD_LOGIC_VECTOR (7 downto 0);
        din41 : IN STD_LOGIC_VECTOR (7 downto 0);
        din42 : IN STD_LOGIC_VECTOR (7 downto 0);
        din43 : IN STD_LOGIC_VECTOR (7 downto 0);
        din44 : IN STD_LOGIC_VECTOR (7 downto 0);
        din45 : IN STD_LOGIC_VECTOR (7 downto 0);
        din46 : IN STD_LOGIC_VECTOR (7 downto 0);
        din47 : IN STD_LOGIC_VECTOR (7 downto 0);
        din48 : IN STD_LOGIC_VECTOR (7 downto 0);
        din49 : IN STD_LOGIC_VECTOR (7 downto 0);
        din50 : IN STD_LOGIC_VECTOR (7 downto 0);
        din51 : IN STD_LOGIC_VECTOR (7 downto 0);
        din52 : IN STD_LOGIC_VECTOR (7 downto 0);
        din53 : IN STD_LOGIC_VECTOR (7 downto 0);
        din54 : IN STD_LOGIC_VECTOR (7 downto 0);
        din55 : IN STD_LOGIC_VECTOR (7 downto 0);
        din56 : IN STD_LOGIC_VECTOR (7 downto 0);
        din57 : IN STD_LOGIC_VECTOR (7 downto 0);
        din58 : IN STD_LOGIC_VECTOR (7 downto 0);
        din59 : IN STD_LOGIC_VECTOR (7 downto 0);
        din60 : IN STD_LOGIC_VECTOR (7 downto 0);
        din61 : IN STD_LOGIC_VECTOR (7 downto 0);
        din62 : IN STD_LOGIC_VECTOR (7 downto 0);
        din63 : IN STD_LOGIC_VECTOR (7 downto 0);
        din64 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Conv1DMac_new397_udo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component Conv1DMac_new397_vdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component Conv1DMac_new397_wdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component Conv1DMac_new397_xdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;



begin
    weights11_m_weights_3_U : component Conv1DMac_new397_udo
    generic map (
        DataWidth => 5,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights11_m_weights_3_address0,
        ce0 => weights11_m_weights_3_ce0,
        q0 => weights11_m_weights_3_q0);

    weights11_m_weights_2_U : component Conv1DMac_new397_vdy
    generic map (
        DataWidth => 5,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights11_m_weights_2_address0,
        ce0 => weights11_m_weights_2_ce0,
        q0 => weights11_m_weights_2_q0);

    weights11_m_weights_1_U : component Conv1DMac_new397_wdI
    generic map (
        DataWidth => 5,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights11_m_weights_1_address0,
        ce0 => weights11_m_weights_1_ce0,
        q0 => weights11_m_weights_1_q0);

    weights11_m_weights_s_U : component Conv1DMac_new397_xdS
    generic map (
        DataWidth => 5,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights11_m_weights_s_address0,
        ce0 => weights11_m_weights_s_ce0,
        q0 => weights11_m_weights_s_q0);

    computeS3_mux_646yd2_U27 : component computeS3_mux_646yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_FE,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_FF,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_1,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_0,
        din39 => ap_const_lv8_FF,
        din40 => ap_const_lv8_0,
        din41 => ap_const_lv8_0,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_0,
        din44 => ap_const_lv8_1,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_0,
        din47 => ap_const_lv8_0,
        din48 => ap_const_lv8_0,
        din49 => ap_const_lv8_0,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_0,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_0,
        din60 => ap_const_lv8_0,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_1,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1479_pp0_iter3_reg,
        dout => tmp_159_fu_873_p66);

    computeS3_mux_646yd2_U28 : component computeS3_mux_646yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_0,
        din39 => ap_const_lv8_0,
        din40 => ap_const_lv8_0,
        din41 => ap_const_lv8_1,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_0,
        din44 => ap_const_lv8_0,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_FF,
        din47 => ap_const_lv8_0,
        din48 => ap_const_lv8_1,
        din49 => ap_const_lv8_0,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_0,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_0,
        din60 => ap_const_lv8_0,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_0,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1479_pp0_iter3_reg,
        dout => tmp_160_fu_1012_p66);

    computeS3_mux_646yd2_U29 : component computeS3_mux_646yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_FF,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_0,
        din39 => ap_const_lv8_0,
        din40 => ap_const_lv8_0,
        din41 => ap_const_lv8_0,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_0,
        din44 => ap_const_lv8_0,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_0,
        din47 => ap_const_lv8_0,
        din48 => ap_const_lv8_0,
        din49 => ap_const_lv8_0,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_0,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_0,
        din60 => ap_const_lv8_0,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_0,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1479_pp0_iter3_reg,
        dout => tmp_161_fu_1151_p66);

    computeS3_mux_646yd2_U30 : component computeS3_mux_646yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_1,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_1,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_1,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_0,
        din39 => ap_const_lv8_0,
        din40 => ap_const_lv8_0,
        din41 => ap_const_lv8_0,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_0,
        din44 => ap_const_lv8_0,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_0,
        din47 => ap_const_lv8_0,
        din48 => ap_const_lv8_0,
        din49 => ap_const_lv8_0,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_0,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_0,
        din60 => ap_const_lv8_0,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_0,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1479_pp0_iter3_reg,
        dout => tmp_162_fu_1290_p66);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten2_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_287_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten2_reg_211 <= indvar_flatten_next1_fu_293_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten2_reg_211 <= ap_const_lv25_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_287_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_222 <= indvar_flatten_next_fu_431_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_222 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    macRegisters_0_V_7_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_0_V_7_fu_130 <= macRegisters_0_V_fu_820_p2;
            elsif ((((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_0_V_7_fu_130 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_1_V_7_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_1_V_7_fu_134 <= macRegisters_1_V_fu_829_p2;
            elsif ((((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_1_V_7_fu_134 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_2_V_7_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_2_V_7_fu_138 <= macRegisters_2_V_fu_838_p2;
            elsif ((((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_2_V_7_fu_138 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_3_V_7_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_3_V_7_fu_142 <= macRegisters_3_V_fu_847_p2;
            elsif ((((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                macRegisters_3_V_7_fu_142 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    nm_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_287_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                nm_reg_233 <= nm_mid2_fu_395_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nm_reg_233 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    sf_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_287_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                sf_reg_244 <= sf_2_fu_419_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sf_reg_244 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten_reg_1470 <= exitcond_flatten_fu_287_p2;
                exitcond_flatten_reg_1470_pp0_iter1_reg <= exitcond_flatten_reg_1470;
                nm_t_mid2_reg_1479_pp0_iter1_reg <= nm_t_mid2_reg_1479;
                tmp_226_reg_1497_pp0_iter1_reg <= tmp_226_reg_1497;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond_flatten_reg_1470_pp0_iter2_reg <= exitcond_flatten_reg_1470_pp0_iter1_reg;
                nm_t_mid2_reg_1479_pp0_iter2_reg <= nm_t_mid2_reg_1479_pp0_iter1_reg;
                nm_t_mid2_reg_1479_pp0_iter3_reg <= nm_t_mid2_reg_1479_pp0_iter2_reg;
                tmp_226_reg_1497_pp0_iter2_reg <= tmp_226_reg_1497_pp0_iter1_reg;
                tmp_226_reg_1497_pp0_iter3_reg <= tmp_226_reg_1497_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_287_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                nm_t_mid2_reg_1479 <= nm_t_mid2_fu_387_p3;
                tmp_206_reg_1492 <= tmp_206_fu_407_p2;
                tmp_226_reg_1497 <= tmp_226_fu_413_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1470_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp1_reg_1556 <= tmp1_fu_532_p2;
                tmp2_reg_1561 <= tmp2_fu_621_p2;
                tmp3_reg_1566 <= tmp3_fu_710_p2;
                tmp4_reg_1571 <= tmp4_fu_799_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1470_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_reg_1531 <= in_V_V_dout;
                weights11_m_weights_11_reg_1551 <= weights11_m_weights_s_q0;
                weights11_m_weights_5_reg_1536 <= weights11_m_weights_3_q0;
                weights11_m_weights_7_reg_1541 <= weights11_m_weights_2_q0;
                weights11_m_weights_9_reg_1546 <= weights11_m_weights_1_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter4, exitcond_flatten_fu_287_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond_flatten_fu_287_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((exitcond_flatten_fu_287_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, exitcond_flatten_reg_1470_pp0_iter1_reg, ap_enable_reg_pp0_iter4, tmp_226_reg_1497_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_flatten_reg_1470_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, exitcond_flatten_reg_1470_pp0_iter1_reg, ap_enable_reg_pp0_iter4, tmp_226_reg_1497_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_flatten_reg_1470_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, exitcond_flatten_reg_1470_pp0_iter1_reg, ap_enable_reg_pp0_iter4, tmp_226_reg_1497_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_flatten_reg_1470_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter2_assign_proc : process(in_V_V_empty_n, exitcond_flatten_reg_1470_pp0_iter1_reg)
    begin
                ap_block_state4_pp0_stage0_iter2 <= ((exitcond_flatten_reg_1470_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter4_assign_proc : process(out_V_V_full_n, tmp_226_reg_1497_pp0_iter3_reg)
    begin
                ap_block_state6_pp0_stage0_iter4 <= ((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_287_p2)
    begin
        if ((exitcond_flatten_fu_287_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    exitcond_flatten2_fu_299_p2 <= "1" when (indvar_flatten_reg_222 = ap_const_lv16_4000) else "0";
    exitcond_flatten_fu_287_p2 <= "1" when (indvar_flatten2_reg_211 = ap_const_lv25_1000000) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond_flatten_reg_1470_pp0_iter1_reg)
    begin
        if (((exitcond_flatten_reg_1470_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_flatten_reg_1470_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_flatten_reg_1470_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next1_fu_293_p2 <= std_logic_vector(unsigned(ap_const_lv25_1) + unsigned(indvar_flatten2_reg_211));
    indvar_flatten_next_fu_431_p3 <= 
        ap_const_lv16_1 when (exitcond_flatten2_fu_299_p2(0) = '1') else 
        indvar_flatten_op_fu_425_p2;
    indvar_flatten_op_fu_425_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_222) + unsigned(ap_const_lv16_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    macRegisters_0_V_fu_820_p2 <= std_logic_vector(signed(tmp1_cast_fu_817_p1) + signed(macRegisters_0_V_7_fu_130));
    macRegisters_1_V_fu_829_p2 <= std_logic_vector(signed(tmp2_cast_fu_826_p1) + signed(macRegisters_1_V_7_fu_134));
    macRegisters_2_V_fu_838_p2 <= std_logic_vector(signed(tmp3_cast_fu_835_p1) + signed(macRegisters_2_V_7_fu_138));
    macRegisters_3_V_fu_847_p2 <= std_logic_vector(signed(tmp4_cast_fu_844_p1) + signed(macRegisters_3_V_7_fu_142));
    nm_2_fu_347_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(nm_mid_fu_305_p3));
    nm_mid2_fu_395_p3 <= 
        nm_2_fu_347_p2 when (tmp_235_mid_fu_341_p2(0) = '1') else 
        nm_mid_fu_305_p3;
    nm_mid_fu_305_p3 <= 
        ap_const_lv7_0 when (exitcond_flatten2_fu_299_p2(0) = '1') else 
        nm_reg_233;
    nm_t_mid2_fu_387_p3 <= 
        tmp_992_fu_367_p1 when (tmp_235_mid_fu_341_p2(0) = '1') else 
        nm_t_mid_fu_321_p3;
    nm_t_mid_fu_321_p3 <= 
        ap_const_lv6_0 when (exitcond_flatten2_fu_299_p2(0) = '1') else 
        tmp_fu_275_p1;
    not_exitcond_flatten_fu_329_p2 <= (exitcond_flatten2_fu_299_p2 xor ap_const_lv1_1);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_226_reg_1497_pp0_iter3_reg)
    begin
        if (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= (((p_Val2_23_3_fu_1423_p2 & p_Val2_23_2_fu_1284_p2) & p_Val2_23_1_fu_1145_p2) & p_Val2_4_fu_1006_p2);

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, tmp_226_reg_1497_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_226_reg_1497_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

        p_08_cast_cast_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_V_reg_1531),13));

    p_Val2_1_fu_541_p0 <= p_08_cast_cast_fu_446_p1(8 - 1 downto 0);
    p_Val2_1_fu_541_p1 <= weights11_m_weights_7_reg_1541;
    p_Val2_1_fu_541_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_1_fu_541_p0) * signed(p_Val2_1_fu_541_p1))), 13));
    p_Val2_23_1_fu_1145_p2 <= std_logic_vector(unsigned(macRegisters_1_V_fu_829_p2) + unsigned(tmp_160_fu_1012_p66));
    p_Val2_23_2_fu_1284_p2 <= std_logic_vector(unsigned(macRegisters_2_V_fu_838_p2) + unsigned(tmp_161_fu_1151_p66));
    p_Val2_23_3_fu_1423_p2 <= std_logic_vector(unsigned(macRegisters_3_V_fu_847_p2) + unsigned(tmp_162_fu_1290_p66));
    p_Val2_2_fu_630_p0 <= p_08_cast_cast_fu_446_p1(8 - 1 downto 0);
    p_Val2_2_fu_630_p1 <= weights11_m_weights_9_reg_1546;
    p_Val2_2_fu_630_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_2_fu_630_p0) * signed(p_Val2_2_fu_630_p1))), 13));
    p_Val2_3_fu_719_p0 <= p_08_cast_cast_fu_446_p1(8 - 1 downto 0);
    p_Val2_3_fu_719_p1 <= weights11_m_weights_11_reg_1551;
    p_Val2_3_fu_719_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_3_fu_719_p0) * signed(p_Val2_3_fu_719_p1))), 13));
    p_Val2_4_fu_1006_p2 <= std_logic_vector(unsigned(macRegisters_0_V_fu_820_p2) + unsigned(tmp_159_fu_873_p66));
        p_Val2_93_1_cast_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_998_fu_555_p4),7));

        p_Val2_93_2_cast_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1002_fu_644_p4),7));

        p_Val2_93_3_cast_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1006_fu_733_p4),7));

        p_Val2_cast_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_994_fu_466_p4),7));

    p_Val2_s_fu_452_p0 <= p_08_cast_cast_fu_446_p1(8 - 1 downto 0);
    p_Val2_s_fu_452_p1 <= weights11_m_weights_5_reg_1536;
    p_Val2_s_fu_452_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_s_fu_452_p0) * signed(p_Val2_s_fu_452_p1))), 13));
    qb_assign_2_1_fu_611_p2 <= (tmp_999_fu_569_p3 and tmp_279_1_fu_605_p2);
    qb_assign_2_2_fu_700_p2 <= (tmp_279_2_fu_694_p2 and tmp_1003_fu_658_p3);
    qb_assign_2_3_fu_789_p2 <= (tmp_279_3_fu_783_p2 and tmp_1007_fu_747_p3);
    qb_assign_2_fu_522_p2 <= (tmp_995_fu_480_p3 and tmp_212_fu_516_p2);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    sf_2_fu_419_p2 <= std_logic_vector(unsigned(sf_mid2_fu_359_p3) + unsigned(ap_const_lv9_1));
    sf_cast1_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_mid2_fu_359_p3),14));
    sf_mid2_fu_359_p3 <= 
        ap_const_lv9_0 when (tmp_863_fu_353_p2(0) = '1') else 
        sf_reg_244;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

        tmp1_cast_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_reg_1556),8));

    tmp1_fu_532_p2 <= std_logic_vector(signed(p_Val2_cast_fu_476_p1) + signed(tmp_213_cast_fu_528_p1));
        tmp2_cast_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_reg_1561),8));

    tmp2_fu_621_p2 <= std_logic_vector(signed(p_Val2_93_1_cast_fu_565_p1) + signed(tmp_280_1_cast_fu_617_p1));
        tmp3_cast_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp3_reg_1566),8));

    tmp3_fu_710_p2 <= std_logic_vector(signed(p_Val2_93_2_cast_fu_654_p1) + signed(tmp_280_2_cast_fu_706_p1));
        tmp4_cast_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_reg_1571),8));

    tmp4_fu_799_p2 <= std_logic_vector(signed(p_Val2_93_3_cast_fu_743_p1) + signed(tmp_280_3_cast_fu_795_p1));
    tmp_1000_fu_577_p1 <= p_Val2_1_fu_541_p2(1 - 1 downto 0);
    tmp_1001_fu_636_p3 <= p_Val2_2_fu_630_p2(12 downto 12);
    tmp_1002_fu_644_p4 <= p_Val2_2_fu_630_p2(12 downto 7);
    tmp_1003_fu_658_p3 <= p_Val2_2_fu_630_p2(6 downto 6);
    tmp_1004_fu_666_p1 <= p_Val2_2_fu_630_p2(1 - 1 downto 0);
    tmp_1005_fu_725_p3 <= p_Val2_3_fu_719_p2(12 downto 12);
    tmp_1006_fu_733_p4 <= p_Val2_3_fu_719_p2(12 downto 7);
    tmp_1007_fu_747_p3 <= p_Val2_3_fu_719_p2(6 downto 6);
    tmp_1008_fu_755_p1 <= p_Val2_3_fu_719_p2(1 - 1 downto 0);
    tmp_206_fu_407_p2 <= std_logic_vector(unsigned(tmp_234_mid2_fu_379_p3) + unsigned(sf_cast1_fu_403_p1));
    tmp_207_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_206_reg_1492),64));
    tmp_209_fu_492_p2 <= (tmp_996_fu_488_p1 or tmp_993_fu_458_p3);
    tmp_210_fu_498_p4 <= p_Val2_s_fu_452_p2(5 downto 1);
    tmp_211_fu_508_p3 <= (tmp_210_fu_498_p4 & tmp_209_fu_492_p2);
    tmp_212_fu_516_p2 <= "0" when (tmp_211_fu_508_p3 = ap_const_lv6_0) else "1";
    tmp_213_cast_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_fu_522_p2),7));
    tmp_215_fu_581_p2 <= (tmp_997_fu_547_p3 or tmp_1000_fu_577_p1);
    tmp_216_fu_587_p4 <= p_Val2_1_fu_541_p2(5 downto 1);
    tmp_217_fu_597_p3 <= (tmp_216_fu_587_p4 & tmp_215_fu_581_p2);
    tmp_219_fu_670_p2 <= (tmp_1004_fu_666_p1 or tmp_1001_fu_636_p3);
    tmp_220_fu_676_p4 <= p_Val2_2_fu_630_p2(5 downto 1);
    tmp_221_fu_686_p3 <= (tmp_220_fu_676_p4 & tmp_219_fu_670_p2);
    tmp_223_fu_759_p2 <= (tmp_1008_fu_755_p1 or tmp_1005_fu_725_p3);
    tmp_224_fu_765_p4 <= p_Val2_3_fu_719_p2(5 downto 1);
    tmp_225_fu_775_p3 <= (tmp_224_fu_765_p4 & tmp_223_fu_759_p2);
    tmp_226_fu_413_p2 <= "1" when (sf_mid2_fu_359_p3 = ap_const_lv9_FF) else "0";
    tmp_234_mid1_fu_371_p3 <= (tmp_992_fu_367_p1 & ap_const_lv8_0);
    tmp_234_mid2_fu_379_p3 <= 
        tmp_234_mid1_fu_371_p3 when (tmp_235_mid_fu_341_p2(0) = '1') else 
        tmp_234_mid_fu_313_p3;
    tmp_234_mid_fu_313_p3 <= 
        ap_const_lv14_0 when (exitcond_flatten2_fu_299_p2(0) = '1') else 
        tmp_s_fu_279_p3;
    tmp_235_mid_fu_341_p2 <= (tmp_887_fu_335_p2 and not_exitcond_flatten_fu_329_p2);
    tmp_279_1_fu_605_p2 <= "0" when (tmp_217_fu_597_p3 = ap_const_lv6_0) else "1";
    tmp_279_2_fu_694_p2 <= "0" when (tmp_221_fu_686_p3 = ap_const_lv6_0) else "1";
    tmp_279_3_fu_783_p2 <= "0" when (tmp_225_fu_775_p3 = ap_const_lv6_0) else "1";
    tmp_280_1_cast_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_1_fu_611_p2),7));
    tmp_280_2_cast_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_2_fu_700_p2),7));
    tmp_280_3_cast_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_3_fu_789_p2),7));
    tmp_863_fu_353_p2 <= (tmp_235_mid_fu_341_p2 or exitcond_flatten2_fu_299_p2);
    tmp_887_fu_335_p2 <= "1" when (sf_reg_244 = ap_const_lv9_100) else "0";
    tmp_992_fu_367_p1 <= nm_2_fu_347_p2(6 - 1 downto 0);
    tmp_993_fu_458_p3 <= p_Val2_s_fu_452_p2(12 downto 12);
    tmp_994_fu_466_p4 <= p_Val2_s_fu_452_p2(12 downto 7);
    tmp_995_fu_480_p3 <= p_Val2_s_fu_452_p2(6 downto 6);
    tmp_996_fu_488_p1 <= p_Val2_s_fu_452_p2(1 - 1 downto 0);
    tmp_997_fu_547_p3 <= p_Val2_1_fu_541_p2(12 downto 12);
    tmp_998_fu_555_p4 <= p_Val2_1_fu_541_p2(12 downto 7);
    tmp_999_fu_569_p3 <= p_Val2_1_fu_541_p2(6 downto 6);
    tmp_fu_275_p1 <= nm_reg_233(6 - 1 downto 0);
    tmp_s_fu_279_p3 <= (tmp_fu_275_p1 & ap_const_lv8_0);
    weights11_m_weights_1_address0 <= tmp_207_fu_439_p1(14 - 1 downto 0);

    weights11_m_weights_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights11_m_weights_1_ce0 <= ap_const_logic_1;
        else 
            weights11_m_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights11_m_weights_2_address0 <= tmp_207_fu_439_p1(14 - 1 downto 0);

    weights11_m_weights_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights11_m_weights_2_ce0 <= ap_const_logic_1;
        else 
            weights11_m_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights11_m_weights_3_address0 <= tmp_207_fu_439_p1(14 - 1 downto 0);

    weights11_m_weights_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights11_m_weights_3_ce0 <= ap_const_logic_1;
        else 
            weights11_m_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights11_m_weights_s_address0 <= tmp_207_fu_439_p1(14 - 1 downto 0);

    weights11_m_weights_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights11_m_weights_s_ce0 <= ap_const_logic_1;
        else 
            weights11_m_weights_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
