# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Tas3_lab2.srcs/sources_1/new/Adder4_bit.v" \

sv xil_defaultlib  \
"../../../../Tas3_lab2.srcs/sources_1/new/FULL_ADD.sv" \
"../../../../Tas3_lab2.srcs/sources_1/new/HALF_ADD.sv" \

verilog xil_defaultlib  \
"../../../../Tas3_lab2.srcs/sim_1/new/td_Adder4_bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
