Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 24 12:40:22 2018
| Host         : C-1062E59EF5CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodKeypad_SS_control_sets_placed.rpt
| Design       : PmodKeypad_SS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |              40 |            5 |
| No           | Yes                   | No                     |              30 |            4 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------+------------------+------------------+----------------+
|            Clock Signal           |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+-------------------+------------------+------------------+----------------+
|  U2/DECODE_BCD_inferred__0/i__n_0 |                   |                  |                1 |              4 |
|  count_clk                        | U1/Col[3]_i_1_n_0 |                  |                1 |              8 |
|  count_clk                        |                   |                  |                2 |             10 |
|  pointer_OBUF_BUFG                |                   | reset_IBUF       |                4 |             30 |
|  count_clk                        |                   | reset_IBUF       |                5 |             40 |
+-----------------------------------+-------------------+------------------+------------------+----------------+


