<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-sli-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-sli-defs.h</h1><a href="cvmx-sli-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-sli-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon sli.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SLI_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SLI_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_BIST_STATUS CVMX_SLI_BIST_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4b2e11052f6e5dd391c6d68de59dd47b">CVMX_SLI_BIST_STATUS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00060"></a>00060         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00061"></a>00061         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00062"></a>00062         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00063"></a>00063         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00064"></a>00064         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00065"></a>00065         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00066"></a>00066             <span class="keywordflow">return</span> 0x0000000000000580ull;
<a name="l00067"></a>00067             <span class="keywordflow">break</span>;
<a name="l00068"></a>00068         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00069"></a>00069         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00070"></a>00070             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00071"></a>00071                     <span class="keywordflow">return</span> 0x0000000000028580ull;
<a name="l00072"></a>00072             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00073"></a>00073                     <span class="keywordflow">return</span> 0x0000000000000580ull;
<a name="l00074"></a>00074         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00075"></a>00075             <span class="keywordflow">return</span> 0x0000000000028580ull;
<a name="l00076"></a>00076             <span class="keywordflow">break</span>;
<a name="l00077"></a>00077     }
<a name="l00078"></a>00078     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00079"></a>00079     <span class="keywordflow">return</span> 0x0000000000028580ull;
<a name="l00080"></a>00080 }
<a name="l00081"></a>00081 <span class="preprocessor">#else</span>
<a name="l00082"></a><a class="code" href="cvmx-sli-defs_8h.html#aba03e57ab8755d84bdd888750f59edb9">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_BIST_STATUS CVMX_SLI_BIST_STATUS_FUNC()</span>
<a name="l00083"></a><a class="code" href="cvmx-sli-defs_8h.html#a4b2e11052f6e5dd391c6d68de59dd47b">00083</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4b2e11052f6e5dd391c6d68de59dd47b">CVMX_SLI_BIST_STATUS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00086"></a>00086         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00087"></a>00087         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00088"></a>00088         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00089"></a>00089         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00090"></a>00090         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00091"></a>00091         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00092"></a>00092             <span class="keywordflow">return</span> 0x0000000000000580ull;
<a name="l00093"></a>00093         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00094"></a>00094         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00095"></a>00095             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00096"></a>00096                 <span class="keywordflow">return</span> 0x0000000000028580ull;
<a name="l00097"></a>00097             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00098"></a>00098                 <span class="keywordflow">return</span> 0x0000000000000580ull;
<a name="l00099"></a>00099         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00100"></a>00100             <span class="keywordflow">return</span> 0x0000000000028580ull;
<a name="l00101"></a>00101     }
<a name="l00102"></a>00102     <span class="keywordflow">return</span> 0x0000000000028580ull;
<a name="l00103"></a>00103 }
<a name="l00104"></a>00104 <span class="preprocessor">#endif</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_CIU_INT_ENB CVMX_SLI_CIU_INT_ENB_FUNC()</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_CIU_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00108"></a>00108 {
<a name="l00109"></a>00109     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00110"></a>00110         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_CIU_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l00111"></a>00111     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000027110ull);
<a name="l00112"></a>00112 }
<a name="l00113"></a>00113 <span class="preprocessor">#else</span>
<a name="l00114"></a><a class="code" href="cvmx-sli-defs_8h.html#a39fa206e2775080a25ad1cae56a643ba">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_CIU_INT_ENB (CVMX_ADD_IO_SEG(0x00011F0000027110ull))</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_CIU_INT_SUM CVMX_SLI_CIU_INT_SUM_FUNC()</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_CIU_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00119"></a>00119 {
<a name="l00120"></a>00120     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00121"></a>00121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_CIU_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00122"></a>00122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000027100ull);
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 <span class="preprocessor">#else</span>
<a name="l00125"></a><a class="code" href="cvmx-sli-defs_8h.html#a0d0364d32893203560f02b0530979d44">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_CIU_INT_SUM (CVMX_ADD_IO_SEG(0x00011F0000027100ull))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aa37fcf0d219fcef04ac428e550fec182">CVMX_SLI_CTL_PORTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00131"></a>00131         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00132"></a>00132         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00133"></a>00133         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00134"></a>00134         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00135"></a>00135             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00136"></a>00136                 <span class="keywordflow">return</span> 0x0000000000000050ull + ((offset) &amp; 1) * 16;
<a name="l00137"></a>00137             <span class="keywordflow">break</span>;
<a name="l00138"></a>00138         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00139"></a>00139             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l00140"></a>00140                 <span class="keywordflow">return</span> 0x0000000000010050ull + ((offset) &amp; 3) * 16;
<a name="l00141"></a>00141             <span class="keywordflow">break</span>;
<a name="l00142"></a>00142         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00143"></a>00143             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00144"></a>00144                 <span class="keywordflow">return</span> 0x0000000000000050ull + ((offset) &amp; 3) * 16;
<a name="l00145"></a>00145             <span class="keywordflow">break</span>;
<a name="l00146"></a>00146 
<a name="l00147"></a>00147             <span class="keywordflow">break</span>;
<a name="l00148"></a>00148         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00149"></a>00149         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00150"></a>00150             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00151"></a>00151                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00152"></a>00152                     <span class="keywordflow">return</span> 0x00000000000286E0ull + ((offset) &amp; 3) * 16;
<a name="l00153"></a>00153             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00154"></a>00154                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00155"></a>00155                     <span class="keywordflow">return</span> 0x00000000000006E0ull + ((offset) &amp; 3) * 16;
<a name="l00156"></a>00156         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00157"></a>00157             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00158"></a>00158                 <span class="keywordflow">return</span> 0x00000000000286E0ull + ((offset) &amp; 3) * 16;
<a name="l00159"></a>00159             <span class="keywordflow">break</span>;
<a name="l00160"></a>00160     }
<a name="l00161"></a>00161     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_CTL_PORTX (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00162"></a>00162     <span class="keywordflow">return</span> 0x00000000000286E0ull + ((offset) &amp; 3) * 16;
<a name="l00163"></a>00163 }
<a name="l00164"></a>00164 <span class="preprocessor">#else</span>
<a name="l00165"></a><a class="code" href="cvmx-sli-defs_8h.html#aa37fcf0d219fcef04ac428e550fec182">00165</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aa37fcf0d219fcef04ac428e550fec182">CVMX_SLI_CTL_PORTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00166"></a>00166 {
<a name="l00167"></a>00167     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00168"></a>00168         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00169"></a>00169         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00170"></a>00170         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00171"></a>00171         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00172"></a>00172             <span class="keywordflow">return</span> 0x0000000000000050ull + (offset) * 16;
<a name="l00173"></a>00173         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00174"></a>00174             <span class="keywordflow">return</span> 0x0000000000010050ull + (offset) * 16;
<a name="l00175"></a>00175         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00176"></a>00176             <span class="keywordflow">return</span> 0x0000000000000050ull + (offset) * 16;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00179"></a>00179         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00180"></a>00180             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00181"></a>00181                 <span class="keywordflow">return</span> 0x00000000000286E0ull + (offset) * 16;
<a name="l00182"></a>00182             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00183"></a>00183                 <span class="keywordflow">return</span> 0x00000000000006E0ull + (offset) * 16;
<a name="l00184"></a>00184         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00185"></a>00185             <span class="keywordflow">return</span> 0x00000000000286E0ull + (offset) * 16;
<a name="l00186"></a>00186     }
<a name="l00187"></a>00187     <span class="keywordflow">return</span> 0x00000000000286E0ull + (offset) * 16;
<a name="l00188"></a>00188 }
<a name="l00189"></a>00189 <span class="preprocessor">#endif</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_CTL_STATUS CVMX_SLI_CTL_STATUS_FUNC()</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ad1d6daca6aad1d1721a22069f90ad7f6">CVMX_SLI_CTL_STATUS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00195"></a>00195         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00196"></a>00196         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00197"></a>00197         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00198"></a>00198         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00199"></a>00199         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00200"></a>00200         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00201"></a>00201             <span class="keywordflow">return</span> 0x0000000000000570ull;
<a name="l00202"></a>00202             <span class="keywordflow">break</span>;
<a name="l00203"></a>00203         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00204"></a>00204         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00205"></a>00205             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00206"></a>00206                     <span class="keywordflow">return</span> 0x0000000000028570ull;
<a name="l00207"></a>00207             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00208"></a>00208                     <span class="keywordflow">return</span> 0x0000000000000570ull;
<a name="l00209"></a>00209         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00210"></a>00210             <span class="keywordflow">return</span> 0x0000000000028570ull;
<a name="l00211"></a>00211             <span class="keywordflow">break</span>;
<a name="l00212"></a>00212     }
<a name="l00213"></a>00213     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_CTL_STATUS not supported on this chip\n&quot;</span>);
<a name="l00214"></a>00214     <span class="keywordflow">return</span> 0x0000000000028570ull;
<a name="l00215"></a>00215 }
<a name="l00216"></a>00216 <span class="preprocessor">#else</span>
<a name="l00217"></a><a class="code" href="cvmx-sli-defs_8h.html#a95ef0fdf576566cc38b9ff313941c837">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_CTL_STATUS CVMX_SLI_CTL_STATUS_FUNC()</span>
<a name="l00218"></a><a class="code" href="cvmx-sli-defs_8h.html#ad1d6daca6aad1d1721a22069f90ad7f6">00218</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ad1d6daca6aad1d1721a22069f90ad7f6">CVMX_SLI_CTL_STATUS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00219"></a>00219 {
<a name="l00220"></a>00220     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00221"></a>00221         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00222"></a>00222         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00223"></a>00223         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00224"></a>00224         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00225"></a>00225         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00226"></a>00226         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00227"></a>00227             <span class="keywordflow">return</span> 0x0000000000000570ull;
<a name="l00228"></a>00228         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00229"></a>00229         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00230"></a>00230             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00231"></a>00231                 <span class="keywordflow">return</span> 0x0000000000028570ull;
<a name="l00232"></a>00232             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00233"></a>00233                 <span class="keywordflow">return</span> 0x0000000000000570ull;
<a name="l00234"></a>00234         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00235"></a>00235             <span class="keywordflow">return</span> 0x0000000000028570ull;
<a name="l00236"></a>00236     }
<a name="l00237"></a>00237     <span class="keywordflow">return</span> 0x0000000000028570ull;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#endif</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_DATA_OUT_CNT CVMX_SLI_DATA_OUT_CNT_FUNC()</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a86aaf9cef6abb5ca07faf4db68df5351">CVMX_SLI_DATA_OUT_CNT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00243"></a>00243 {
<a name="l00244"></a>00244     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00245"></a>00245         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00246"></a>00246         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00247"></a>00247         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00248"></a>00248         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00249"></a>00249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00250"></a>00250         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00251"></a>00251             <span class="keywordflow">return</span> 0x00000000000005F0ull;
<a name="l00252"></a>00252             <span class="keywordflow">break</span>;
<a name="l00253"></a>00253         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00254"></a>00254         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00255"></a>00255             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00256"></a>00256                     <span class="keywordflow">return</span> 0x00000000000285F0ull;
<a name="l00257"></a>00257             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00258"></a>00258                     <span class="keywordflow">return</span> 0x00000000000005F0ull;
<a name="l00259"></a>00259         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00260"></a>00260             <span class="keywordflow">return</span> 0x00000000000285F0ull;
<a name="l00261"></a>00261             <span class="keywordflow">break</span>;
<a name="l00262"></a>00262     }
<a name="l00263"></a>00263     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_DATA_OUT_CNT not supported on this chip\n&quot;</span>);
<a name="l00264"></a>00264     <span class="keywordflow">return</span> 0x00000000000285F0ull;
<a name="l00265"></a>00265 }
<a name="l00266"></a>00266 <span class="preprocessor">#else</span>
<a name="l00267"></a><a class="code" href="cvmx-sli-defs_8h.html#a9adf224e13f7de38b4b4cb6900a6289c">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_DATA_OUT_CNT CVMX_SLI_DATA_OUT_CNT_FUNC()</span>
<a name="l00268"></a><a class="code" href="cvmx-sli-defs_8h.html#a86aaf9cef6abb5ca07faf4db68df5351">00268</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a86aaf9cef6abb5ca07faf4db68df5351">CVMX_SLI_DATA_OUT_CNT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00269"></a>00269 {
<a name="l00270"></a>00270     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00271"></a>00271         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00272"></a>00272         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00273"></a>00273         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00274"></a>00274         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00275"></a>00275         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00276"></a>00276         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00277"></a>00277             <span class="keywordflow">return</span> 0x00000000000005F0ull;
<a name="l00278"></a>00278         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00279"></a>00279         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00280"></a>00280             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00281"></a>00281                 <span class="keywordflow">return</span> 0x00000000000285F0ull;
<a name="l00282"></a>00282             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00283"></a>00283                 <span class="keywordflow">return</span> 0x00000000000005F0ull;
<a name="l00284"></a>00284         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00285"></a>00285             <span class="keywordflow">return</span> 0x00000000000285F0ull;
<a name="l00286"></a>00286     }
<a name="l00287"></a>00287     <span class="keywordflow">return</span> 0x00000000000285F0ull;
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 <span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_DBG_DATA CVMX_SLI_DBG_DATA_FUNC()</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_DBG_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l00293"></a>00293 {
<a name="l00294"></a>00294     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00295"></a>00295         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_DBG_DATA not supported on this chip\n&quot;</span>);
<a name="l00296"></a>00296     <span class="keywordflow">return</span> 0x0000000000000310ull;
<a name="l00297"></a>00297 }
<a name="l00298"></a>00298 <span class="preprocessor">#else</span>
<a name="l00299"></a><a class="code" href="cvmx-sli-defs_8h.html#a30641abcebf0af626ec556e0dba1b6a7">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_DBG_DATA (0x0000000000000310ull)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_DBG_SELECT CVMX_SLI_DBG_SELECT_FUNC()</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_DBG_SELECT_FUNC(<span class="keywordtype">void</span>)
<a name="l00304"></a>00304 {
<a name="l00305"></a>00305     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00306"></a>00306         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_DBG_SELECT not supported on this chip\n&quot;</span>);
<a name="l00307"></a>00307     <span class="keywordflow">return</span> 0x0000000000000300ull;
<a name="l00308"></a>00308 }
<a name="l00309"></a>00309 <span class="preprocessor">#else</span>
<a name="l00310"></a><a class="code" href="cvmx-sli-defs_8h.html#af6d27d83b0e29886aac1a204cf76f91d">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_DBG_SELECT (0x0000000000000300ull)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4a8bba3a0d07f8569d2a5394d874c20e">CVMX_SLI_DMAX_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00314"></a>00314 {
<a name="l00315"></a>00315     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00316"></a>00316         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00317"></a>00317         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00318"></a>00318         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00319"></a>00319         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00320"></a>00320         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00321"></a>00321         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00322"></a>00322             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00323"></a>00323                 <span class="keywordflow">return</span> 0x0000000000000400ull + ((offset) &amp; 1) * 16;
<a name="l00324"></a>00324             <span class="keywordflow">break</span>;
<a name="l00325"></a>00325         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00326"></a>00326         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00327"></a>00327             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00328"></a>00328                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00329"></a>00329                     <span class="keywordflow">return</span> 0x0000000000028400ull + ((offset) &amp; 1) * 16;
<a name="l00330"></a>00330             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00331"></a>00331                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00332"></a>00332                     <span class="keywordflow">return</span> 0x0000000000000400ull + ((offset) &amp; 1) * 16;
<a name="l00333"></a>00333         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00334"></a>00334             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00335"></a>00335                 <span class="keywordflow">return</span> 0x0000000000028400ull + ((offset) &amp; 1) * 16;
<a name="l00336"></a>00336             <span class="keywordflow">break</span>;
<a name="l00337"></a>00337     }
<a name="l00338"></a>00338     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_DMAX_CNT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00339"></a>00339     <span class="keywordflow">return</span> 0x0000000000028400ull + ((offset) &amp; 1) * 16;
<a name="l00340"></a>00340 }
<a name="l00341"></a>00341 <span class="preprocessor">#else</span>
<a name="l00342"></a><a class="code" href="cvmx-sli-defs_8h.html#a4a8bba3a0d07f8569d2a5394d874c20e">00342</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4a8bba3a0d07f8569d2a5394d874c20e">CVMX_SLI_DMAX_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00345"></a>00345         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00346"></a>00346         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00347"></a>00347         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00348"></a>00348         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00349"></a>00349         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00350"></a>00350         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00351"></a>00351             <span class="keywordflow">return</span> 0x0000000000000400ull + (offset) * 16;
<a name="l00352"></a>00352         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00353"></a>00353         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00354"></a>00354             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00355"></a>00355                 <span class="keywordflow">return</span> 0x0000000000028400ull + (offset) * 16;
<a name="l00356"></a>00356             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00357"></a>00357                 <span class="keywordflow">return</span> 0x0000000000000400ull + (offset) * 16;
<a name="l00358"></a>00358         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00359"></a>00359             <span class="keywordflow">return</span> 0x0000000000028400ull + (offset) * 16;
<a name="l00360"></a>00360     }
<a name="l00361"></a>00361     <span class="keywordflow">return</span> 0x0000000000028400ull + (offset) * 16;
<a name="l00362"></a>00362 }
<a name="l00363"></a>00363 <span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a2530097497ca650f765e8a4cf4541a39">CVMX_SLI_DMAX_INT_LEVEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00368"></a>00368         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00369"></a>00369         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00370"></a>00370         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00371"></a>00371         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00372"></a>00372         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00373"></a>00373         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00374"></a>00374             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00375"></a>00375                 <span class="keywordflow">return</span> 0x00000000000003E0ull + ((offset) &amp; 1) * 16;
<a name="l00376"></a>00376             <span class="keywordflow">break</span>;
<a name="l00377"></a>00377         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00378"></a>00378         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00379"></a>00379             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00380"></a>00380                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00381"></a>00381                     <span class="keywordflow">return</span> 0x00000000000283E0ull + ((offset) &amp; 1) * 16;
<a name="l00382"></a>00382             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00383"></a>00383                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00384"></a>00384                     <span class="keywordflow">return</span> 0x00000000000003E0ull + ((offset) &amp; 1) * 16;
<a name="l00385"></a>00385         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00386"></a>00386             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00387"></a>00387                 <span class="keywordflow">return</span> 0x00000000000283E0ull + ((offset) &amp; 1) * 16;
<a name="l00388"></a>00388             <span class="keywordflow">break</span>;
<a name="l00389"></a>00389     }
<a name="l00390"></a>00390     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_DMAX_INT_LEVEL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> 0x00000000000283E0ull + ((offset) &amp; 1) * 16;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-sli-defs_8h.html#a2530097497ca650f765e8a4cf4541a39">00394</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a2530097497ca650f765e8a4cf4541a39">CVMX_SLI_DMAX_INT_LEVEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00395"></a>00395 {
<a name="l00396"></a>00396     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00397"></a>00397         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00398"></a>00398         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00399"></a>00399         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00400"></a>00400         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00401"></a>00401         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00402"></a>00402         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00403"></a>00403             <span class="keywordflow">return</span> 0x00000000000003E0ull + (offset) * 16;
<a name="l00404"></a>00404         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00405"></a>00405         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00406"></a>00406             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00407"></a>00407                 <span class="keywordflow">return</span> 0x00000000000283E0ull + (offset) * 16;
<a name="l00408"></a>00408             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00409"></a>00409                 <span class="keywordflow">return</span> 0x00000000000003E0ull + (offset) * 16;
<a name="l00410"></a>00410         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00411"></a>00411             <span class="keywordflow">return</span> 0x00000000000283E0ull + (offset) * 16;
<a name="l00412"></a>00412     }
<a name="l00413"></a>00413     <span class="keywordflow">return</span> 0x00000000000283E0ull + (offset) * 16;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#endif</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a745f013b6a52ac66bd512b03b4ae46f2">CVMX_SLI_DMAX_TIM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00418"></a>00418 {
<a name="l00419"></a>00419     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00420"></a>00420         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00421"></a>00421         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00422"></a>00422         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00423"></a>00423         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00424"></a>00424         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00425"></a>00425         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00426"></a>00426             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00427"></a>00427                 <span class="keywordflow">return</span> 0x0000000000000420ull + ((offset) &amp; 1) * 16;
<a name="l00428"></a>00428             <span class="keywordflow">break</span>;
<a name="l00429"></a>00429         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00430"></a>00430         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00431"></a>00431             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00432"></a>00432                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00433"></a>00433                     <span class="keywordflow">return</span> 0x0000000000028420ull + ((offset) &amp; 1) * 16;
<a name="l00434"></a>00434             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00435"></a>00435                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00436"></a>00436                     <span class="keywordflow">return</span> 0x0000000000000420ull + ((offset) &amp; 1) * 16;
<a name="l00437"></a>00437         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00438"></a>00438             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00439"></a>00439                 <span class="keywordflow">return</span> 0x0000000000028420ull + ((offset) &amp; 1) * 16;
<a name="l00440"></a>00440             <span class="keywordflow">break</span>;
<a name="l00441"></a>00441     }
<a name="l00442"></a>00442     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_DMAX_TIM (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00443"></a>00443     <span class="keywordflow">return</span> 0x0000000000028420ull + ((offset) &amp; 1) * 16;
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 <span class="preprocessor">#else</span>
<a name="l00446"></a><a class="code" href="cvmx-sli-defs_8h.html#a745f013b6a52ac66bd512b03b4ae46f2">00446</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a745f013b6a52ac66bd512b03b4ae46f2">CVMX_SLI_DMAX_TIM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00447"></a>00447 {
<a name="l00448"></a>00448     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00449"></a>00449         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00450"></a>00450         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00451"></a>00451         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00452"></a>00452         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00453"></a>00453         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00454"></a>00454         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00455"></a>00455             <span class="keywordflow">return</span> 0x0000000000000420ull + (offset) * 16;
<a name="l00456"></a>00456         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00457"></a>00457         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00458"></a>00458             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00459"></a>00459                 <span class="keywordflow">return</span> 0x0000000000028420ull + (offset) * 16;
<a name="l00460"></a>00460             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00461"></a>00461                 <span class="keywordflow">return</span> 0x0000000000000420ull + (offset) * 16;
<a name="l00462"></a>00462         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00463"></a>00463             <span class="keywordflow">return</span> 0x0000000000028420ull + (offset) * 16;
<a name="l00464"></a>00464     }
<a name="l00465"></a>00465     <span class="keywordflow">return</span> 0x0000000000028420ull + (offset) * 16;
<a name="l00466"></a>00466 }
<a name="l00467"></a>00467 <span class="preprocessor">#endif</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_INT_ENB_CIU CVMX_SLI_INT_ENB_CIU_FUNC()</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_INT_ENB_CIU_FUNC(<span class="keywordtype">void</span>)
<a name="l00471"></a>00471 {
<a name="l00472"></a>00472     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00473"></a>00473         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_INT_ENB_CIU not supported on this chip\n&quot;</span>);
<a name="l00474"></a>00474     <span class="keywordflow">return</span> 0x0000000000003CD0ull;
<a name="l00475"></a>00475 }
<a name="l00476"></a>00476 <span class="preprocessor">#else</span>
<a name="l00477"></a><a class="code" href="cvmx-sli-defs_8h.html#a66b631ac01b7d9373bf7e9a7f4ba480e">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_INT_ENB_CIU (0x0000000000003CD0ull)</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ae571d88eeaba41913e31762eea0e443c">CVMX_SLI_INT_ENB_PORTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00481"></a>00481 {
<a name="l00482"></a>00482     <span class="keywordflow">if</span> (!(
<a name="l00483"></a>00483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00484"></a>00484           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00485"></a>00485           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00486"></a>00486           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00487"></a>00487           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00489"></a>00489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00490"></a>00490         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_INT_ENB_PORTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00491"></a>00491     <span class="keywordflow">return</span> 0x0000000000000340ull + ((offset) &amp; 3) * 16;
<a name="l00492"></a>00492 }
<a name="l00493"></a>00493 <span class="preprocessor">#else</span>
<a name="l00494"></a><a class="code" href="cvmx-sli-defs_8h.html#ae571d88eeaba41913e31762eea0e443c">00494</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_INT_ENB_PORTX(offset) (0x0000000000000340ull + ((offset) &amp; 3) * 16)</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_INT_SUM CVMX_SLI_INT_SUM_FUNC()</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00499"></a>00499 {
<a name="l00500"></a>00500     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00501"></a>00501         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00502"></a>00502     <span class="keywordflow">return</span> 0x0000000000000330ull;
<a name="l00503"></a>00503 }
<a name="l00504"></a>00504 <span class="preprocessor">#else</span>
<a name="l00505"></a><a class="code" href="cvmx-sli-defs_8h.html#a300c609c849ae1e3645fe954c2cb2ba8">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_INT_SUM (0x0000000000000330ull)</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA0 CVMX_SLI_LAST_WIN_RDATA0_FUNC()</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_LAST_WIN_RDATA0_FUNC(<span class="keywordtype">void</span>)
<a name="l00510"></a>00510 {
<a name="l00511"></a>00511     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00512"></a>00512         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_LAST_WIN_RDATA0 not supported on this chip\n&quot;</span>);
<a name="l00513"></a>00513     <span class="keywordflow">return</span> 0x0000000000000600ull;
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 <span class="preprocessor">#else</span>
<a name="l00516"></a><a class="code" href="cvmx-sli-defs_8h.html#af1bdc88fd4952afbe65e8428ce5048ef">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA0 (0x0000000000000600ull)</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA1 CVMX_SLI_LAST_WIN_RDATA1_FUNC()</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_LAST_WIN_RDATA1_FUNC(<span class="keywordtype">void</span>)
<a name="l00521"></a>00521 {
<a name="l00522"></a>00522     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00523"></a>00523         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_LAST_WIN_RDATA1 not supported on this chip\n&quot;</span>);
<a name="l00524"></a>00524     <span class="keywordflow">return</span> 0x0000000000000610ull;
<a name="l00525"></a>00525 }
<a name="l00526"></a>00526 <span class="preprocessor">#else</span>
<a name="l00527"></a><a class="code" href="cvmx-sli-defs_8h.html#a1f6970080dc38a3a952710bb0ff6b6ff">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA1 (0x0000000000000610ull)</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA2 CVMX_SLI_LAST_WIN_RDATA2_FUNC()</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_LAST_WIN_RDATA2_FUNC(<span class="keywordtype">void</span>)
<a name="l00532"></a>00532 {
<a name="l00533"></a>00533     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00534"></a>00534         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_LAST_WIN_RDATA2 not supported on this chip\n&quot;</span>);
<a name="l00535"></a>00535     <span class="keywordflow">return</span> 0x00000000000006C0ull;
<a name="l00536"></a>00536 }
<a name="l00537"></a>00537 <span class="preprocessor">#else</span>
<a name="l00538"></a><a class="code" href="cvmx-sli-defs_8h.html#a315873f382a0131c996e63e84614a2ec">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA2 (0x00000000000006C0ull)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA3 CVMX_SLI_LAST_WIN_RDATA3_FUNC()</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_LAST_WIN_RDATA3_FUNC(<span class="keywordtype">void</span>)
<a name="l00543"></a>00543 {
<a name="l00544"></a>00544     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00545"></a>00545         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_LAST_WIN_RDATA3 not supported on this chip\n&quot;</span>);
<a name="l00546"></a>00546     <span class="keywordflow">return</span> 0x00000000000006D0ull;
<a name="l00547"></a>00547 }
<a name="l00548"></a>00548 <span class="preprocessor">#else</span>
<a name="l00549"></a><a class="code" href="cvmx-sli-defs_8h.html#a37e2bf91742cc09f9e043890de6980f5">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_LAST_WIN_RDATA3 (0x00000000000006D0ull)</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#abf749906a0c3e06226ce4802ebe3088b">CVMX_SLI_MACX_PFX_DMA_VF_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (!(
<a name="l00555"></a>00555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00556"></a>00556           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00557"></a>00557           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00558"></a>00558         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_DMA_VF_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00559"></a>00559     <span class="keywordflow">return</span> 0x0000000000027280ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00560"></a>00560 }
<a name="l00561"></a>00561 <span class="preprocessor">#else</span>
<a name="l00562"></a><a class="code" href="cvmx-sli-defs_8h.html#abf749906a0c3e06226ce4802ebe3088b">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_DMA_VF_INT(offset, block_id) (0x0000000000027280ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aa9c4a378a0613c26704d5f97cabc587f">CVMX_SLI_MACX_PFX_DMA_VF_INT_ENB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00566"></a>00566 {
<a name="l00567"></a>00567     <span class="keywordflow">if</span> (!(
<a name="l00568"></a>00568           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00569"></a>00569           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00570"></a>00570           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00571"></a>00571         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_DMA_VF_INT_ENB(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00572"></a>00572     <span class="keywordflow">return</span> 0x0000000000027500ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00573"></a>00573 }
<a name="l00574"></a>00574 <span class="preprocessor">#else</span>
<a name="l00575"></a><a class="code" href="cvmx-sli-defs_8h.html#aa9c4a378a0613c26704d5f97cabc587f">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_DMA_VF_INT_ENB(offset, block_id) (0x0000000000027500ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4b2159c4d673541257e143f86ba0b367">CVMX_SLI_MACX_PFX_FLR_VF_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00579"></a>00579 {
<a name="l00580"></a>00580     <span class="keywordflow">if</span> (!(
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00584"></a>00584         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_FLR_VF_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00585"></a>00585     <span class="keywordflow">return</span> 0x0000000000027400ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00586"></a>00586 }
<a name="l00587"></a>00587 <span class="preprocessor">#else</span>
<a name="l00588"></a><a class="code" href="cvmx-sli-defs_8h.html#a4b2159c4d673541257e143f86ba0b367">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_FLR_VF_INT(offset, block_id) (0x0000000000027400ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5f8ae87055157a8920942a3dec9748d2">CVMX_SLI_MACX_PFX_INT_ENB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00592"></a>00592 {
<a name="l00593"></a>00593     <span class="keywordflow">if</span> (!(
<a name="l00594"></a>00594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00595"></a>00595           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00596"></a>00596           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00597"></a>00597         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_INT_ENB(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00598"></a>00598     <span class="keywordflow">return</span> 0x0000000000027080ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00599"></a>00599 }
<a name="l00600"></a>00600 <span class="preprocessor">#else</span>
<a name="l00601"></a><a class="code" href="cvmx-sli-defs_8h.html#a5f8ae87055157a8920942a3dec9748d2">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_INT_ENB(offset, block_id) (0x0000000000027080ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a50d1e389105d660a1368dd3f5dd3c26e">CVMX_SLI_MACX_PFX_INT_SUM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00605"></a>00605 {
<a name="l00606"></a>00606     <span class="keywordflow">if</span> (!(
<a name="l00607"></a>00607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00608"></a>00608           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_INT_SUM(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> 0x0000000000027000ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-sli-defs_8h.html#a50d1e389105d660a1368dd3f5dd3c26e">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_INT_SUM(offset, block_id) (0x0000000000027000ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a7696572ec1994991716ed2776b745917">CVMX_SLI_MACX_PFX_MBOX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00621"></a>00621           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00622"></a>00622           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00623"></a>00623         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_MBOX_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00624"></a>00624     <span class="keywordflow">return</span> 0x0000000000027380ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00625"></a>00625 }
<a name="l00626"></a>00626 <span class="preprocessor">#else</span>
<a name="l00627"></a><a class="code" href="cvmx-sli-defs_8h.html#a7696572ec1994991716ed2776b745917">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_MBOX_INT(offset, block_id) (0x0000000000027380ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1730ea1e561c067e9090ee813b4ba280">CVMX_SLI_MACX_PFX_PKT_VF_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00631"></a>00631 {
<a name="l00632"></a>00632     <span class="keywordflow">if</span> (!(
<a name="l00633"></a>00633           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00634"></a>00634           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00635"></a>00635           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00636"></a>00636         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_PKT_VF_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00637"></a>00637     <span class="keywordflow">return</span> 0x0000000000027300ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00638"></a>00638 }
<a name="l00639"></a>00639 <span class="preprocessor">#else</span>
<a name="l00640"></a><a class="code" href="cvmx-sli-defs_8h.html#a1730ea1e561c067e9090ee813b4ba280">00640</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_PKT_VF_INT(offset, block_id) (0x0000000000027300ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a04aa76a03cb96623b7039af709154385">CVMX_SLI_MACX_PFX_PKT_VF_INT_ENB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00644"></a>00644 {
<a name="l00645"></a>00645     <span class="keywordflow">if</span> (!(
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00647"></a>00647           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00648"></a>00648           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00649"></a>00649         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_PKT_VF_INT_ENB(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00650"></a>00650     <span class="keywordflow">return</span> 0x0000000000027580ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00651"></a>00651 }
<a name="l00652"></a>00652 <span class="preprocessor">#else</span>
<a name="l00653"></a><a class="code" href="cvmx-sli-defs_8h.html#a04aa76a03cb96623b7039af709154385">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_PKT_VF_INT_ENB(offset, block_id) (0x0000000000027580ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ac85c8356803b756e9e8bd688217ea8e3">CVMX_SLI_MACX_PFX_PP_VF_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00657"></a>00657 {
<a name="l00658"></a>00658     <span class="keywordflow">if</span> (!(
<a name="l00659"></a>00659           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00660"></a>00660           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00661"></a>00661           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00662"></a>00662         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_PP_VF_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00663"></a>00663     <span class="keywordflow">return</span> 0x0000000000027200ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00664"></a>00664 }
<a name="l00665"></a>00665 <span class="preprocessor">#else</span>
<a name="l00666"></a><a class="code" href="cvmx-sli-defs_8h.html#ac85c8356803b756e9e8bd688217ea8e3">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_PP_VF_INT(offset, block_id) (0x0000000000027200ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aa06b2ae83df07735400c3c51c3c6fac6">CVMX_SLI_MACX_PFX_PP_VF_INT_ENB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00670"></a>00670 {
<a name="l00671"></a>00671     <span class="keywordflow">if</span> (!(
<a name="l00672"></a>00672           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00673"></a>00673           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00674"></a>00674           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l00675"></a>00675         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MACX_PFX_PP_VF_INT_ENB(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00676"></a>00676     <span class="keywordflow">return</span> 0x0000000000027480ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l00677"></a>00677 }
<a name="l00678"></a>00678 <span class="preprocessor">#else</span>
<a name="l00679"></a><a class="code" href="cvmx-sli-defs_8h.html#aa06b2ae83df07735400c3c51c3c6fac6">00679</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MACX_PFX_PP_VF_INT_ENB(offset, block_id) (0x0000000000027480ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MAC_CREDIT_CNT CVMX_SLI_MAC_CREDIT_CNT_FUNC()</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a995287d84c9a16b12599dee34c16bed9">CVMX_SLI_MAC_CREDIT_CNT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00686"></a>00686         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00687"></a>00687         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00688"></a>00688         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00689"></a>00689         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00690"></a>00690         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00691"></a>00691         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00692"></a>00692             <span class="keywordflow">return</span> 0x0000000000003D70ull;
<a name="l00693"></a>00693             <span class="keywordflow">break</span>;
<a name="l00694"></a>00694         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00695"></a>00695         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00696"></a>00696             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00697"></a>00697                     <span class="keywordflow">return</span> 0x0000000000023D70ull;
<a name="l00698"></a>00698             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00699"></a>00699                     <span class="keywordflow">return</span> 0x0000000000003D70ull;
<a name="l00700"></a>00700         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00701"></a>00701             <span class="keywordflow">return</span> 0x0000000000023D70ull;
<a name="l00702"></a>00702             <span class="keywordflow">break</span>;
<a name="l00703"></a>00703     }
<a name="l00704"></a>00704     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MAC_CREDIT_CNT not supported on this chip\n&quot;</span>);
<a name="l00705"></a>00705     <span class="keywordflow">return</span> 0x0000000000023D70ull;
<a name="l00706"></a>00706 }
<a name="l00707"></a>00707 <span class="preprocessor">#else</span>
<a name="l00708"></a><a class="code" href="cvmx-sli-defs_8h.html#a24c9c1cfacb0de3a38ba054231bf02f8">00708</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MAC_CREDIT_CNT CVMX_SLI_MAC_CREDIT_CNT_FUNC()</span>
<a name="l00709"></a><a class="code" href="cvmx-sli-defs_8h.html#a995287d84c9a16b12599dee34c16bed9">00709</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a995287d84c9a16b12599dee34c16bed9">CVMX_SLI_MAC_CREDIT_CNT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00710"></a>00710 {
<a name="l00711"></a>00711     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00712"></a>00712         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00713"></a>00713         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00714"></a>00714         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00715"></a>00715         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00716"></a>00716         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00717"></a>00717         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00718"></a>00718             <span class="keywordflow">return</span> 0x0000000000003D70ull;
<a name="l00719"></a>00719         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00720"></a>00720         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00721"></a>00721             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00722"></a>00722                 <span class="keywordflow">return</span> 0x0000000000023D70ull;
<a name="l00723"></a>00723             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00724"></a>00724                 <span class="keywordflow">return</span> 0x0000000000003D70ull;
<a name="l00725"></a>00725         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00726"></a>00726             <span class="keywordflow">return</span> 0x0000000000023D70ull;
<a name="l00727"></a>00727     }
<a name="l00728"></a>00728     <span class="keywordflow">return</span> 0x0000000000023D70ull;
<a name="l00729"></a>00729 }
<a name="l00730"></a>00730 <span class="preprocessor">#endif</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MAC_CREDIT_CNT2 CVMX_SLI_MAC_CREDIT_CNT2_FUNC()</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aa73d71e803369460a85121281b37bce3">CVMX_SLI_MAC_CREDIT_CNT2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00734"></a>00734 {
<a name="l00735"></a>00735     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00736"></a>00736         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00737"></a>00737         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00738"></a>00738         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00739"></a>00739         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00740"></a>00740             <span class="keywordflow">return</span> 0x0000000000013E10ull;
<a name="l00741"></a>00741             <span class="keywordflow">break</span>;
<a name="l00742"></a>00742         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00743"></a>00743         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00744"></a>00744             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00745"></a>00745                     <span class="keywordflow">return</span> 0x0000000000023E10ull;
<a name="l00746"></a>00746             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00747"></a>00747                     <span class="keywordflow">return</span> 0x0000000000003E10ull;
<a name="l00748"></a>00748         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00749"></a>00749             <span class="keywordflow">return</span> 0x0000000000023E10ull;
<a name="l00750"></a>00750             <span class="keywordflow">break</span>;
<a name="l00751"></a>00751     }
<a name="l00752"></a>00752     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MAC_CREDIT_CNT2 not supported on this chip\n&quot;</span>);
<a name="l00753"></a>00753     <span class="keywordflow">return</span> 0x0000000000023E10ull;
<a name="l00754"></a>00754 }
<a name="l00755"></a>00755 <span class="preprocessor">#else</span>
<a name="l00756"></a><a class="code" href="cvmx-sli-defs_8h.html#a28f61f273c44cae3629afd5f3f880b5b">00756</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MAC_CREDIT_CNT2 CVMX_SLI_MAC_CREDIT_CNT2_FUNC()</span>
<a name="l00757"></a><a class="code" href="cvmx-sli-defs_8h.html#aa73d71e803369460a85121281b37bce3">00757</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aa73d71e803369460a85121281b37bce3">CVMX_SLI_MAC_CREDIT_CNT2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00758"></a>00758 {
<a name="l00759"></a>00759     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00760"></a>00760         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00761"></a>00761         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00762"></a>00762         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00763"></a>00763         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00764"></a>00764             <span class="keywordflow">return</span> 0x0000000000013E10ull;
<a name="l00765"></a>00765         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00766"></a>00766         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00767"></a>00767             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00768"></a>00768                 <span class="keywordflow">return</span> 0x0000000000023E10ull;
<a name="l00769"></a>00769             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00770"></a>00770                 <span class="keywordflow">return</span> 0x0000000000003E10ull;
<a name="l00771"></a>00771         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00772"></a>00772             <span class="keywordflow">return</span> 0x0000000000023E10ull;
<a name="l00773"></a>00773     }
<a name="l00774"></a>00774     <span class="keywordflow">return</span> 0x0000000000023E10ull;
<a name="l00775"></a>00775 }
<a name="l00776"></a>00776 <span class="preprocessor">#endif</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MAC_NUMBER CVMX_SLI_MAC_NUMBER_FUNC()</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5c3b949a1248d78f17e09391ac8a9944">CVMX_SLI_MAC_NUMBER_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00780"></a>00780 {
<a name="l00781"></a>00781     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00782"></a>00782         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00783"></a>00783         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00784"></a>00784         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00785"></a>00785         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00786"></a>00786         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00787"></a>00787         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00788"></a>00788             <span class="keywordflow">return</span> 0x0000000000003E00ull;
<a name="l00789"></a>00789             <span class="keywordflow">break</span>;
<a name="l00790"></a>00790         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00791"></a>00791         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00792"></a>00792             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00793"></a>00793                     <span class="keywordflow">return</span> 0x0000000000020050ull;
<a name="l00794"></a>00794             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00795"></a>00795                     <span class="keywordflow">return</span> 0x0000000000003E00ull;
<a name="l00796"></a>00796         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00797"></a>00797             <span class="keywordflow">return</span> 0x0000000000020050ull;
<a name="l00798"></a>00798             <span class="keywordflow">break</span>;
<a name="l00799"></a>00799     }
<a name="l00800"></a>00800     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MAC_NUMBER not supported on this chip\n&quot;</span>);
<a name="l00801"></a>00801     <span class="keywordflow">return</span> 0x0000000000020050ull;
<a name="l00802"></a>00802 }
<a name="l00803"></a>00803 <span class="preprocessor">#else</span>
<a name="l00804"></a><a class="code" href="cvmx-sli-defs_8h.html#a45aaa5d0e12c2fb59a36733fd8031df9">00804</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MAC_NUMBER CVMX_SLI_MAC_NUMBER_FUNC()</span>
<a name="l00805"></a><a class="code" href="cvmx-sli-defs_8h.html#a5c3b949a1248d78f17e09391ac8a9944">00805</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5c3b949a1248d78f17e09391ac8a9944">CVMX_SLI_MAC_NUMBER_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00806"></a>00806 {
<a name="l00807"></a>00807     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00808"></a>00808         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00809"></a>00809         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00810"></a>00810         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00811"></a>00811         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00812"></a>00812         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00813"></a>00813         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00814"></a>00814             <span class="keywordflow">return</span> 0x0000000000003E00ull;
<a name="l00815"></a>00815         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00816"></a>00816         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00817"></a>00817             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00818"></a>00818                 <span class="keywordflow">return</span> 0x0000000000020050ull;
<a name="l00819"></a>00819             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00820"></a>00820                 <span class="keywordflow">return</span> 0x0000000000003E00ull;
<a name="l00821"></a>00821         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00822"></a>00822             <span class="keywordflow">return</span> 0x0000000000020050ull;
<a name="l00823"></a>00823     }
<a name="l00824"></a>00824     <span class="keywordflow">return</span> 0x0000000000020050ull;
<a name="l00825"></a>00825 }
<a name="l00826"></a>00826 <span class="preprocessor">#endif</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MEM_ACCESS_CTL CVMX_SLI_MEM_ACCESS_CTL_FUNC()</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aab088bc46dddf6b1cd9ab5c7f02a7ea9">CVMX_SLI_MEM_ACCESS_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00830"></a>00830 {
<a name="l00831"></a>00831     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00832"></a>00832         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00833"></a>00833         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00834"></a>00834         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00835"></a>00835         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00836"></a>00836         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00837"></a>00837         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00838"></a>00838             <span class="keywordflow">return</span> 0x00000000000002F0ull;
<a name="l00839"></a>00839             <span class="keywordflow">break</span>;
<a name="l00840"></a>00840         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00841"></a>00841         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00842"></a>00842             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00843"></a>00843                     <span class="keywordflow">return</span> 0x00000000000282F0ull;
<a name="l00844"></a>00844             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00845"></a>00845                     <span class="keywordflow">return</span> 0x00000000000002F0ull;
<a name="l00846"></a>00846         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00847"></a>00847             <span class="keywordflow">return</span> 0x00000000000282F0ull;
<a name="l00848"></a>00848             <span class="keywordflow">break</span>;
<a name="l00849"></a>00849     }
<a name="l00850"></a>00850     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MEM_ACCESS_CTL not supported on this chip\n&quot;</span>);
<a name="l00851"></a>00851     <span class="keywordflow">return</span> 0x00000000000282F0ull;
<a name="l00852"></a>00852 }
<a name="l00853"></a>00853 <span class="preprocessor">#else</span>
<a name="l00854"></a><a class="code" href="cvmx-sli-defs_8h.html#a778ea40ed878211b95fe8a9ae68164dc">00854</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MEM_ACCESS_CTL CVMX_SLI_MEM_ACCESS_CTL_FUNC()</span>
<a name="l00855"></a><a class="code" href="cvmx-sli-defs_8h.html#aab088bc46dddf6b1cd9ab5c7f02a7ea9">00855</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aab088bc46dddf6b1cd9ab5c7f02a7ea9">CVMX_SLI_MEM_ACCESS_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00856"></a>00856 {
<a name="l00857"></a>00857     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00858"></a>00858         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00859"></a>00859         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00860"></a>00860         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00861"></a>00861         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00862"></a>00862         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00863"></a>00863         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00864"></a>00864             <span class="keywordflow">return</span> 0x00000000000002F0ull;
<a name="l00865"></a>00865         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00866"></a>00866         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00867"></a>00867             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00868"></a>00868                 <span class="keywordflow">return</span> 0x00000000000282F0ull;
<a name="l00869"></a>00869             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00870"></a>00870                 <span class="keywordflow">return</span> 0x00000000000002F0ull;
<a name="l00871"></a>00871         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00872"></a>00872             <span class="keywordflow">return</span> 0x00000000000282F0ull;
<a name="l00873"></a>00873     }
<a name="l00874"></a>00874     <span class="keywordflow">return</span> 0x00000000000282F0ull;
<a name="l00875"></a>00875 }
<a name="l00876"></a>00876 <span class="preprocessor">#endif</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a63eb37a7ad0568c4075a7a2986b140ec">CVMX_SLI_MEM_ACCESS_SUBIDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00879"></a>00879 {
<a name="l00880"></a>00880     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00881"></a>00881         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00882"></a>00882         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00883"></a>00883         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00884"></a>00884         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00885"></a>00885         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00886"></a>00886         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00887"></a>00887             <span class="keywordflow">if</span> (((offset &gt;= 12) &amp;&amp; (offset &lt;= 27)))
<a name="l00888"></a>00888                 <span class="keywordflow">return</span> 0x00000000000000E0ull + ((offset) &amp; 31) * 16 - 16*12;
<a name="l00889"></a>00889             <span class="keywordflow">break</span>;
<a name="l00890"></a>00890         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00891"></a>00891         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00892"></a>00892             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00893"></a>00893                 <span class="keywordflow">if</span> (((offset &gt;= 12) &amp;&amp; (offset &lt;= 27)))
<a name="l00894"></a>00894                     <span class="keywordflow">return</span> 0x00000000000280E0ull + ((offset) &amp; 31) * 16 - 16*12;
<a name="l00895"></a>00895             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00896"></a>00896                 <span class="keywordflow">if</span> (((offset &gt;= 12) &amp;&amp; (offset &lt;= 27)))
<a name="l00897"></a>00897                     <span class="keywordflow">return</span> 0x00000000000000E0ull + ((offset) &amp; 31) * 16 - 16*12;
<a name="l00898"></a>00898         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00899"></a>00899             <span class="keywordflow">if</span> (((offset &gt;= 12) &amp;&amp; (offset &lt;= 27)))
<a name="l00900"></a>00900                 <span class="keywordflow">return</span> 0x00000000000280E0ull + ((offset) &amp; 31) * 16 - 16*12;
<a name="l00901"></a>00901             <span class="keywordflow">break</span>;
<a name="l00902"></a>00902     }
<a name="l00903"></a>00903     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MEM_ACCESS_SUBIDX (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00904"></a>00904     <span class="keywordflow">return</span> 0x00000000000280E0ull + ((offset) &amp; 31) * 16 - 16*12;
<a name="l00905"></a>00905 }
<a name="l00906"></a>00906 <span class="preprocessor">#else</span>
<a name="l00907"></a><a class="code" href="cvmx-sli-defs_8h.html#a63eb37a7ad0568c4075a7a2986b140ec">00907</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a63eb37a7ad0568c4075a7a2986b140ec">CVMX_SLI_MEM_ACCESS_SUBIDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00908"></a>00908 {
<a name="l00909"></a>00909     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00910"></a>00910         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00911"></a>00911         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00912"></a>00912         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00913"></a>00913         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00914"></a>00914         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00915"></a>00915         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00916"></a>00916             <span class="keywordflow">return</span> 0x00000000000000E0ull + (offset) * 16 - 16*12;
<a name="l00917"></a>00917         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00918"></a>00918         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00919"></a>00919             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00920"></a>00920                 <span class="keywordflow">return</span> 0x00000000000280E0ull + (offset) * 16 - 16*12;
<a name="l00921"></a>00921             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00922"></a>00922                 <span class="keywordflow">return</span> 0x00000000000000E0ull + (offset) * 16 - 16*12;
<a name="l00923"></a>00923         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00924"></a>00924             <span class="keywordflow">return</span> 0x00000000000280E0ull + (offset) * 16 - 16*12;
<a name="l00925"></a>00925     }
<a name="l00926"></a>00926     <span class="keywordflow">return</span> 0x00000000000280E0ull + (offset) * 16 - 16*12;
<a name="l00927"></a>00927 }
<a name="l00928"></a>00928 <span class="preprocessor">#endif</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MEM_CTL CVMX_SLI_MEM_CTL_FUNC()</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4d9553baa57ac48edbc4e5808305ada0">CVMX_SLI_MEM_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00932"></a>00932 {
<a name="l00933"></a>00933     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00934"></a>00934         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00935"></a>00935             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00936"></a>00936                     <span class="keywordflow">return</span> 0x00000000000285E0ull;
<a name="l00937"></a>00937             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00938"></a>00938                     <span class="keywordflow">return</span> 0x00000000000005E0ull;
<a name="l00939"></a>00939         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00940"></a>00940         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00941"></a>00941             <span class="keywordflow">return</span> 0x00000000000285E0ull;
<a name="l00942"></a>00942             <span class="keywordflow">break</span>;
<a name="l00943"></a>00943 
<a name="l00944"></a>00944             <span class="keywordflow">break</span>;
<a name="l00945"></a>00945     }
<a name="l00946"></a>00946     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MEM_CTL not supported on this chip\n&quot;</span>);
<a name="l00947"></a>00947     <span class="keywordflow">return</span> 0x00000000000285E0ull;
<a name="l00948"></a>00948 }
<a name="l00949"></a>00949 <span class="preprocessor">#else</span>
<a name="l00950"></a><a class="code" href="cvmx-sli-defs_8h.html#a994ee8efba4d7250262fd412601031db">00950</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MEM_CTL CVMX_SLI_MEM_CTL_FUNC()</span>
<a name="l00951"></a><a class="code" href="cvmx-sli-defs_8h.html#a4d9553baa57ac48edbc4e5808305ada0">00951</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4d9553baa57ac48edbc4e5808305ada0">CVMX_SLI_MEM_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00952"></a>00952 {
<a name="l00953"></a>00953     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00954"></a>00954         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00955"></a>00955             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00956"></a>00956                 <span class="keywordflow">return</span> 0x00000000000285E0ull;
<a name="l00957"></a>00957             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00958"></a>00958                 <span class="keywordflow">return</span> 0x00000000000005E0ull;
<a name="l00959"></a>00959         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00960"></a>00960         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00961"></a>00961             <span class="keywordflow">return</span> 0x00000000000285E0ull;
<a name="l00962"></a>00962 
<a name="l00963"></a>00963     }
<a name="l00964"></a>00964     <span class="keywordflow">return</span> 0x00000000000285E0ull;
<a name="l00965"></a>00965 }
<a name="l00966"></a>00966 <span class="preprocessor">#endif</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MEM_INT_SUM CVMX_SLI_MEM_INT_SUM_FUNC()</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1d2dcb93d2eed5e4937b0c55e8d39137">CVMX_SLI_MEM_INT_SUM_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00970"></a>00970 {
<a name="l00971"></a>00971     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00972"></a>00972         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00973"></a>00973             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00974"></a>00974                     <span class="keywordflow">return</span> 0x00000000000285D0ull;
<a name="l00975"></a>00975             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00976"></a>00976                     <span class="keywordflow">return</span> 0x00000000000005D0ull;
<a name="l00977"></a>00977         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00978"></a>00978         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00979"></a>00979             <span class="keywordflow">return</span> 0x00000000000285D0ull;
<a name="l00980"></a>00980             <span class="keywordflow">break</span>;
<a name="l00981"></a>00981 
<a name="l00982"></a>00982             <span class="keywordflow">break</span>;
<a name="l00983"></a>00983     }
<a name="l00984"></a>00984     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MEM_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00985"></a>00985     <span class="keywordflow">return</span> 0x00000000000285D0ull;
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 <span class="preprocessor">#else</span>
<a name="l00988"></a><a class="code" href="cvmx-sli-defs_8h.html#ada07e83bcfa5f1b601cf9aa540c2d451">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MEM_INT_SUM CVMX_SLI_MEM_INT_SUM_FUNC()</span>
<a name="l00989"></a><a class="code" href="cvmx-sli-defs_8h.html#a1d2dcb93d2eed5e4937b0c55e8d39137">00989</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1d2dcb93d2eed5e4937b0c55e8d39137">CVMX_SLI_MEM_INT_SUM_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00990"></a>00990 {
<a name="l00991"></a>00991     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00992"></a>00992         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00993"></a>00993             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00994"></a>00994                 <span class="keywordflow">return</span> 0x00000000000285D0ull;
<a name="l00995"></a>00995             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00996"></a>00996                 <span class="keywordflow">return</span> 0x00000000000005D0ull;
<a name="l00997"></a>00997         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00998"></a>00998         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00999"></a>00999             <span class="keywordflow">return</span> 0x00000000000285D0ull;
<a name="l01000"></a>01000 
<a name="l01001"></a>01001     }
<a name="l01002"></a>01002     <span class="keywordflow">return</span> 0x00000000000285D0ull;
<a name="l01003"></a>01003 }
<a name="l01004"></a>01004 <span class="preprocessor">#endif</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8d9f8d7f3b03aca93204afc568030146">CVMX_SLI_MSIXX_TABLE_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01007"></a>01007 {
<a name="l01008"></a>01008     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01009"></a>01009         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01010"></a>01010             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01011"></a>01011                 <span class="keywordflow">if</span> ((offset &lt;= 64))
<a name="l01012"></a>01012                     <span class="keywordflow">return</span> 0x0000000000000000ull + ((offset) &amp; 127) * 16;
<a name="l01013"></a>01013             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01014"></a>01014                 <span class="keywordflow">if</span> ((offset &lt;= 64))
<a name="l01015"></a>01015                     <span class="keywordflow">return</span> 0x0000000000006000ull + ((offset) &amp; 127) * 16;
<a name="l01016"></a>01016         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01017"></a>01017         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01018"></a>01018             <span class="keywordflow">if</span> ((offset &lt;= 64))
<a name="l01019"></a>01019                 <span class="keywordflow">return</span> 0x0000000000000000ull + ((offset) &amp; 127) * 16;
<a name="l01020"></a>01020             <span class="keywordflow">break</span>;
<a name="l01021"></a>01021 
<a name="l01022"></a>01022             <span class="keywordflow">break</span>;
<a name="l01023"></a>01023     }
<a name="l01024"></a>01024     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSIXX_TABLE_ADDR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01025"></a>01025     <span class="keywordflow">return</span> 0x0000000000000000ull + ((offset) &amp; 127) * 16;
<a name="l01026"></a>01026 }
<a name="l01027"></a>01027 <span class="preprocessor">#else</span>
<a name="l01028"></a><a class="code" href="cvmx-sli-defs_8h.html#a8d9f8d7f3b03aca93204afc568030146">01028</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8d9f8d7f3b03aca93204afc568030146">CVMX_SLI_MSIXX_TABLE_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01029"></a>01029 {
<a name="l01030"></a>01030     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01031"></a>01031         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01032"></a>01032             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01033"></a>01033                 <span class="keywordflow">return</span> 0x0000000000000000ull + (offset) * 16;
<a name="l01034"></a>01034             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01035"></a>01035                 <span class="keywordflow">return</span> 0x0000000000006000ull + (offset) * 16;
<a name="l01036"></a>01036         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01037"></a>01037         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01038"></a>01038             <span class="keywordflow">return</span> 0x0000000000000000ull + (offset) * 16;
<a name="l01039"></a>01039 
<a name="l01040"></a>01040     }
<a name="l01041"></a>01041     <span class="keywordflow">return</span> 0x0000000000000000ull + (offset) * 16;
<a name="l01042"></a>01042 }
<a name="l01043"></a>01043 <span class="preprocessor">#endif</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1c12d14cc9de5c86b373b93b7ff1632b">CVMX_SLI_MSIXX_TABLE_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01046"></a>01046 {
<a name="l01047"></a>01047     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01048"></a>01048         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01049"></a>01049             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01050"></a>01050                 <span class="keywordflow">if</span> ((offset &lt;= 64))
<a name="l01051"></a>01051                     <span class="keywordflow">return</span> 0x0000000000000008ull + ((offset) &amp; 127) * 16;
<a name="l01052"></a>01052             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01053"></a>01053                 <span class="keywordflow">if</span> ((offset &lt;= 64))
<a name="l01054"></a>01054                     <span class="keywordflow">return</span> 0x0000000000006008ull + ((offset) &amp; 127) * 16;
<a name="l01055"></a>01055         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01056"></a>01056         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01057"></a>01057             <span class="keywordflow">if</span> ((offset &lt;= 64))
<a name="l01058"></a>01058                 <span class="keywordflow">return</span> 0x0000000000000008ull + ((offset) &amp; 127) * 16;
<a name="l01059"></a>01059             <span class="keywordflow">break</span>;
<a name="l01060"></a>01060 
<a name="l01061"></a>01061             <span class="keywordflow">break</span>;
<a name="l01062"></a>01062     }
<a name="l01063"></a>01063     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSIXX_TABLE_DATA (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01064"></a>01064     <span class="keywordflow">return</span> 0x0000000000000008ull + ((offset) &amp; 127) * 16;
<a name="l01065"></a>01065 }
<a name="l01066"></a>01066 <span class="preprocessor">#else</span>
<a name="l01067"></a><a class="code" href="cvmx-sli-defs_8h.html#a1c12d14cc9de5c86b373b93b7ff1632b">01067</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1c12d14cc9de5c86b373b93b7ff1632b">CVMX_SLI_MSIXX_TABLE_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01068"></a>01068 {
<a name="l01069"></a>01069     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01070"></a>01070         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01071"></a>01071             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01072"></a>01072                 <span class="keywordflow">return</span> 0x0000000000000008ull + (offset) * 16;
<a name="l01073"></a>01073             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01074"></a>01074                 <span class="keywordflow">return</span> 0x0000000000006008ull + (offset) * 16;
<a name="l01075"></a>01075         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01076"></a>01076         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01077"></a>01077             <span class="keywordflow">return</span> 0x0000000000000008ull + (offset) * 16;
<a name="l01078"></a>01078 
<a name="l01079"></a>01079     }
<a name="l01080"></a>01080     <span class="keywordflow">return</span> 0x0000000000000008ull + (offset) * 16;
<a name="l01081"></a>01081 }
<a name="l01082"></a>01082 <span class="preprocessor">#endif</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a15ebdf58e428d8ddc613c02812b3aa09">CVMX_SLI_MSIX_MACX_PF_TABLE_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01085"></a>01085 {
<a name="l01086"></a>01086     <span class="keywordflow">if</span> (!(
<a name="l01087"></a>01087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01088"></a>01088         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSIX_MACX_PF_TABLE_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01089"></a>01089     <span class="keywordflow">return</span> 0x0000000000007C00ull + ((offset) &amp; 3) * 16;
<a name="l01090"></a>01090 }
<a name="l01091"></a>01091 <span class="preprocessor">#else</span>
<a name="l01092"></a><a class="code" href="cvmx-sli-defs_8h.html#a15ebdf58e428d8ddc613c02812b3aa09">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSIX_MACX_PF_TABLE_ADDR(offset) (0x0000000000007C00ull + ((offset) &amp; 3) * 16)</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a7869eb11e461d91e6bb17ab78931235a">CVMX_SLI_MSIX_MACX_PF_TABLE_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01096"></a>01096 {
<a name="l01097"></a>01097     <span class="keywordflow">if</span> (!(
<a name="l01098"></a>01098           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01099"></a>01099         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSIX_MACX_PF_TABLE_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01100"></a>01100     <span class="keywordflow">return</span> 0x0000000000007C08ull + ((offset) &amp; 3) * 16;
<a name="l01101"></a>01101 }
<a name="l01102"></a>01102 <span class="preprocessor">#else</span>
<a name="l01103"></a><a class="code" href="cvmx-sli-defs_8h.html#a7869eb11e461d91e6bb17ab78931235a">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSIX_MACX_PF_TABLE_DATA(offset) (0x0000000000007C08ull + ((offset) &amp; 3) * 16)</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSIX_PBA0 CVMX_SLI_MSIX_PBA0_FUNC()</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8d5959c7702b7b7ea53d12859e8288fc">CVMX_SLI_MSIX_PBA0_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01108"></a>01108 {
<a name="l01109"></a>01109     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01110"></a>01110         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01111"></a>01111             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01112"></a>01112                     <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l01113"></a>01113             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01114"></a>01114                     <span class="keywordflow">return</span> 0x0000000000007000ull;
<a name="l01115"></a>01115         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01116"></a>01116         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01117"></a>01117             <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l01118"></a>01118             <span class="keywordflow">break</span>;
<a name="l01119"></a>01119 
<a name="l01120"></a>01120             <span class="keywordflow">break</span>;
<a name="l01121"></a>01121     }
<a name="l01122"></a>01122     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSIX_PBA0 not supported on this chip\n&quot;</span>);
<a name="l01123"></a>01123     <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l01124"></a>01124 }
<a name="l01125"></a>01125 <span class="preprocessor">#else</span>
<a name="l01126"></a><a class="code" href="cvmx-sli-defs_8h.html#a13869ee32d3ca13379994fef3e52f185">01126</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSIX_PBA0 CVMX_SLI_MSIX_PBA0_FUNC()</span>
<a name="l01127"></a><a class="code" href="cvmx-sli-defs_8h.html#a8d5959c7702b7b7ea53d12859e8288fc">01127</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8d5959c7702b7b7ea53d12859e8288fc">CVMX_SLI_MSIX_PBA0_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01128"></a>01128 {
<a name="l01129"></a>01129     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01130"></a>01130         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01131"></a>01131             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01132"></a>01132                 <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l01133"></a>01133             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01134"></a>01134                 <span class="keywordflow">return</span> 0x0000000000007000ull;
<a name="l01135"></a>01135         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01136"></a>01136         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01137"></a>01137             <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l01138"></a>01138 
<a name="l01139"></a>01139     }
<a name="l01140"></a>01140     <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l01141"></a>01141 }
<a name="l01142"></a>01142 <span class="preprocessor">#endif</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSIX_PBA1 CVMX_SLI_MSIX_PBA1_FUNC()</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a43523521ede67e82bc941512233a694a">CVMX_SLI_MSIX_PBA1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01146"></a>01146 {
<a name="l01147"></a>01147     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01148"></a>01148         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01149"></a>01149             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01150"></a>01150                     <span class="keywordflow">return</span> 0x0000000000001008ull;
<a name="l01151"></a>01151             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01152"></a>01152                     <span class="keywordflow">return</span> 0x0000000000007010ull;
<a name="l01153"></a>01153         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01154"></a>01154         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01155"></a>01155             <span class="keywordflow">return</span> 0x0000000000001008ull;
<a name="l01156"></a>01156             <span class="keywordflow">break</span>;
<a name="l01157"></a>01157 
<a name="l01158"></a>01158             <span class="keywordflow">break</span>;
<a name="l01159"></a>01159     }
<a name="l01160"></a>01160     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSIX_PBA1 not supported on this chip\n&quot;</span>);
<a name="l01161"></a>01161     <span class="keywordflow">return</span> 0x0000000000001008ull;
<a name="l01162"></a>01162 }
<a name="l01163"></a>01163 <span class="preprocessor">#else</span>
<a name="l01164"></a><a class="code" href="cvmx-sli-defs_8h.html#a6982eef0227a598535e0af3aa32c744a">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSIX_PBA1 CVMX_SLI_MSIX_PBA1_FUNC()</span>
<a name="l01165"></a><a class="code" href="cvmx-sli-defs_8h.html#a43523521ede67e82bc941512233a694a">01165</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a43523521ede67e82bc941512233a694a">CVMX_SLI_MSIX_PBA1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01166"></a>01166 {
<a name="l01167"></a>01167     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01168"></a>01168         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01169"></a>01169             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01170"></a>01170                 <span class="keywordflow">return</span> 0x0000000000001008ull;
<a name="l01171"></a>01171             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01172"></a>01172                 <span class="keywordflow">return</span> 0x0000000000007010ull;
<a name="l01173"></a>01173         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01174"></a>01174         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01175"></a>01175             <span class="keywordflow">return</span> 0x0000000000001008ull;
<a name="l01176"></a>01176 
<a name="l01177"></a>01177     }
<a name="l01178"></a>01178     <span class="keywordflow">return</span> 0x0000000000001008ull;
<a name="l01179"></a>01179 }
<a name="l01180"></a>01180 <span class="preprocessor">#endif</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB0 CVMX_SLI_MSI_ENB0_FUNC()</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_ENB0_FUNC(<span class="keywordtype">void</span>)
<a name="l01184"></a>01184 {
<a name="l01185"></a>01185     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01186"></a>01186         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_ENB0 not supported on this chip\n&quot;</span>);
<a name="l01187"></a>01187     <span class="keywordflow">return</span> 0x0000000000003C50ull;
<a name="l01188"></a>01188 }
<a name="l01189"></a>01189 <span class="preprocessor">#else</span>
<a name="l01190"></a><a class="code" href="cvmx-sli-defs_8h.html#a85a8c49448d7e671bde6ed604f6020b4">01190</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB0 (0x0000000000003C50ull)</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB1 CVMX_SLI_MSI_ENB1_FUNC()</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_ENB1_FUNC(<span class="keywordtype">void</span>)
<a name="l01195"></a>01195 {
<a name="l01196"></a>01196     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01197"></a>01197         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_ENB1 not supported on this chip\n&quot;</span>);
<a name="l01198"></a>01198     <span class="keywordflow">return</span> 0x0000000000003C60ull;
<a name="l01199"></a>01199 }
<a name="l01200"></a>01200 <span class="preprocessor">#else</span>
<a name="l01201"></a><a class="code" href="cvmx-sli-defs_8h.html#aff2a9311c45593f413de085c208ceeb0">01201</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB1 (0x0000000000003C60ull)</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB2 CVMX_SLI_MSI_ENB2_FUNC()</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l01206"></a>01206 {
<a name="l01207"></a>01207     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01208"></a>01208         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_ENB2 not supported on this chip\n&quot;</span>);
<a name="l01209"></a>01209     <span class="keywordflow">return</span> 0x0000000000003C70ull;
<a name="l01210"></a>01210 }
<a name="l01211"></a>01211 <span class="preprocessor">#else</span>
<a name="l01212"></a><a class="code" href="cvmx-sli-defs_8h.html#af3094b35c676b658ae40c78848710fb2">01212</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB2 (0x0000000000003C70ull)</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB3 CVMX_SLI_MSI_ENB3_FUNC()</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_ENB3_FUNC(<span class="keywordtype">void</span>)
<a name="l01217"></a>01217 {
<a name="l01218"></a>01218     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01219"></a>01219         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_ENB3 not supported on this chip\n&quot;</span>);
<a name="l01220"></a>01220     <span class="keywordflow">return</span> 0x0000000000003C80ull;
<a name="l01221"></a>01221 }
<a name="l01222"></a>01222 <span class="preprocessor">#else</span>
<a name="l01223"></a><a class="code" href="cvmx-sli-defs_8h.html#a437fb53430c4583e604619a78fc47fb7">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_ENB3 (0x0000000000003C80ull)</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV0 CVMX_SLI_MSI_RCV0_FUNC()</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aceb23ecec4a469a413955c363054bb55">CVMX_SLI_MSI_RCV0_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01228"></a>01228 {
<a name="l01229"></a>01229     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01230"></a>01230         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01231"></a>01231         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01232"></a>01232         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01233"></a>01233         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01234"></a>01234         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01235"></a>01235         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01236"></a>01236             <span class="keywordflow">return</span> 0x0000000000003C10ull;
<a name="l01237"></a>01237             <span class="keywordflow">break</span>;
<a name="l01238"></a>01238         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01239"></a>01239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01240"></a>01240             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01241"></a>01241                     <span class="keywordflow">return</span> 0x0000000000023C10ull;
<a name="l01242"></a>01242             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01243"></a>01243                     <span class="keywordflow">return</span> 0x0000000000003C10ull;
<a name="l01244"></a>01244         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01245"></a>01245             <span class="keywordflow">return</span> 0x0000000000023C10ull;
<a name="l01246"></a>01246             <span class="keywordflow">break</span>;
<a name="l01247"></a>01247     }
<a name="l01248"></a>01248     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_RCV0 not supported on this chip\n&quot;</span>);
<a name="l01249"></a>01249     <span class="keywordflow">return</span> 0x0000000000023C10ull;
<a name="l01250"></a>01250 }
<a name="l01251"></a>01251 <span class="preprocessor">#else</span>
<a name="l01252"></a><a class="code" href="cvmx-sli-defs_8h.html#a79266050835c05c7e3a93e35426812bf">01252</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV0 CVMX_SLI_MSI_RCV0_FUNC()</span>
<a name="l01253"></a><a class="code" href="cvmx-sli-defs_8h.html#aceb23ecec4a469a413955c363054bb55">01253</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aceb23ecec4a469a413955c363054bb55">CVMX_SLI_MSI_RCV0_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01254"></a>01254 {
<a name="l01255"></a>01255     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01256"></a>01256         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01257"></a>01257         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01258"></a>01258         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01259"></a>01259         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01260"></a>01260         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01261"></a>01261         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01262"></a>01262             <span class="keywordflow">return</span> 0x0000000000003C10ull;
<a name="l01263"></a>01263         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01264"></a>01264         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01265"></a>01265             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01266"></a>01266                 <span class="keywordflow">return</span> 0x0000000000023C10ull;
<a name="l01267"></a>01267             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01268"></a>01268                 <span class="keywordflow">return</span> 0x0000000000003C10ull;
<a name="l01269"></a>01269         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01270"></a>01270             <span class="keywordflow">return</span> 0x0000000000023C10ull;
<a name="l01271"></a>01271     }
<a name="l01272"></a>01272     <span class="keywordflow">return</span> 0x0000000000023C10ull;
<a name="l01273"></a>01273 }
<a name="l01274"></a>01274 <span class="preprocessor">#endif</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV1 CVMX_SLI_MSI_RCV1_FUNC()</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a6f6b91f4de84f5d11ecdfc13c1330917">CVMX_SLI_MSI_RCV1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01278"></a>01278 {
<a name="l01279"></a>01279     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01280"></a>01280         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01281"></a>01281         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01282"></a>01282         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01283"></a>01283         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01284"></a>01284         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01285"></a>01285         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01286"></a>01286             <span class="keywordflow">return</span> 0x0000000000003C20ull;
<a name="l01287"></a>01287             <span class="keywordflow">break</span>;
<a name="l01288"></a>01288         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01289"></a>01289         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01290"></a>01290             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01291"></a>01291                     <span class="keywordflow">return</span> 0x0000000000023C20ull;
<a name="l01292"></a>01292             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01293"></a>01293                     <span class="keywordflow">return</span> 0x0000000000003C20ull;
<a name="l01294"></a>01294         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01295"></a>01295             <span class="keywordflow">return</span> 0x0000000000023C20ull;
<a name="l01296"></a>01296             <span class="keywordflow">break</span>;
<a name="l01297"></a>01297     }
<a name="l01298"></a>01298     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_RCV1 not supported on this chip\n&quot;</span>);
<a name="l01299"></a>01299     <span class="keywordflow">return</span> 0x0000000000023C20ull;
<a name="l01300"></a>01300 }
<a name="l01301"></a>01301 <span class="preprocessor">#else</span>
<a name="l01302"></a><a class="code" href="cvmx-sli-defs_8h.html#a3a3437b067d92a5c9a945f9a27edd6e7">01302</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV1 CVMX_SLI_MSI_RCV1_FUNC()</span>
<a name="l01303"></a><a class="code" href="cvmx-sli-defs_8h.html#a6f6b91f4de84f5d11ecdfc13c1330917">01303</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a6f6b91f4de84f5d11ecdfc13c1330917">CVMX_SLI_MSI_RCV1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01304"></a>01304 {
<a name="l01305"></a>01305     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01306"></a>01306         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01307"></a>01307         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01308"></a>01308         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01309"></a>01309         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01310"></a>01310         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01311"></a>01311         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01312"></a>01312             <span class="keywordflow">return</span> 0x0000000000003C20ull;
<a name="l01313"></a>01313         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01314"></a>01314         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01315"></a>01315             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01316"></a>01316                 <span class="keywordflow">return</span> 0x0000000000023C20ull;
<a name="l01317"></a>01317             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01318"></a>01318                 <span class="keywordflow">return</span> 0x0000000000003C20ull;
<a name="l01319"></a>01319         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01320"></a>01320             <span class="keywordflow">return</span> 0x0000000000023C20ull;
<a name="l01321"></a>01321     }
<a name="l01322"></a>01322     <span class="keywordflow">return</span> 0x0000000000023C20ull;
<a name="l01323"></a>01323 }
<a name="l01324"></a>01324 <span class="preprocessor">#endif</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV2 CVMX_SLI_MSI_RCV2_FUNC()</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aebc64d96bade9eba2b3e825135a5b03d">CVMX_SLI_MSI_RCV2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01328"></a>01328 {
<a name="l01329"></a>01329     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01330"></a>01330         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01331"></a>01331         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01332"></a>01332         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01333"></a>01333         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01334"></a>01334         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01335"></a>01335         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01336"></a>01336             <span class="keywordflow">return</span> 0x0000000000003C30ull;
<a name="l01337"></a>01337             <span class="keywordflow">break</span>;
<a name="l01338"></a>01338         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01339"></a>01339         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01340"></a>01340             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01341"></a>01341                     <span class="keywordflow">return</span> 0x0000000000023C30ull;
<a name="l01342"></a>01342             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01343"></a>01343                     <span class="keywordflow">return</span> 0x0000000000003C30ull;
<a name="l01344"></a>01344         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01345"></a>01345             <span class="keywordflow">return</span> 0x0000000000023C30ull;
<a name="l01346"></a>01346             <span class="keywordflow">break</span>;
<a name="l01347"></a>01347     }
<a name="l01348"></a>01348     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_RCV2 not supported on this chip\n&quot;</span>);
<a name="l01349"></a>01349     <span class="keywordflow">return</span> 0x0000000000023C30ull;
<a name="l01350"></a>01350 }
<a name="l01351"></a>01351 <span class="preprocessor">#else</span>
<a name="l01352"></a><a class="code" href="cvmx-sli-defs_8h.html#a2980a274034cea9c1f1916bb0dd058a7">01352</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV2 CVMX_SLI_MSI_RCV2_FUNC()</span>
<a name="l01353"></a><a class="code" href="cvmx-sli-defs_8h.html#aebc64d96bade9eba2b3e825135a5b03d">01353</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aebc64d96bade9eba2b3e825135a5b03d">CVMX_SLI_MSI_RCV2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01354"></a>01354 {
<a name="l01355"></a>01355     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01356"></a>01356         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01357"></a>01357         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01358"></a>01358         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01359"></a>01359         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01360"></a>01360         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01361"></a>01361         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01362"></a>01362             <span class="keywordflow">return</span> 0x0000000000003C30ull;
<a name="l01363"></a>01363         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01364"></a>01364         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01365"></a>01365             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01366"></a>01366                 <span class="keywordflow">return</span> 0x0000000000023C30ull;
<a name="l01367"></a>01367             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01368"></a>01368                 <span class="keywordflow">return</span> 0x0000000000003C30ull;
<a name="l01369"></a>01369         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01370"></a>01370             <span class="keywordflow">return</span> 0x0000000000023C30ull;
<a name="l01371"></a>01371     }
<a name="l01372"></a>01372     <span class="keywordflow">return</span> 0x0000000000023C30ull;
<a name="l01373"></a>01373 }
<a name="l01374"></a>01374 <span class="preprocessor">#endif</span>
<a name="l01375"></a>01375 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV3 CVMX_SLI_MSI_RCV3_FUNC()</span>
<a name="l01377"></a>01377 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ac1774b39c67fe1fbbf9ee2ae99853530">CVMX_SLI_MSI_RCV3_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01378"></a>01378 {
<a name="l01379"></a>01379     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01380"></a>01380         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01381"></a>01381         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01382"></a>01382         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01383"></a>01383         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01384"></a>01384         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01385"></a>01385         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01386"></a>01386             <span class="keywordflow">return</span> 0x0000000000003C40ull;
<a name="l01387"></a>01387             <span class="keywordflow">break</span>;
<a name="l01388"></a>01388         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01389"></a>01389         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01390"></a>01390             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01391"></a>01391                     <span class="keywordflow">return</span> 0x0000000000023C40ull;
<a name="l01392"></a>01392             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01393"></a>01393                     <span class="keywordflow">return</span> 0x0000000000003C40ull;
<a name="l01394"></a>01394         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01395"></a>01395             <span class="keywordflow">return</span> 0x0000000000023C40ull;
<a name="l01396"></a>01396             <span class="keywordflow">break</span>;
<a name="l01397"></a>01397     }
<a name="l01398"></a>01398     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_RCV3 not supported on this chip\n&quot;</span>);
<a name="l01399"></a>01399     <span class="keywordflow">return</span> 0x0000000000023C40ull;
<a name="l01400"></a>01400 }
<a name="l01401"></a>01401 <span class="preprocessor">#else</span>
<a name="l01402"></a><a class="code" href="cvmx-sli-defs_8h.html#a4c682c17e80e7790b13c6e4470947f41">01402</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RCV3 CVMX_SLI_MSI_RCV3_FUNC()</span>
<a name="l01403"></a><a class="code" href="cvmx-sli-defs_8h.html#ac1774b39c67fe1fbbf9ee2ae99853530">01403</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ac1774b39c67fe1fbbf9ee2ae99853530">CVMX_SLI_MSI_RCV3_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01404"></a>01404 {
<a name="l01405"></a>01405     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01406"></a>01406         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01407"></a>01407         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01408"></a>01408         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01409"></a>01409         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01410"></a>01410         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01411"></a>01411         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01412"></a>01412             <span class="keywordflow">return</span> 0x0000000000003C40ull;
<a name="l01413"></a>01413         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01414"></a>01414         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01415"></a>01415             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01416"></a>01416                 <span class="keywordflow">return</span> 0x0000000000023C40ull;
<a name="l01417"></a>01417             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01418"></a>01418                 <span class="keywordflow">return</span> 0x0000000000003C40ull;
<a name="l01419"></a>01419         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01420"></a>01420             <span class="keywordflow">return</span> 0x0000000000023C40ull;
<a name="l01421"></a>01421     }
<a name="l01422"></a>01422     <span class="keywordflow">return</span> 0x0000000000023C40ull;
<a name="l01423"></a>01423 }
<a name="l01424"></a>01424 <span class="preprocessor">#endif</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RD_MAP CVMX_SLI_MSI_RD_MAP_FUNC()</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a05d5f7b12a070bf8997d39465cd80e4a">CVMX_SLI_MSI_RD_MAP_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01428"></a>01428 {
<a name="l01429"></a>01429     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01430"></a>01430         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01431"></a>01431         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01432"></a>01432         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01433"></a>01433         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01434"></a>01434         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01435"></a>01435         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01436"></a>01436             <span class="keywordflow">return</span> 0x0000000000003CA0ull;
<a name="l01437"></a>01437             <span class="keywordflow">break</span>;
<a name="l01438"></a>01438         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01439"></a>01439         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01440"></a>01440             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01441"></a>01441                     <span class="keywordflow">return</span> 0x0000000000023CA0ull;
<a name="l01442"></a>01442             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01443"></a>01443                     <span class="keywordflow">return</span> 0x0000000000003CA0ull;
<a name="l01444"></a>01444         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01445"></a>01445             <span class="keywordflow">return</span> 0x0000000000023CA0ull;
<a name="l01446"></a>01446             <span class="keywordflow">break</span>;
<a name="l01447"></a>01447     }
<a name="l01448"></a>01448     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_RD_MAP not supported on this chip\n&quot;</span>);
<a name="l01449"></a>01449     <span class="keywordflow">return</span> 0x0000000000023CA0ull;
<a name="l01450"></a>01450 }
<a name="l01451"></a>01451 <span class="preprocessor">#else</span>
<a name="l01452"></a><a class="code" href="cvmx-sli-defs_8h.html#a80213be4f1b997ed33517d107e7b74ca">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_RD_MAP CVMX_SLI_MSI_RD_MAP_FUNC()</span>
<a name="l01453"></a><a class="code" href="cvmx-sli-defs_8h.html#a05d5f7b12a070bf8997d39465cd80e4a">01453</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a05d5f7b12a070bf8997d39465cd80e4a">CVMX_SLI_MSI_RD_MAP_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01454"></a>01454 {
<a name="l01455"></a>01455     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01456"></a>01456         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01457"></a>01457         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01458"></a>01458         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01459"></a>01459         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01460"></a>01460         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01461"></a>01461         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01462"></a>01462             <span class="keywordflow">return</span> 0x0000000000003CA0ull;
<a name="l01463"></a>01463         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01464"></a>01464         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01465"></a>01465             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01466"></a>01466                 <span class="keywordflow">return</span> 0x0000000000023CA0ull;
<a name="l01467"></a>01467             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01468"></a>01468                 <span class="keywordflow">return</span> 0x0000000000003CA0ull;
<a name="l01469"></a>01469         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01470"></a>01470             <span class="keywordflow">return</span> 0x0000000000023CA0ull;
<a name="l01471"></a>01471     }
<a name="l01472"></a>01472     <span class="keywordflow">return</span> 0x0000000000023CA0ull;
<a name="l01473"></a>01473 }
<a name="l01474"></a>01474 <span class="preprocessor">#endif</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB0 CVMX_SLI_MSI_W1C_ENB0_FUNC()</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1C_ENB0_FUNC(<span class="keywordtype">void</span>)
<a name="l01478"></a>01478 {
<a name="l01479"></a>01479     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01480"></a>01480         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1C_ENB0 not supported on this chip\n&quot;</span>);
<a name="l01481"></a>01481     <span class="keywordflow">return</span> 0x0000000000003CF0ull;
<a name="l01482"></a>01482 }
<a name="l01483"></a>01483 <span class="preprocessor">#else</span>
<a name="l01484"></a><a class="code" href="cvmx-sli-defs_8h.html#a7094fbdcac07e2beb9ce144f43ee6c65">01484</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB0 (0x0000000000003CF0ull)</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB1 CVMX_SLI_MSI_W1C_ENB1_FUNC()</span>
<a name="l01488"></a>01488 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1C_ENB1_FUNC(<span class="keywordtype">void</span>)
<a name="l01489"></a>01489 {
<a name="l01490"></a>01490     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01491"></a>01491         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1C_ENB1 not supported on this chip\n&quot;</span>);
<a name="l01492"></a>01492     <span class="keywordflow">return</span> 0x0000000000003D00ull;
<a name="l01493"></a>01493 }
<a name="l01494"></a>01494 <span class="preprocessor">#else</span>
<a name="l01495"></a><a class="code" href="cvmx-sli-defs_8h.html#a8a95f4bbeaf892ec2575ba60d39f5ccb">01495</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB1 (0x0000000000003D00ull)</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB2 CVMX_SLI_MSI_W1C_ENB2_FUNC()</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1C_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l01500"></a>01500 {
<a name="l01501"></a>01501     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01502"></a>01502         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1C_ENB2 not supported on this chip\n&quot;</span>);
<a name="l01503"></a>01503     <span class="keywordflow">return</span> 0x0000000000003D10ull;
<a name="l01504"></a>01504 }
<a name="l01505"></a>01505 <span class="preprocessor">#else</span>
<a name="l01506"></a><a class="code" href="cvmx-sli-defs_8h.html#a10c95644ec808f3ceae0c783bb7855a3">01506</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB2 (0x0000000000003D10ull)</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB3 CVMX_SLI_MSI_W1C_ENB3_FUNC()</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1C_ENB3_FUNC(<span class="keywordtype">void</span>)
<a name="l01511"></a>01511 {
<a name="l01512"></a>01512     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01513"></a>01513         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1C_ENB3 not supported on this chip\n&quot;</span>);
<a name="l01514"></a>01514     <span class="keywordflow">return</span> 0x0000000000003D20ull;
<a name="l01515"></a>01515 }
<a name="l01516"></a>01516 <span class="preprocessor">#else</span>
<a name="l01517"></a><a class="code" href="cvmx-sli-defs_8h.html#aaada432b00c6d45b49898fec22e45ae0">01517</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1C_ENB3 (0x0000000000003D20ull)</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB0 CVMX_SLI_MSI_W1S_ENB0_FUNC()</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1S_ENB0_FUNC(<span class="keywordtype">void</span>)
<a name="l01522"></a>01522 {
<a name="l01523"></a>01523     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01524"></a>01524         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1S_ENB0 not supported on this chip\n&quot;</span>);
<a name="l01525"></a>01525     <span class="keywordflow">return</span> 0x0000000000003D30ull;
<a name="l01526"></a>01526 }
<a name="l01527"></a>01527 <span class="preprocessor">#else</span>
<a name="l01528"></a><a class="code" href="cvmx-sli-defs_8h.html#a23e1ed73d01440b9d9355244e7bb5282">01528</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB0 (0x0000000000003D30ull)</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB1 CVMX_SLI_MSI_W1S_ENB1_FUNC()</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1S_ENB1_FUNC(<span class="keywordtype">void</span>)
<a name="l01533"></a>01533 {
<a name="l01534"></a>01534     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01535"></a>01535         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1S_ENB1 not supported on this chip\n&quot;</span>);
<a name="l01536"></a>01536     <span class="keywordflow">return</span> 0x0000000000003D40ull;
<a name="l01537"></a>01537 }
<a name="l01538"></a>01538 <span class="preprocessor">#else</span>
<a name="l01539"></a><a class="code" href="cvmx-sli-defs_8h.html#ad3aec5ea152806263738366248d77a97">01539</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB1 (0x0000000000003D40ull)</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB2 CVMX_SLI_MSI_W1S_ENB2_FUNC()</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1S_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l01544"></a>01544 {
<a name="l01545"></a>01545     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01546"></a>01546         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1S_ENB2 not supported on this chip\n&quot;</span>);
<a name="l01547"></a>01547     <span class="keywordflow">return</span> 0x0000000000003D50ull;
<a name="l01548"></a>01548 }
<a name="l01549"></a>01549 <span class="preprocessor">#else</span>
<a name="l01550"></a><a class="code" href="cvmx-sli-defs_8h.html#a6e5692603a9b30b0f422304a7366a30f">01550</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB2 (0x0000000000003D50ull)</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB3 CVMX_SLI_MSI_W1S_ENB3_FUNC()</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_MSI_W1S_ENB3_FUNC(<span class="keywordtype">void</span>)
<a name="l01555"></a>01555 {
<a name="l01556"></a>01556     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01557"></a>01557         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_W1S_ENB3 not supported on this chip\n&quot;</span>);
<a name="l01558"></a>01558     <span class="keywordflow">return</span> 0x0000000000003D60ull;
<a name="l01559"></a>01559 }
<a name="l01560"></a>01560 <span class="preprocessor">#else</span>
<a name="l01561"></a><a class="code" href="cvmx-sli-defs_8h.html#a94275e1499a625258c97f770fe81c361">01561</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_W1S_ENB3 (0x0000000000003D60ull)</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_WR_MAP CVMX_SLI_MSI_WR_MAP_FUNC()</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a407f89f98519f1cd2cca49ea26f6b910">CVMX_SLI_MSI_WR_MAP_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01566"></a>01566 {
<a name="l01567"></a>01567     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01568"></a>01568         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01569"></a>01569         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01570"></a>01570         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01571"></a>01571         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01572"></a>01572         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01573"></a>01573         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01574"></a>01574             <span class="keywordflow">return</span> 0x0000000000003C90ull;
<a name="l01575"></a>01575             <span class="keywordflow">break</span>;
<a name="l01576"></a>01576         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01577"></a>01577         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01578"></a>01578             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01579"></a>01579                     <span class="keywordflow">return</span> 0x0000000000023C90ull;
<a name="l01580"></a>01580             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01581"></a>01581                     <span class="keywordflow">return</span> 0x0000000000003C90ull;
<a name="l01582"></a>01582         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01583"></a>01583             <span class="keywordflow">return</span> 0x0000000000023C90ull;
<a name="l01584"></a>01584             <span class="keywordflow">break</span>;
<a name="l01585"></a>01585     }
<a name="l01586"></a>01586     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_MSI_WR_MAP not supported on this chip\n&quot;</span>);
<a name="l01587"></a>01587     <span class="keywordflow">return</span> 0x0000000000023C90ull;
<a name="l01588"></a>01588 }
<a name="l01589"></a>01589 <span class="preprocessor">#else</span>
<a name="l01590"></a><a class="code" href="cvmx-sli-defs_8h.html#a77e3505b742121ef062df80565ef3a57">01590</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_MSI_WR_MAP CVMX_SLI_MSI_WR_MAP_FUNC()</span>
<a name="l01591"></a><a class="code" href="cvmx-sli-defs_8h.html#a407f89f98519f1cd2cca49ea26f6b910">01591</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a407f89f98519f1cd2cca49ea26f6b910">CVMX_SLI_MSI_WR_MAP_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01592"></a>01592 {
<a name="l01593"></a>01593     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01594"></a>01594         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01595"></a>01595         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01596"></a>01596         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01597"></a>01597         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01598"></a>01598         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01599"></a>01599         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01600"></a>01600             <span class="keywordflow">return</span> 0x0000000000003C90ull;
<a name="l01601"></a>01601         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01602"></a>01602         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01603"></a>01603             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01604"></a>01604                 <span class="keywordflow">return</span> 0x0000000000023C90ull;
<a name="l01605"></a>01605             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01606"></a>01606                 <span class="keywordflow">return</span> 0x0000000000003C90ull;
<a name="l01607"></a>01607         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01608"></a>01608             <span class="keywordflow">return</span> 0x0000000000023C90ull;
<a name="l01609"></a>01609     }
<a name="l01610"></a>01610     <span class="keywordflow">return</span> 0x0000000000023C90ull;
<a name="l01611"></a>01611 }
<a name="l01612"></a>01612 <span class="preprocessor">#endif</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_NQM_RSP_ERR_SND_DBG CVMX_SLI_NQM_RSP_ERR_SND_DBG_FUNC()</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_NQM_RSP_ERR_SND_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l01616"></a>01616 {
<a name="l01617"></a>01617     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01618"></a>01618         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_NQM_RSP_ERR_SND_DBG not supported on this chip\n&quot;</span>);
<a name="l01619"></a>01619     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000028800ull);
<a name="l01620"></a>01620 }
<a name="l01621"></a>01621 <span class="preprocessor">#else</span>
<a name="l01622"></a><a class="code" href="cvmx-sli-defs_8h.html#a3940e5a8392edfa4d7a1bf2cb0f23ba6">01622</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_NQM_RSP_ERR_SND_DBG (CVMX_ADD_IO_SEG(0x00011F0000028800ull))</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV CVMX_SLI_PCIE_MSI_RCV_FUNC()</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a90df8dfd9e859e741faff45a8ca377d3">CVMX_SLI_PCIE_MSI_RCV_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01627"></a>01627 {
<a name="l01628"></a>01628     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01629"></a>01629         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01630"></a>01630         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01631"></a>01631         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01632"></a>01632         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01633"></a>01633         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01634"></a>01634         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01635"></a>01635             <span class="keywordflow">return</span> 0x0000000000003CB0ull;
<a name="l01636"></a>01636             <span class="keywordflow">break</span>;
<a name="l01637"></a>01637         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01638"></a>01638         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01639"></a>01639             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01640"></a>01640                     <span class="keywordflow">return</span> 0x0000000000023CB0ull;
<a name="l01641"></a>01641             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01642"></a>01642                     <span class="keywordflow">return</span> 0x0000000000003CB0ull;
<a name="l01643"></a>01643         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01644"></a>01644             <span class="keywordflow">return</span> 0x0000000000023CB0ull;
<a name="l01645"></a>01645             <span class="keywordflow">break</span>;
<a name="l01646"></a>01646     }
<a name="l01647"></a>01647     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PCIE_MSI_RCV not supported on this chip\n&quot;</span>);
<a name="l01648"></a>01648     <span class="keywordflow">return</span> 0x0000000000023CB0ull;
<a name="l01649"></a>01649 }
<a name="l01650"></a>01650 <span class="preprocessor">#else</span>
<a name="l01651"></a><a class="code" href="cvmx-sli-defs_8h.html#a71dbaf8689d49114c4d55544f6d0b7f5">01651</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV CVMX_SLI_PCIE_MSI_RCV_FUNC()</span>
<a name="l01652"></a><a class="code" href="cvmx-sli-defs_8h.html#a90df8dfd9e859e741faff45a8ca377d3">01652</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a90df8dfd9e859e741faff45a8ca377d3">CVMX_SLI_PCIE_MSI_RCV_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01653"></a>01653 {
<a name="l01654"></a>01654     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01655"></a>01655         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01656"></a>01656         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01657"></a>01657         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01658"></a>01658         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01659"></a>01659         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01660"></a>01660         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01661"></a>01661             <span class="keywordflow">return</span> 0x0000000000003CB0ull;
<a name="l01662"></a>01662         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01663"></a>01663         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01664"></a>01664             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01665"></a>01665                 <span class="keywordflow">return</span> 0x0000000000023CB0ull;
<a name="l01666"></a>01666             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01667"></a>01667                 <span class="keywordflow">return</span> 0x0000000000003CB0ull;
<a name="l01668"></a>01668         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01669"></a>01669             <span class="keywordflow">return</span> 0x0000000000023CB0ull;
<a name="l01670"></a>01670     }
<a name="l01671"></a>01671     <span class="keywordflow">return</span> 0x0000000000023CB0ull;
<a name="l01672"></a>01672 }
<a name="l01673"></a>01673 <span class="preprocessor">#endif</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01675"></a>01675 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV_B1 CVMX_SLI_PCIE_MSI_RCV_B1_FUNC()</span>
<a name="l01676"></a>01676 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#af796549231ba286b2727a2d8c925efbc">CVMX_SLI_PCIE_MSI_RCV_B1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01677"></a>01677 {
<a name="l01678"></a>01678     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01679"></a>01679         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01680"></a>01680         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01681"></a>01681         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01682"></a>01682         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01683"></a>01683         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01684"></a>01684         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01685"></a>01685             <span class="keywordflow">return</span> 0x0000000000000650ull;
<a name="l01686"></a>01686             <span class="keywordflow">break</span>;
<a name="l01687"></a>01687         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01688"></a>01688         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01689"></a>01689             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01690"></a>01690                     <span class="keywordflow">return</span> 0x0000000000028650ull;
<a name="l01691"></a>01691             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01692"></a>01692                     <span class="keywordflow">return</span> 0x0000000000000650ull;
<a name="l01693"></a>01693         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01694"></a>01694             <span class="keywordflow">return</span> 0x0000000000028650ull;
<a name="l01695"></a>01695             <span class="keywordflow">break</span>;
<a name="l01696"></a>01696     }
<a name="l01697"></a>01697     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PCIE_MSI_RCV_B1 not supported on this chip\n&quot;</span>);
<a name="l01698"></a>01698     <span class="keywordflow">return</span> 0x0000000000028650ull;
<a name="l01699"></a>01699 }
<a name="l01700"></a>01700 <span class="preprocessor">#else</span>
<a name="l01701"></a><a class="code" href="cvmx-sli-defs_8h.html#abbdbb0184527bbca52de60dd85a9a458">01701</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV_B1 CVMX_SLI_PCIE_MSI_RCV_B1_FUNC()</span>
<a name="l01702"></a><a class="code" href="cvmx-sli-defs_8h.html#af796549231ba286b2727a2d8c925efbc">01702</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#af796549231ba286b2727a2d8c925efbc">CVMX_SLI_PCIE_MSI_RCV_B1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01703"></a>01703 {
<a name="l01704"></a>01704     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01705"></a>01705         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01706"></a>01706         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01707"></a>01707         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01708"></a>01708         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01709"></a>01709         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01710"></a>01710         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01711"></a>01711             <span class="keywordflow">return</span> 0x0000000000000650ull;
<a name="l01712"></a>01712         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01713"></a>01713         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01714"></a>01714             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01715"></a>01715                 <span class="keywordflow">return</span> 0x0000000000028650ull;
<a name="l01716"></a>01716             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01717"></a>01717                 <span class="keywordflow">return</span> 0x0000000000000650ull;
<a name="l01718"></a>01718         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01719"></a>01719             <span class="keywordflow">return</span> 0x0000000000028650ull;
<a name="l01720"></a>01720     }
<a name="l01721"></a>01721     <span class="keywordflow">return</span> 0x0000000000028650ull;
<a name="l01722"></a>01722 }
<a name="l01723"></a>01723 <span class="preprocessor">#endif</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV_B2 CVMX_SLI_PCIE_MSI_RCV_B2_FUNC()</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a15cebdea455bb509697f482268f17642">CVMX_SLI_PCIE_MSI_RCV_B2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01727"></a>01727 {
<a name="l01728"></a>01728     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01729"></a>01729         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01730"></a>01730         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01731"></a>01731         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01732"></a>01732         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01733"></a>01733         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01734"></a>01734         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01735"></a>01735             <span class="keywordflow">return</span> 0x0000000000000660ull;
<a name="l01736"></a>01736             <span class="keywordflow">break</span>;
<a name="l01737"></a>01737         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01738"></a>01738         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01739"></a>01739             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01740"></a>01740                     <span class="keywordflow">return</span> 0x0000000000028660ull;
<a name="l01741"></a>01741             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01742"></a>01742                     <span class="keywordflow">return</span> 0x0000000000000660ull;
<a name="l01743"></a>01743         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01744"></a>01744             <span class="keywordflow">return</span> 0x0000000000028660ull;
<a name="l01745"></a>01745             <span class="keywordflow">break</span>;
<a name="l01746"></a>01746     }
<a name="l01747"></a>01747     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PCIE_MSI_RCV_B2 not supported on this chip\n&quot;</span>);
<a name="l01748"></a>01748     <span class="keywordflow">return</span> 0x0000000000028660ull;
<a name="l01749"></a>01749 }
<a name="l01750"></a>01750 <span class="preprocessor">#else</span>
<a name="l01751"></a><a class="code" href="cvmx-sli-defs_8h.html#a6142487d3e48e66c07ecbf985630c38a">01751</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV_B2 CVMX_SLI_PCIE_MSI_RCV_B2_FUNC()</span>
<a name="l01752"></a><a class="code" href="cvmx-sli-defs_8h.html#a15cebdea455bb509697f482268f17642">01752</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a15cebdea455bb509697f482268f17642">CVMX_SLI_PCIE_MSI_RCV_B2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01753"></a>01753 {
<a name="l01754"></a>01754     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01755"></a>01755         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01756"></a>01756         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01757"></a>01757         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01758"></a>01758         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01759"></a>01759         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01760"></a>01760         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01761"></a>01761             <span class="keywordflow">return</span> 0x0000000000000660ull;
<a name="l01762"></a>01762         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01763"></a>01763         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01764"></a>01764             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01765"></a>01765                 <span class="keywordflow">return</span> 0x0000000000028660ull;
<a name="l01766"></a>01766             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01767"></a>01767                 <span class="keywordflow">return</span> 0x0000000000000660ull;
<a name="l01768"></a>01768         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01769"></a>01769             <span class="keywordflow">return</span> 0x0000000000028660ull;
<a name="l01770"></a>01770     }
<a name="l01771"></a>01771     <span class="keywordflow">return</span> 0x0000000000028660ull;
<a name="l01772"></a>01772 }
<a name="l01773"></a>01773 <span class="preprocessor">#endif</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV_B3 CVMX_SLI_PCIE_MSI_RCV_B3_FUNC()</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a848341228e5de731da7f6225f44de13b">CVMX_SLI_PCIE_MSI_RCV_B3_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01777"></a>01777 {
<a name="l01778"></a>01778     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01779"></a>01779         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01780"></a>01780         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01781"></a>01781         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01782"></a>01782         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01783"></a>01783         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01784"></a>01784         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01785"></a>01785             <span class="keywordflow">return</span> 0x0000000000000670ull;
<a name="l01786"></a>01786             <span class="keywordflow">break</span>;
<a name="l01787"></a>01787         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01788"></a>01788         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01789"></a>01789             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01790"></a>01790                     <span class="keywordflow">return</span> 0x0000000000028670ull;
<a name="l01791"></a>01791             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01792"></a>01792                     <span class="keywordflow">return</span> 0x0000000000000670ull;
<a name="l01793"></a>01793         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01794"></a>01794             <span class="keywordflow">return</span> 0x0000000000028670ull;
<a name="l01795"></a>01795             <span class="keywordflow">break</span>;
<a name="l01796"></a>01796     }
<a name="l01797"></a>01797     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PCIE_MSI_RCV_B3 not supported on this chip\n&quot;</span>);
<a name="l01798"></a>01798     <span class="keywordflow">return</span> 0x0000000000028670ull;
<a name="l01799"></a>01799 }
<a name="l01800"></a>01800 <span class="preprocessor">#else</span>
<a name="l01801"></a><a class="code" href="cvmx-sli-defs_8h.html#adb56c0cebd19fbffb9706f09579f66c8">01801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PCIE_MSI_RCV_B3 CVMX_SLI_PCIE_MSI_RCV_B3_FUNC()</span>
<a name="l01802"></a><a class="code" href="cvmx-sli-defs_8h.html#a848341228e5de731da7f6225f44de13b">01802</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a848341228e5de731da7f6225f44de13b">CVMX_SLI_PCIE_MSI_RCV_B3_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l01803"></a>01803 {
<a name="l01804"></a>01804     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01805"></a>01805         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01806"></a>01806         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01807"></a>01807         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01808"></a>01808         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01809"></a>01809         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01810"></a>01810         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01811"></a>01811             <span class="keywordflow">return</span> 0x0000000000000670ull;
<a name="l01812"></a>01812         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01813"></a>01813         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01814"></a>01814             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01815"></a>01815                 <span class="keywordflow">return</span> 0x0000000000028670ull;
<a name="l01816"></a>01816             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01817"></a>01817                 <span class="keywordflow">return</span> 0x0000000000000670ull;
<a name="l01818"></a>01818         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01819"></a>01819             <span class="keywordflow">return</span> 0x0000000000028670ull;
<a name="l01820"></a>01820     }
<a name="l01821"></a>01821     <span class="keywordflow">return</span> 0x0000000000028670ull;
<a name="l01822"></a>01822 }
<a name="l01823"></a>01823 <span class="preprocessor">#endif</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01825"></a>01825 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8f5838615389665508b4f78f6a4121ce">CVMX_SLI_PKTX_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01826"></a>01826 {
<a name="l01827"></a>01827     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01828"></a>01828         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01829"></a>01829         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01830"></a>01830         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01831"></a>01831         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01832"></a>01832         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01833"></a>01833         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01834"></a>01834             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l01835"></a>01835                 <span class="keywordflow">return</span> 0x0000000000002400ull + ((offset) &amp; 31) * 16;
<a name="l01836"></a>01836             <span class="keywordflow">break</span>;
<a name="l01837"></a>01837 
<a name="l01838"></a>01838             <span class="keywordflow">break</span>;
<a name="l01839"></a>01839         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01840"></a>01840         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01841"></a>01841             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01842"></a>01842                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01843"></a>01843                     <span class="keywordflow">return</span> 0x00000000000100B0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01844"></a>01844             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01845"></a>01845                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01846"></a>01846                     <span class="keywordflow">return</span> 0x0000000000002400ull + ((offset) &amp; 63) * 16;
<a name="l01847"></a>01847         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01848"></a>01848             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01849"></a>01849                 <span class="keywordflow">return</span> 0x00000000000100B0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01850"></a>01850             <span class="keywordflow">break</span>;
<a name="l01851"></a>01851     }
<a name="l01852"></a>01852     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_CNTS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01853"></a>01853     <span class="keywordflow">return</span> 0x00000000000100B0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01854"></a>01854 }
<a name="l01855"></a>01855 <span class="preprocessor">#else</span>
<a name="l01856"></a><a class="code" href="cvmx-sli-defs_8h.html#a8f5838615389665508b4f78f6a4121ce">01856</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8f5838615389665508b4f78f6a4121ce">CVMX_SLI_PKTX_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01857"></a>01857 {
<a name="l01858"></a>01858     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01859"></a>01859         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01860"></a>01860         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01861"></a>01861         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01862"></a>01862         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01863"></a>01863         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01864"></a>01864         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01865"></a>01865             <span class="keywordflow">return</span> 0x0000000000002400ull + (offset) * 16;
<a name="l01866"></a>01866 
<a name="l01867"></a>01867         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01868"></a>01868         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01869"></a>01869             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01870"></a>01870                 <span class="keywordflow">return</span> 0x00000000000100B0ull + (offset) * 0x20000ull;
<a name="l01871"></a>01871             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01872"></a>01872                 <span class="keywordflow">return</span> 0x0000000000002400ull + (offset) * 16;
<a name="l01873"></a>01873         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01874"></a>01874             <span class="keywordflow">return</span> 0x00000000000100B0ull + (offset) * 0x20000ull;
<a name="l01875"></a>01875     }
<a name="l01876"></a>01876     <span class="keywordflow">return</span> 0x00000000000100B0ull + (offset) * 0x20000ull;
<a name="l01877"></a>01877 }
<a name="l01878"></a>01878 <span class="preprocessor">#endif</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ae423910d5760c4e940d9faf63910c6ca">CVMX_SLI_PKTX_ERROR_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01881"></a>01881 {
<a name="l01882"></a>01882     <span class="keywordflow">if</span> (!(
<a name="l01883"></a>01883           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l01884"></a>01884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l01885"></a>01885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l01886"></a>01886         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_ERROR_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01887"></a>01887     <span class="keywordflow">return</span> 0x00000000000100C0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01888"></a>01888 }
<a name="l01889"></a>01889 <span class="preprocessor">#else</span>
<a name="l01890"></a><a class="code" href="cvmx-sli-defs_8h.html#ae423910d5760c4e940d9faf63910c6ca">01890</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKTX_ERROR_INFO(offset) (0x00000000000100C0ull + ((offset) &amp; 63) * 0x20000ull)</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01892"></a>01892 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1d17eacc43a5b19a475ba2da56f409d5">CVMX_SLI_PKTX_INPUT_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01894"></a>01894 {
<a name="l01895"></a>01895     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01896"></a>01896         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01897"></a>01897             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01898"></a>01898                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01899"></a>01899                     <span class="keywordflow">return</span> 0x0000000000010000ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01900"></a>01900             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01901"></a>01901                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01902"></a>01902                     <span class="keywordflow">return</span> 0x0000000000004000ull + ((offset) &amp; 63) * 16;
<a name="l01903"></a>01903         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01904"></a>01904         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01905"></a>01905             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01906"></a>01906                 <span class="keywordflow">return</span> 0x0000000000010000ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01907"></a>01907             <span class="keywordflow">break</span>;
<a name="l01908"></a>01908 
<a name="l01909"></a>01909             <span class="keywordflow">break</span>;
<a name="l01910"></a>01910     }
<a name="l01911"></a>01911     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_INPUT_CONTROL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01912"></a>01912     <span class="keywordflow">return</span> 0x0000000000010000ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01913"></a>01913 }
<a name="l01914"></a>01914 <span class="preprocessor">#else</span>
<a name="l01915"></a><a class="code" href="cvmx-sli-defs_8h.html#a1d17eacc43a5b19a475ba2da56f409d5">01915</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1d17eacc43a5b19a475ba2da56f409d5">CVMX_SLI_PKTX_INPUT_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01916"></a>01916 {
<a name="l01917"></a>01917     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01918"></a>01918         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01919"></a>01919             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01920"></a>01920                 <span class="keywordflow">return</span> 0x0000000000010000ull + (offset) * 0x20000ull;
<a name="l01921"></a>01921             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01922"></a>01922                 <span class="keywordflow">return</span> 0x0000000000004000ull + (offset) * 16;
<a name="l01923"></a>01923         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01924"></a>01924         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01925"></a>01925             <span class="keywordflow">return</span> 0x0000000000010000ull + (offset) * 0x20000ull;
<a name="l01926"></a>01926 
<a name="l01927"></a>01927     }
<a name="l01928"></a>01928     <span class="keywordflow">return</span> 0x0000000000010000ull + (offset) * 0x20000ull;
<a name="l01929"></a>01929 }
<a name="l01930"></a>01930 <span class="preprocessor">#endif</span>
<a name="l01931"></a>01931 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01932"></a>01932 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8f1150e8ffbe3c0a4ba71c369496b30c">CVMX_SLI_PKTX_INSTR_BADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01933"></a>01933 {
<a name="l01934"></a>01934     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01935"></a>01935         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01936"></a>01936         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01937"></a>01937         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01938"></a>01938         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01939"></a>01939         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01940"></a>01940         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01941"></a>01941             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l01942"></a>01942                 <span class="keywordflow">return</span> 0x0000000000002800ull + ((offset) &amp; 31) * 16;
<a name="l01943"></a>01943             <span class="keywordflow">break</span>;
<a name="l01944"></a>01944 
<a name="l01945"></a>01945             <span class="keywordflow">break</span>;
<a name="l01946"></a>01946         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01947"></a>01947         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01948"></a>01948             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01949"></a>01949                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01950"></a>01950                     <span class="keywordflow">return</span> 0x0000000000010010ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01951"></a>01951             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01952"></a>01952                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01953"></a>01953                     <span class="keywordflow">return</span> 0x0000000000002800ull + ((offset) &amp; 63) * 16;
<a name="l01954"></a>01954         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01955"></a>01955             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l01956"></a>01956                 <span class="keywordflow">return</span> 0x0000000000010010ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01957"></a>01957             <span class="keywordflow">break</span>;
<a name="l01958"></a>01958     }
<a name="l01959"></a>01959     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_INSTR_BADDR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01960"></a>01960     <span class="keywordflow">return</span> 0x0000000000010010ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l01961"></a>01961 }
<a name="l01962"></a>01962 <span class="preprocessor">#else</span>
<a name="l01963"></a><a class="code" href="cvmx-sli-defs_8h.html#a8f1150e8ffbe3c0a4ba71c369496b30c">01963</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a8f1150e8ffbe3c0a4ba71c369496b30c">CVMX_SLI_PKTX_INSTR_BADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01964"></a>01964 {
<a name="l01965"></a>01965     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01966"></a>01966         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01967"></a>01967         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01968"></a>01968         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01969"></a>01969         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01970"></a>01970         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01971"></a>01971         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01972"></a>01972             <span class="keywordflow">return</span> 0x0000000000002800ull + (offset) * 16;
<a name="l01973"></a>01973 
<a name="l01974"></a>01974         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01975"></a>01975         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01976"></a>01976             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01977"></a>01977                 <span class="keywordflow">return</span> 0x0000000000010010ull + (offset) * 0x20000ull;
<a name="l01978"></a>01978             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01979"></a>01979                 <span class="keywordflow">return</span> 0x0000000000002800ull + (offset) * 16;
<a name="l01980"></a>01980         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01981"></a>01981             <span class="keywordflow">return</span> 0x0000000000010010ull + (offset) * 0x20000ull;
<a name="l01982"></a>01982     }
<a name="l01983"></a>01983     <span class="keywordflow">return</span> 0x0000000000010010ull + (offset) * 0x20000ull;
<a name="l01984"></a>01984 }
<a name="l01985"></a>01985 <span class="preprocessor">#endif</span>
<a name="l01986"></a>01986 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01987"></a>01987 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a45cc56bebdf5d122a1c40daa7d917ce8">CVMX_SLI_PKTX_INSTR_BAOFF_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01988"></a>01988 {
<a name="l01989"></a>01989     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01990"></a>01990         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01991"></a>01991         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01992"></a>01992         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01993"></a>01993         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01994"></a>01994         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01995"></a>01995         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01996"></a>01996             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l01997"></a>01997                 <span class="keywordflow">return</span> 0x0000000000002C00ull + ((offset) &amp; 31) * 16;
<a name="l01998"></a>01998             <span class="keywordflow">break</span>;
<a name="l01999"></a>01999 
<a name="l02000"></a>02000             <span class="keywordflow">break</span>;
<a name="l02001"></a>02001         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02002"></a>02002         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02003"></a>02003             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02004"></a>02004                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02005"></a>02005                     <span class="keywordflow">return</span> 0x0000000000010020ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02006"></a>02006             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02007"></a>02007                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02008"></a>02008                     <span class="keywordflow">return</span> 0x0000000000002C00ull + ((offset) &amp; 63) * 16;
<a name="l02009"></a>02009         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02010"></a>02010             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02011"></a>02011                 <span class="keywordflow">return</span> 0x0000000000010020ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02012"></a>02012             <span class="keywordflow">break</span>;
<a name="l02013"></a>02013     }
<a name="l02014"></a>02014     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_INSTR_BAOFF_DBELL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02015"></a>02015     <span class="keywordflow">return</span> 0x0000000000010020ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02016"></a>02016 }
<a name="l02017"></a>02017 <span class="preprocessor">#else</span>
<a name="l02018"></a><a class="code" href="cvmx-sli-defs_8h.html#a45cc56bebdf5d122a1c40daa7d917ce8">02018</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a45cc56bebdf5d122a1c40daa7d917ce8">CVMX_SLI_PKTX_INSTR_BAOFF_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02019"></a>02019 {
<a name="l02020"></a>02020     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02021"></a>02021         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02022"></a>02022         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02023"></a>02023         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02024"></a>02024         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02025"></a>02025         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02026"></a>02026         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02027"></a>02027             <span class="keywordflow">return</span> 0x0000000000002C00ull + (offset) * 16;
<a name="l02028"></a>02028 
<a name="l02029"></a>02029         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02030"></a>02030         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02031"></a>02031             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02032"></a>02032                 <span class="keywordflow">return</span> 0x0000000000010020ull + (offset) * 0x20000ull;
<a name="l02033"></a>02033             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02034"></a>02034                 <span class="keywordflow">return</span> 0x0000000000002C00ull + (offset) * 16;
<a name="l02035"></a>02035         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02036"></a>02036             <span class="keywordflow">return</span> 0x0000000000010020ull + (offset) * 0x20000ull;
<a name="l02037"></a>02037     }
<a name="l02038"></a>02038     <span class="keywordflow">return</span> 0x0000000000010020ull + (offset) * 0x20000ull;
<a name="l02039"></a>02039 }
<a name="l02040"></a>02040 <span class="preprocessor">#endif</span>
<a name="l02041"></a>02041 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02042"></a>02042 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5272988dce473db2a0af9f4ebec58afa">CVMX_SLI_PKTX_INSTR_FIFO_RSIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02043"></a>02043 {
<a name="l02044"></a>02044     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02045"></a>02045         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02046"></a>02046         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02047"></a>02047         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02048"></a>02048         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02049"></a>02049         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02050"></a>02050         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02051"></a>02051             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l02052"></a>02052                 <span class="keywordflow">return</span> 0x0000000000003000ull + ((offset) &amp; 31) * 16;
<a name="l02053"></a>02053             <span class="keywordflow">break</span>;
<a name="l02054"></a>02054 
<a name="l02055"></a>02055             <span class="keywordflow">break</span>;
<a name="l02056"></a>02056         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02057"></a>02057         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02058"></a>02058             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02059"></a>02059                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02060"></a>02060                     <span class="keywordflow">return</span> 0x0000000000010030ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02061"></a>02061             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02062"></a>02062                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02063"></a>02063                     <span class="keywordflow">return</span> 0x0000000000003000ull + ((offset) &amp; 63) * 16;
<a name="l02064"></a>02064         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02065"></a>02065             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02066"></a>02066                 <span class="keywordflow">return</span> 0x0000000000010030ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02067"></a>02067             <span class="keywordflow">break</span>;
<a name="l02068"></a>02068     }
<a name="l02069"></a>02069     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_INSTR_FIFO_RSIZE (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02070"></a>02070     <span class="keywordflow">return</span> 0x0000000000010030ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02071"></a>02071 }
<a name="l02072"></a>02072 <span class="preprocessor">#else</span>
<a name="l02073"></a><a class="code" href="cvmx-sli-defs_8h.html#a5272988dce473db2a0af9f4ebec58afa">02073</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5272988dce473db2a0af9f4ebec58afa">CVMX_SLI_PKTX_INSTR_FIFO_RSIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02074"></a>02074 {
<a name="l02075"></a>02075     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02076"></a>02076         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02077"></a>02077         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02078"></a>02078         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02079"></a>02079         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02080"></a>02080         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02081"></a>02081         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02082"></a>02082             <span class="keywordflow">return</span> 0x0000000000003000ull + (offset) * 16;
<a name="l02083"></a>02083 
<a name="l02084"></a>02084         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02085"></a>02085         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02086"></a>02086             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02087"></a>02087                 <span class="keywordflow">return</span> 0x0000000000010030ull + (offset) * 0x20000ull;
<a name="l02088"></a>02088             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02089"></a>02089                 <span class="keywordflow">return</span> 0x0000000000003000ull + (offset) * 16;
<a name="l02090"></a>02090         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02091"></a>02091             <span class="keywordflow">return</span> 0x0000000000010030ull + (offset) * 0x20000ull;
<a name="l02092"></a>02092     }
<a name="l02093"></a>02093     <span class="keywordflow">return</span> 0x0000000000010030ull + (offset) * 0x20000ull;
<a name="l02094"></a>02094 }
<a name="l02095"></a>02095 <span class="preprocessor">#endif</span>
<a name="l02096"></a>02096 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02097"></a>02097 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a712279d0cdded501edecdefe72dae5e0">CVMX_SLI_PKTX_INSTR_HEADER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02098"></a>02098 {
<a name="l02099"></a>02099     <span class="keywordflow">if</span> (!(
<a name="l02100"></a>02100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02101"></a>02101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02102"></a>02102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02103"></a>02103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02104"></a>02104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02105"></a>02105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02106"></a>02106         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_INSTR_HEADER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02107"></a>02107     <span class="keywordflow">return</span> 0x0000000000003400ull + ((offset) &amp; 31) * 16;
<a name="l02108"></a>02108 }
<a name="l02109"></a>02109 <span class="preprocessor">#else</span>
<a name="l02110"></a><a class="code" href="cvmx-sli-defs_8h.html#a712279d0cdded501edecdefe72dae5e0">02110</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKTX_INSTR_HEADER(offset) (0x0000000000003400ull + ((offset) &amp; 31) * 16)</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a9fdb3c8e02aad8f935c0213290307925">CVMX_SLI_PKTX_INT_LEVELS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02114"></a>02114 {
<a name="l02115"></a>02115     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02116"></a>02116         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02117"></a>02117             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02118"></a>02118                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02119"></a>02119                     <span class="keywordflow">return</span> 0x00000000000100A0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02120"></a>02120             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02121"></a>02121                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02122"></a>02122                     <span class="keywordflow">return</span> 0x0000000000004400ull + ((offset) &amp; 63) * 16;
<a name="l02123"></a>02123         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02124"></a>02124         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02125"></a>02125             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02126"></a>02126                 <span class="keywordflow">return</span> 0x00000000000100A0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02127"></a>02127             <span class="keywordflow">break</span>;
<a name="l02128"></a>02128 
<a name="l02129"></a>02129             <span class="keywordflow">break</span>;
<a name="l02130"></a>02130     }
<a name="l02131"></a>02131     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_INT_LEVELS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02132"></a>02132     <span class="keywordflow">return</span> 0x00000000000100A0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02133"></a>02133 }
<a name="l02134"></a>02134 <span class="preprocessor">#else</span>
<a name="l02135"></a><a class="code" href="cvmx-sli-defs_8h.html#a9fdb3c8e02aad8f935c0213290307925">02135</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a9fdb3c8e02aad8f935c0213290307925">CVMX_SLI_PKTX_INT_LEVELS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02136"></a>02136 {
<a name="l02137"></a>02137     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02138"></a>02138         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02139"></a>02139             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02140"></a>02140                 <span class="keywordflow">return</span> 0x00000000000100A0ull + (offset) * 0x20000ull;
<a name="l02141"></a>02141             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02142"></a>02142                 <span class="keywordflow">return</span> 0x0000000000004400ull + (offset) * 16;
<a name="l02143"></a>02143         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02144"></a>02144         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02145"></a>02145             <span class="keywordflow">return</span> 0x00000000000100A0ull + (offset) * 0x20000ull;
<a name="l02146"></a>02146 
<a name="l02147"></a>02147     }
<a name="l02148"></a>02148     <span class="keywordflow">return</span> 0x00000000000100A0ull + (offset) * 0x20000ull;
<a name="l02149"></a>02149 }
<a name="l02150"></a>02150 <span class="preprocessor">#endif</span>
<a name="l02151"></a>02151 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02152"></a>02152 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a6d1adc04a5baf3e5a25306e0bd094be9">CVMX_SLI_PKTX_IN_BP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02153"></a>02153 {
<a name="l02154"></a>02154     <span class="keywordflow">if</span> (!(
<a name="l02155"></a>02155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02156"></a>02156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02157"></a>02157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02158"></a>02158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l02159"></a>02159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l02160"></a>02160         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_IN_BP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02161"></a>02161     <span class="keywordflow">return</span> 0x0000000000003800ull + ((offset) &amp; 31) * 16;
<a name="l02162"></a>02162 }
<a name="l02163"></a>02163 <span class="preprocessor">#else</span>
<a name="l02164"></a><a class="code" href="cvmx-sli-defs_8h.html#a6d1adc04a5baf3e5a25306e0bd094be9">02164</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKTX_IN_BP(offset) (0x0000000000003800ull + ((offset) &amp; 31) * 16)</span>
<a name="l02165"></a>02165 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a039a9ced5a0b72581c1fdc8e260e1123">CVMX_SLI_PKTX_MBOX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02168"></a>02168 {
<a name="l02169"></a>02169     <span class="keywordflow">if</span> (!(
<a name="l02170"></a>02170           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l02171"></a>02171           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l02172"></a>02172           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l02173"></a>02173         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_MBOX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02174"></a>02174     <span class="keywordflow">return</span> 0x0000000000010210ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02175"></a>02175 }
<a name="l02176"></a>02176 <span class="preprocessor">#else</span>
<a name="l02177"></a><a class="code" href="cvmx-sli-defs_8h.html#a039a9ced5a0b72581c1fdc8e260e1123">02177</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKTX_MBOX_INT(offset) (0x0000000000010210ull + ((offset) &amp; 63) * 0x20000ull)</span>
<a name="l02178"></a>02178 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02179"></a>02179 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02180"></a>02180 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#abce72d9bc7945151650a7b73da5bf2f2">CVMX_SLI_PKTX_OUTPUT_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02181"></a>02181 {
<a name="l02182"></a>02182     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02183"></a>02183         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02184"></a>02184             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02185"></a>02185                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02186"></a>02186                     <span class="keywordflow">return</span> 0x0000000000010050ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02187"></a>02187             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02188"></a>02188                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02189"></a>02189                     <span class="keywordflow">return</span> 0x0000000000004800ull + ((offset) &amp; 63) * 16;
<a name="l02190"></a>02190         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02191"></a>02191         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02192"></a>02192             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02193"></a>02193                 <span class="keywordflow">return</span> 0x0000000000010050ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02194"></a>02194             <span class="keywordflow">break</span>;
<a name="l02195"></a>02195 
<a name="l02196"></a>02196             <span class="keywordflow">break</span>;
<a name="l02197"></a>02197     }
<a name="l02198"></a>02198     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_OUTPUT_CONTROL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02199"></a>02199     <span class="keywordflow">return</span> 0x0000000000010050ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02200"></a>02200 }
<a name="l02201"></a>02201 <span class="preprocessor">#else</span>
<a name="l02202"></a><a class="code" href="cvmx-sli-defs_8h.html#abce72d9bc7945151650a7b73da5bf2f2">02202</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#abce72d9bc7945151650a7b73da5bf2f2">CVMX_SLI_PKTX_OUTPUT_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02203"></a>02203 {
<a name="l02204"></a>02204     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02205"></a>02205         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02206"></a>02206             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02207"></a>02207                 <span class="keywordflow">return</span> 0x0000000000010050ull + (offset) * 0x20000ull;
<a name="l02208"></a>02208             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02209"></a>02209                 <span class="keywordflow">return</span> 0x0000000000004800ull + (offset) * 16;
<a name="l02210"></a>02210         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02211"></a>02211         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02212"></a>02212             <span class="keywordflow">return</span> 0x0000000000010050ull + (offset) * 0x20000ull;
<a name="l02213"></a>02213 
<a name="l02214"></a>02214     }
<a name="l02215"></a>02215     <span class="keywordflow">return</span> 0x0000000000010050ull + (offset) * 0x20000ull;
<a name="l02216"></a>02216 }
<a name="l02217"></a>02217 <span class="preprocessor">#endif</span>
<a name="l02218"></a>02218 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02219"></a>02219 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a505849a7d19658cf927d56aecc6fb054">CVMX_SLI_PKTX_OUT_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02220"></a>02220 {
<a name="l02221"></a>02221     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02222"></a>02222         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02223"></a>02223         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02224"></a>02224         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02225"></a>02225         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02226"></a>02226         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02227"></a>02227         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02228"></a>02228             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l02229"></a>02229                 <span class="keywordflow">return</span> 0x0000000000000C00ull + ((offset) &amp; 31) * 16;
<a name="l02230"></a>02230             <span class="keywordflow">break</span>;
<a name="l02231"></a>02231 
<a name="l02232"></a>02232             <span class="keywordflow">break</span>;
<a name="l02233"></a>02233         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02234"></a>02234         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02235"></a>02235             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02236"></a>02236                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02237"></a>02237                     <span class="keywordflow">return</span> 0x0000000000010060ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02238"></a>02238             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02239"></a>02239                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02240"></a>02240                     <span class="keywordflow">return</span> 0x0000000000000C00ull + ((offset) &amp; 63) * 16;
<a name="l02241"></a>02241         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02242"></a>02242             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02243"></a>02243                 <span class="keywordflow">return</span> 0x0000000000010060ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02244"></a>02244             <span class="keywordflow">break</span>;
<a name="l02245"></a>02245     }
<a name="l02246"></a>02246     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_OUT_SIZE (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02247"></a>02247     <span class="keywordflow">return</span> 0x0000000000010060ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02248"></a>02248 }
<a name="l02249"></a>02249 <span class="preprocessor">#else</span>
<a name="l02250"></a><a class="code" href="cvmx-sli-defs_8h.html#a505849a7d19658cf927d56aecc6fb054">02250</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a505849a7d19658cf927d56aecc6fb054">CVMX_SLI_PKTX_OUT_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02251"></a>02251 {
<a name="l02252"></a>02252     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02253"></a>02253         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02254"></a>02254         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02255"></a>02255         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02256"></a>02256         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02257"></a>02257         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02258"></a>02258         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02259"></a>02259             <span class="keywordflow">return</span> 0x0000000000000C00ull + (offset) * 16;
<a name="l02260"></a>02260 
<a name="l02261"></a>02261         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02262"></a>02262         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02263"></a>02263             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02264"></a>02264                 <span class="keywordflow">return</span> 0x0000000000010060ull + (offset) * 0x20000ull;
<a name="l02265"></a>02265             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02266"></a>02266                 <span class="keywordflow">return</span> 0x0000000000000C00ull + (offset) * 16;
<a name="l02267"></a>02267         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02268"></a>02268             <span class="keywordflow">return</span> 0x0000000000010060ull + (offset) * 0x20000ull;
<a name="l02269"></a>02269     }
<a name="l02270"></a>02270     <span class="keywordflow">return</span> 0x0000000000010060ull + (offset) * 0x20000ull;
<a name="l02271"></a>02271 }
<a name="l02272"></a>02272 <span class="preprocessor">#endif</span>
<a name="l02273"></a>02273 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02274"></a>02274 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#acffddc4516b2e7f6293c799694f88222">CVMX_SLI_PKTX_PF_VF_MBOX_SIGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02275"></a>02275 {
<a name="l02276"></a>02276     <span class="keywordflow">if</span> (!(
<a name="l02277"></a>02277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 63)))) ||
<a name="l02278"></a>02278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 63)))) ||
<a name="l02279"></a>02279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 63))))))
<a name="l02280"></a>02280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_PF_VF_MBOX_SIGX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02281"></a>02281     <span class="keywordflow">return</span> 0x0000000000010200ull + (((offset) &amp; 1) + ((block_id) &amp; 63) * 0x4000ull) * 8;
<a name="l02282"></a>02282 }
<a name="l02283"></a>02283 <span class="preprocessor">#else</span>
<a name="l02284"></a><a class="code" href="cvmx-sli-defs_8h.html#acffddc4516b2e7f6293c799694f88222">02284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKTX_PF_VF_MBOX_SIGX(offset, block_id) (0x0000000000010200ull + (((offset) &amp; 1) + ((block_id) &amp; 63) * 0x4000ull) * 8)</span>
<a name="l02285"></a>02285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02286"></a>02286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02287"></a>02287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#abbf55ac84fb4ef9f04bd6c322a761232">CVMX_SLI_PKTX_SLIST_BADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02288"></a>02288 {
<a name="l02289"></a>02289     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02290"></a>02290         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02291"></a>02291         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02292"></a>02292         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02293"></a>02293         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02294"></a>02294         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02295"></a>02295         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02296"></a>02296             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l02297"></a>02297                 <span class="keywordflow">return</span> 0x0000000000001400ull + ((offset) &amp; 31) * 16;
<a name="l02298"></a>02298             <span class="keywordflow">break</span>;
<a name="l02299"></a>02299 
<a name="l02300"></a>02300             <span class="keywordflow">break</span>;
<a name="l02301"></a>02301         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02302"></a>02302         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02303"></a>02303             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02304"></a>02304                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02305"></a>02305                     <span class="keywordflow">return</span> 0x0000000000010070ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02306"></a>02306             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02307"></a>02307                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02308"></a>02308                     <span class="keywordflow">return</span> 0x0000000000001400ull + ((offset) &amp; 63) * 16;
<a name="l02309"></a>02309         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02310"></a>02310             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02311"></a>02311                 <span class="keywordflow">return</span> 0x0000000000010070ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02312"></a>02312             <span class="keywordflow">break</span>;
<a name="l02313"></a>02313     }
<a name="l02314"></a>02314     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_SLIST_BADDR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02315"></a>02315     <span class="keywordflow">return</span> 0x0000000000010070ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02316"></a>02316 }
<a name="l02317"></a>02317 <span class="preprocessor">#else</span>
<a name="l02318"></a><a class="code" href="cvmx-sli-defs_8h.html#abbf55ac84fb4ef9f04bd6c322a761232">02318</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#abbf55ac84fb4ef9f04bd6c322a761232">CVMX_SLI_PKTX_SLIST_BADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02319"></a>02319 {
<a name="l02320"></a>02320     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02321"></a>02321         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02322"></a>02322         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02323"></a>02323         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02324"></a>02324         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02325"></a>02325         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02326"></a>02326         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02327"></a>02327             <span class="keywordflow">return</span> 0x0000000000001400ull + (offset) * 16;
<a name="l02328"></a>02328 
<a name="l02329"></a>02329         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02330"></a>02330         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02331"></a>02331             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02332"></a>02332                 <span class="keywordflow">return</span> 0x0000000000010070ull + (offset) * 0x20000ull;
<a name="l02333"></a>02333             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02334"></a>02334                 <span class="keywordflow">return</span> 0x0000000000001400ull + (offset) * 16;
<a name="l02335"></a>02335         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02336"></a>02336             <span class="keywordflow">return</span> 0x0000000000010070ull + (offset) * 0x20000ull;
<a name="l02337"></a>02337     }
<a name="l02338"></a>02338     <span class="keywordflow">return</span> 0x0000000000010070ull + (offset) * 0x20000ull;
<a name="l02339"></a>02339 }
<a name="l02340"></a>02340 <span class="preprocessor">#endif</span>
<a name="l02341"></a>02341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02342"></a>02342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ab2d2f6b28be473073d09fad44c40ccdd">CVMX_SLI_PKTX_SLIST_BAOFF_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02343"></a>02343 {
<a name="l02344"></a>02344     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02345"></a>02345         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02346"></a>02346         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02347"></a>02347         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02348"></a>02348         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02349"></a>02349         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02350"></a>02350         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02351"></a>02351             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l02352"></a>02352                 <span class="keywordflow">return</span> 0x0000000000001800ull + ((offset) &amp; 31) * 16;
<a name="l02353"></a>02353             <span class="keywordflow">break</span>;
<a name="l02354"></a>02354 
<a name="l02355"></a>02355             <span class="keywordflow">break</span>;
<a name="l02356"></a>02356         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02357"></a>02357         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02358"></a>02358             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02359"></a>02359                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02360"></a>02360                     <span class="keywordflow">return</span> 0x0000000000010080ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02361"></a>02361             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02362"></a>02362                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02363"></a>02363                     <span class="keywordflow">return</span> 0x0000000000001800ull + ((offset) &amp; 63) * 16;
<a name="l02364"></a>02364         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02365"></a>02365             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02366"></a>02366                 <span class="keywordflow">return</span> 0x0000000000010080ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02367"></a>02367             <span class="keywordflow">break</span>;
<a name="l02368"></a>02368     }
<a name="l02369"></a>02369     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_SLIST_BAOFF_DBELL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02370"></a>02370     <span class="keywordflow">return</span> 0x0000000000010080ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02371"></a>02371 }
<a name="l02372"></a>02372 <span class="preprocessor">#else</span>
<a name="l02373"></a><a class="code" href="cvmx-sli-defs_8h.html#ab2d2f6b28be473073d09fad44c40ccdd">02373</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ab2d2f6b28be473073d09fad44c40ccdd">CVMX_SLI_PKTX_SLIST_BAOFF_DBELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02374"></a>02374 {
<a name="l02375"></a>02375     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02376"></a>02376         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02377"></a>02377         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02378"></a>02378         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02379"></a>02379         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02380"></a>02380         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02381"></a>02381         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02382"></a>02382             <span class="keywordflow">return</span> 0x0000000000001800ull + (offset) * 16;
<a name="l02383"></a>02383 
<a name="l02384"></a>02384         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02385"></a>02385         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02386"></a>02386             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02387"></a>02387                 <span class="keywordflow">return</span> 0x0000000000010080ull + (offset) * 0x20000ull;
<a name="l02388"></a>02388             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02389"></a>02389                 <span class="keywordflow">return</span> 0x0000000000001800ull + (offset) * 16;
<a name="l02390"></a>02390         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02391"></a>02391             <span class="keywordflow">return</span> 0x0000000000010080ull + (offset) * 0x20000ull;
<a name="l02392"></a>02392     }
<a name="l02393"></a>02393     <span class="keywordflow">return</span> 0x0000000000010080ull + (offset) * 0x20000ull;
<a name="l02394"></a>02394 }
<a name="l02395"></a>02395 <span class="preprocessor">#endif</span>
<a name="l02396"></a>02396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02397"></a>02397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aedd0b0df6fd2a0835d21c2d70b7c8530">CVMX_SLI_PKTX_SLIST_FIFO_RSIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02398"></a>02398 {
<a name="l02399"></a>02399     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02400"></a>02400         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02401"></a>02401         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02402"></a>02402         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02403"></a>02403         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02404"></a>02404         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02405"></a>02405         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02406"></a>02406             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l02407"></a>02407                 <span class="keywordflow">return</span> 0x0000000000001C00ull + ((offset) &amp; 31) * 16;
<a name="l02408"></a>02408             <span class="keywordflow">break</span>;
<a name="l02409"></a>02409 
<a name="l02410"></a>02410             <span class="keywordflow">break</span>;
<a name="l02411"></a>02411         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02412"></a>02412         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02413"></a>02413             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02414"></a>02414                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02415"></a>02415                     <span class="keywordflow">return</span> 0x0000000000010090ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02416"></a>02416             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02417"></a>02417                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02418"></a>02418                     <span class="keywordflow">return</span> 0x0000000000001C00ull + ((offset) &amp; 63) * 16;
<a name="l02419"></a>02419         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02420"></a>02420             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02421"></a>02421                 <span class="keywordflow">return</span> 0x0000000000010090ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02422"></a>02422             <span class="keywordflow">break</span>;
<a name="l02423"></a>02423     }
<a name="l02424"></a>02424     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_SLIST_FIFO_RSIZE (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02425"></a>02425     <span class="keywordflow">return</span> 0x0000000000010090ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02426"></a>02426 }
<a name="l02427"></a>02427 <span class="preprocessor">#else</span>
<a name="l02428"></a><a class="code" href="cvmx-sli-defs_8h.html#aedd0b0df6fd2a0835d21c2d70b7c8530">02428</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aedd0b0df6fd2a0835d21c2d70b7c8530">CVMX_SLI_PKTX_SLIST_FIFO_RSIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02429"></a>02429 {
<a name="l02430"></a>02430     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02431"></a>02431         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02432"></a>02432         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02433"></a>02433         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02434"></a>02434         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02435"></a>02435         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02436"></a>02436         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02437"></a>02437             <span class="keywordflow">return</span> 0x0000000000001C00ull + (offset) * 16;
<a name="l02438"></a>02438 
<a name="l02439"></a>02439         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02440"></a>02440         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02441"></a>02441             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02442"></a>02442                 <span class="keywordflow">return</span> 0x0000000000010090ull + (offset) * 0x20000ull;
<a name="l02443"></a>02443             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02444"></a>02444                 <span class="keywordflow">return</span> 0x0000000000001C00ull + (offset) * 16;
<a name="l02445"></a>02445         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02446"></a>02446             <span class="keywordflow">return</span> 0x0000000000010090ull + (offset) * 0x20000ull;
<a name="l02447"></a>02447     }
<a name="l02448"></a>02448     <span class="keywordflow">return</span> 0x0000000000010090ull + (offset) * 0x20000ull;
<a name="l02449"></a>02449 }
<a name="l02450"></a>02450 <span class="preprocessor">#endif</span>
<a name="l02451"></a>02451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02452"></a>02452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4547829bfca72a45a6133323da5d86bf">CVMX_SLI_PKTX_VF_INT_SUM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02453"></a>02453 {
<a name="l02454"></a>02454     <span class="keywordflow">if</span> (!(
<a name="l02455"></a>02455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l02456"></a>02456           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l02457"></a>02457           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l02458"></a>02458         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_VF_INT_SUM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02459"></a>02459     <span class="keywordflow">return</span> 0x00000000000100D0ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02460"></a>02460 }
<a name="l02461"></a>02461 <span class="preprocessor">#else</span>
<a name="l02462"></a><a class="code" href="cvmx-sli-defs_8h.html#a4547829bfca72a45a6133323da5d86bf">02462</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKTX_VF_INT_SUM(offset) (0x00000000000100D0ull + ((offset) &amp; 63) * 0x20000ull)</span>
<a name="l02463"></a>02463 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02464"></a>02464 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02465"></a>02465 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5e36b4c0037750d532f4a8a8211289b3">CVMX_SLI_PKTX_VF_SIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02466"></a>02466 {
<a name="l02467"></a>02467     <span class="keywordflow">if</span> (!(
<a name="l02468"></a>02468           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l02469"></a>02469         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKTX_VF_SIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02470"></a>02470     <span class="keywordflow">return</span> 0x0000000000004C00ull + ((offset) &amp; 63) * 16;
<a name="l02471"></a>02471 }
<a name="l02472"></a>02472 <span class="preprocessor">#else</span>
<a name="l02473"></a><a class="code" href="cvmx-sli-defs_8h.html#a5e36b4c0037750d532f4a8a8211289b3">02473</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKTX_VF_SIG(offset) (0x0000000000004C00ull + ((offset) &amp; 63) * 16)</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02476"></a>02476 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_BIST_STATUS CVMX_SLI_PKT_BIST_STATUS_FUNC()</span>
<a name="l02477"></a>02477 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l02478"></a>02478 {
<a name="l02479"></a>02479     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l02480"></a>02480         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l02481"></a>02481     <span class="keywordflow">return</span> 0x0000000000029220ull;
<a name="l02482"></a>02482 }
<a name="l02483"></a>02483 <span class="preprocessor">#else</span>
<a name="l02484"></a><a class="code" href="cvmx-sli-defs_8h.html#a03653d99c395febf42a85bb01e8a1ba6">02484</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_BIST_STATUS (0x0000000000029220ull)</span>
<a name="l02485"></a>02485 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02486"></a>02486 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02487"></a>02487 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_CNT_INT CVMX_SLI_PKT_CNT_INT_FUNC()</span>
<a name="l02488"></a>02488 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a58ea835956d3e3063859c10e149e8473">CVMX_SLI_PKT_CNT_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02489"></a>02489 {
<a name="l02490"></a>02490     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02491"></a>02491         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02492"></a>02492         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02493"></a>02493         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02494"></a>02494         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02495"></a>02495         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02496"></a>02496         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02497"></a>02497             <span class="keywordflow">return</span> 0x0000000000001130ull;
<a name="l02498"></a>02498             <span class="keywordflow">break</span>;
<a name="l02499"></a>02499         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02500"></a>02500         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02501"></a>02501             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02502"></a>02502                     <span class="keywordflow">return</span> 0x0000000000029130ull;
<a name="l02503"></a>02503             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02504"></a>02504                     <span class="keywordflow">return</span> 0x0000000000001130ull;
<a name="l02505"></a>02505         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02506"></a>02506             <span class="keywordflow">return</span> 0x0000000000029130ull;
<a name="l02507"></a>02507             <span class="keywordflow">break</span>;
<a name="l02508"></a>02508     }
<a name="l02509"></a>02509     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_CNT_INT not supported on this chip\n&quot;</span>);
<a name="l02510"></a>02510     <span class="keywordflow">return</span> 0x0000000000029130ull;
<a name="l02511"></a>02511 }
<a name="l02512"></a>02512 <span class="preprocessor">#else</span>
<a name="l02513"></a><a class="code" href="cvmx-sli-defs_8h.html#a0d7e6b04bb61c9ec7882c0e85ba6ba4c">02513</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_CNT_INT CVMX_SLI_PKT_CNT_INT_FUNC()</span>
<a name="l02514"></a><a class="code" href="cvmx-sli-defs_8h.html#a58ea835956d3e3063859c10e149e8473">02514</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a58ea835956d3e3063859c10e149e8473">CVMX_SLI_PKT_CNT_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02515"></a>02515 {
<a name="l02516"></a>02516     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02517"></a>02517         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02518"></a>02518         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02519"></a>02519         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02520"></a>02520         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02521"></a>02521         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02522"></a>02522         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02523"></a>02523             <span class="keywordflow">return</span> 0x0000000000001130ull;
<a name="l02524"></a>02524         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02525"></a>02525         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02526"></a>02526             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02527"></a>02527                 <span class="keywordflow">return</span> 0x0000000000029130ull;
<a name="l02528"></a>02528             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02529"></a>02529                 <span class="keywordflow">return</span> 0x0000000000001130ull;
<a name="l02530"></a>02530         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02531"></a>02531             <span class="keywordflow">return</span> 0x0000000000029130ull;
<a name="l02532"></a>02532     }
<a name="l02533"></a>02533     <span class="keywordflow">return</span> 0x0000000000029130ull;
<a name="l02534"></a>02534 }
<a name="l02535"></a>02535 <span class="preprocessor">#endif</span>
<a name="l02536"></a>02536 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02537"></a>02537 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_CNT_INT_ENB CVMX_SLI_PKT_CNT_INT_ENB_FUNC()</span>
<a name="l02538"></a>02538 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_CNT_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l02539"></a>02539 {
<a name="l02540"></a>02540     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02541"></a>02541         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_CNT_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l02542"></a>02542     <span class="keywordflow">return</span> 0x0000000000001150ull;
<a name="l02543"></a>02543 }
<a name="l02544"></a>02544 <span class="preprocessor">#else</span>
<a name="l02545"></a><a class="code" href="cvmx-sli-defs_8h.html#a7b5de574caab485f6e704bd7ec802e8c">02545</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_CNT_INT_ENB (0x0000000000001150ull)</span>
<a name="l02546"></a>02546 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02547"></a>02547 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02548"></a>02548 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_CTL CVMX_SLI_PKT_CTL_FUNC()</span>
<a name="l02549"></a>02549 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l02550"></a>02550 {
<a name="l02551"></a>02551     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02552"></a>02552         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_CTL not supported on this chip\n&quot;</span>);
<a name="l02553"></a>02553     <span class="keywordflow">return</span> 0x0000000000001220ull;
<a name="l02554"></a>02554 }
<a name="l02555"></a>02555 <span class="preprocessor">#else</span>
<a name="l02556"></a><a class="code" href="cvmx-sli-defs_8h.html#aedf5c21ebb904ce8188208964398952c">02556</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_CTL (0x0000000000001220ull)</span>
<a name="l02557"></a>02557 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02558"></a>02558 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02559"></a>02559 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DATA_OUT_ES CVMX_SLI_PKT_DATA_OUT_ES_FUNC()</span>
<a name="l02560"></a>02560 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_DATA_OUT_ES_FUNC(<span class="keywordtype">void</span>)
<a name="l02561"></a>02561 {
<a name="l02562"></a>02562     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02563"></a>02563         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_DATA_OUT_ES not supported on this chip\n&quot;</span>);
<a name="l02564"></a>02564     <span class="keywordflow">return</span> 0x00000000000010B0ull;
<a name="l02565"></a>02565 }
<a name="l02566"></a>02566 <span class="preprocessor">#else</span>
<a name="l02567"></a><a class="code" href="cvmx-sli-defs_8h.html#a8927dd016222dd4df7f5d9c388593987">02567</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DATA_OUT_ES (0x00000000000010B0ull)</span>
<a name="l02568"></a>02568 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02569"></a>02569 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02570"></a>02570 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DATA_OUT_NS CVMX_SLI_PKT_DATA_OUT_NS_FUNC()</span>
<a name="l02571"></a>02571 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_DATA_OUT_NS_FUNC(<span class="keywordtype">void</span>)
<a name="l02572"></a>02572 {
<a name="l02573"></a>02573     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02574"></a>02574         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_DATA_OUT_NS not supported on this chip\n&quot;</span>);
<a name="l02575"></a>02575     <span class="keywordflow">return</span> 0x00000000000010A0ull;
<a name="l02576"></a>02576 }
<a name="l02577"></a>02577 <span class="preprocessor">#else</span>
<a name="l02578"></a><a class="code" href="cvmx-sli-defs_8h.html#a309ee1ee3d7ace4d9c676f9aa8897d0e">02578</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DATA_OUT_NS (0x00000000000010A0ull)</span>
<a name="l02579"></a>02579 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02580"></a>02580 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02581"></a>02581 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DATA_OUT_ROR CVMX_SLI_PKT_DATA_OUT_ROR_FUNC()</span>
<a name="l02582"></a>02582 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_DATA_OUT_ROR_FUNC(<span class="keywordtype">void</span>)
<a name="l02583"></a>02583 {
<a name="l02584"></a>02584     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02585"></a>02585         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_DATA_OUT_ROR not supported on this chip\n&quot;</span>);
<a name="l02586"></a>02586     <span class="keywordflow">return</span> 0x0000000000001090ull;
<a name="l02587"></a>02587 }
<a name="l02588"></a>02588 <span class="preprocessor">#else</span>
<a name="l02589"></a><a class="code" href="cvmx-sli-defs_8h.html#ad3bd7b794faa9934f84aa447ddd3844f">02589</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DATA_OUT_ROR (0x0000000000001090ull)</span>
<a name="l02590"></a>02590 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02591"></a>02591 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DPADDR CVMX_SLI_PKT_DPADDR_FUNC()</span>
<a name="l02593"></a>02593 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_DPADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l02594"></a>02594 {
<a name="l02595"></a>02595     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02596"></a>02596         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_DPADDR not supported on this chip\n&quot;</span>);
<a name="l02597"></a>02597     <span class="keywordflow">return</span> 0x0000000000001080ull;
<a name="l02598"></a>02598 }
<a name="l02599"></a>02599 <span class="preprocessor">#else</span>
<a name="l02600"></a><a class="code" href="cvmx-sli-defs_8h.html#a57daab8cd0ac135e5b4b396942621831">02600</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_DPADDR (0x0000000000001080ull)</span>
<a name="l02601"></a>02601 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02602"></a>02602 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02603"></a>02603 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_GBL_CONTROL CVMX_SLI_PKT_GBL_CONTROL_FUNC()</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_GBL_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l02605"></a>02605 {
<a name="l02606"></a>02606     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l02607"></a>02607         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_GBL_CONTROL not supported on this chip\n&quot;</span>);
<a name="l02608"></a>02608     <span class="keywordflow">return</span> 0x0000000000029210ull;
<a name="l02609"></a>02609 }
<a name="l02610"></a>02610 <span class="preprocessor">#else</span>
<a name="l02611"></a><a class="code" href="cvmx-sli-defs_8h.html#ab8fcf09f3bb63c3ae387dcea012da253">02611</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_GBL_CONTROL (0x0000000000029210ull)</span>
<a name="l02612"></a>02612 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02613"></a>02613 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02614"></a>02614 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INPUT_CONTROL CVMX_SLI_PKT_INPUT_CONTROL_FUNC()</span>
<a name="l02615"></a>02615 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_INPUT_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l02616"></a>02616 {
<a name="l02617"></a>02617     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02618"></a>02618         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_INPUT_CONTROL not supported on this chip\n&quot;</span>);
<a name="l02619"></a>02619     <span class="keywordflow">return</span> 0x0000000000001170ull;
<a name="l02620"></a>02620 }
<a name="l02621"></a>02621 <span class="preprocessor">#else</span>
<a name="l02622"></a><a class="code" href="cvmx-sli-defs_8h.html#a5508eb82160d3acda5e81fce5fa29e6d">02622</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INPUT_CONTROL (0x0000000000001170ull)</span>
<a name="l02623"></a>02623 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02624"></a>02624 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02625"></a>02625 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INSTR_ENB CVMX_SLI_PKT_INSTR_ENB_FUNC()</span>
<a name="l02626"></a>02626 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_INSTR_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l02627"></a>02627 {
<a name="l02628"></a>02628     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02629"></a>02629         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_INSTR_ENB not supported on this chip\n&quot;</span>);
<a name="l02630"></a>02630     <span class="keywordflow">return</span> 0x0000000000001000ull;
<a name="l02631"></a>02631 }
<a name="l02632"></a>02632 <span class="preprocessor">#else</span>
<a name="l02633"></a><a class="code" href="cvmx-sli-defs_8h.html#a4e5f82d77bfed5f793722001eac1ff36">02633</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INSTR_ENB (0x0000000000001000ull)</span>
<a name="l02634"></a>02634 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02635"></a>02635 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02636"></a>02636 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INSTR_RD_SIZE CVMX_SLI_PKT_INSTR_RD_SIZE_FUNC()</span>
<a name="l02637"></a>02637 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_INSTR_RD_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l02638"></a>02638 {
<a name="l02639"></a>02639     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02640"></a>02640         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_INSTR_RD_SIZE not supported on this chip\n&quot;</span>);
<a name="l02641"></a>02641     <span class="keywordflow">return</span> 0x00000000000011A0ull;
<a name="l02642"></a>02642 }
<a name="l02643"></a>02643 <span class="preprocessor">#else</span>
<a name="l02644"></a><a class="code" href="cvmx-sli-defs_8h.html#a686500aae0927c701e5357ad432a9fc9">02644</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INSTR_RD_SIZE (0x00000000000011A0ull)</span>
<a name="l02645"></a>02645 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02647"></a>02647 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INSTR_SIZE CVMX_SLI_PKT_INSTR_SIZE_FUNC()</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_INSTR_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l02649"></a>02649 {
<a name="l02650"></a>02650     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02651"></a>02651         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_INSTR_SIZE not supported on this chip\n&quot;</span>);
<a name="l02652"></a>02652     <span class="keywordflow">return</span> 0x0000000000001020ull;
<a name="l02653"></a>02653 }
<a name="l02654"></a>02654 <span class="preprocessor">#else</span>
<a name="l02655"></a><a class="code" href="cvmx-sli-defs_8h.html#afa7b97580407fb617b69c0c0b79ab747">02655</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INSTR_SIZE (0x0000000000001020ull)</span>
<a name="l02656"></a>02656 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02657"></a>02657 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02658"></a>02658 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INT CVMX_SLI_PKT_INT_FUNC()</span>
<a name="l02659"></a>02659 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a70fc88d8d49f52d989ea166c8ce9a88b">CVMX_SLI_PKT_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02660"></a>02660 {
<a name="l02661"></a>02661     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02662"></a>02662         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02663"></a>02663             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02664"></a>02664                     <span class="keywordflow">return</span> 0x0000000000029160ull;
<a name="l02665"></a>02665             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02666"></a>02666                     <span class="keywordflow">return</span> 0x0000000000001160ull;
<a name="l02667"></a>02667         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02668"></a>02668         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02669"></a>02669             <span class="keywordflow">return</span> 0x0000000000029160ull;
<a name="l02670"></a>02670             <span class="keywordflow">break</span>;
<a name="l02671"></a>02671 
<a name="l02672"></a>02672             <span class="keywordflow">break</span>;
<a name="l02673"></a>02673     }
<a name="l02674"></a>02674     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_INT not supported on this chip\n&quot;</span>);
<a name="l02675"></a>02675     <span class="keywordflow">return</span> 0x0000000000029160ull;
<a name="l02676"></a>02676 }
<a name="l02677"></a>02677 <span class="preprocessor">#else</span>
<a name="l02678"></a><a class="code" href="cvmx-sli-defs_8h.html#a451171d45ca2fda11cb5003dbebc3f63">02678</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INT CVMX_SLI_PKT_INT_FUNC()</span>
<a name="l02679"></a><a class="code" href="cvmx-sli-defs_8h.html#a70fc88d8d49f52d989ea166c8ce9a88b">02679</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a70fc88d8d49f52d989ea166c8ce9a88b">CVMX_SLI_PKT_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02680"></a>02680 {
<a name="l02681"></a>02681     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02682"></a>02682         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02683"></a>02683             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02684"></a>02684                 <span class="keywordflow">return</span> 0x0000000000029160ull;
<a name="l02685"></a>02685             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02686"></a>02686                 <span class="keywordflow">return</span> 0x0000000000001160ull;
<a name="l02687"></a>02687         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02688"></a>02688         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02689"></a>02689             <span class="keywordflow">return</span> 0x0000000000029160ull;
<a name="l02690"></a>02690 
<a name="l02691"></a>02691     }
<a name="l02692"></a>02692     <span class="keywordflow">return</span> 0x0000000000029160ull;
<a name="l02693"></a>02693 }
<a name="l02694"></a>02694 <span class="preprocessor">#endif</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INT_LEVELS CVMX_SLI_PKT_INT_LEVELS_FUNC()</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_INT_LEVELS_FUNC(<span class="keywordtype">void</span>)
<a name="l02698"></a>02698 {
<a name="l02699"></a>02699     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02700"></a>02700         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_INT_LEVELS not supported on this chip\n&quot;</span>);
<a name="l02701"></a>02701     <span class="keywordflow">return</span> 0x0000000000001120ull;
<a name="l02702"></a>02702 }
<a name="l02703"></a>02703 <span class="preprocessor">#else</span>
<a name="l02704"></a><a class="code" href="cvmx-sli-defs_8h.html#a379e2220620066618fcdf9d27b106e28">02704</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_INT_LEVELS (0x0000000000001120ull)</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02706"></a>02706 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02707"></a>02707 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_BP CVMX_SLI_PKT_IN_BP_FUNC()</span>
<a name="l02708"></a>02708 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_IN_BP_FUNC(<span class="keywordtype">void</span>)
<a name="l02709"></a>02709 {
<a name="l02710"></a>02710     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02711"></a>02711         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_IN_BP not supported on this chip\n&quot;</span>);
<a name="l02712"></a>02712     <span class="keywordflow">return</span> 0x0000000000001210ull;
<a name="l02713"></a>02713 }
<a name="l02714"></a>02714 <span class="preprocessor">#else</span>
<a name="l02715"></a><a class="code" href="cvmx-sli-defs_8h.html#ac81555914a3c8da65ea229cd7f9942ea">02715</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_BP (0x0000000000001210ull)</span>
<a name="l02716"></a>02716 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02717"></a>02717 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02718"></a>02718 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5d45e89b8cc0e37f6dffb494ef94f707">CVMX_SLI_PKT_IN_DONEX_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02719"></a>02719 {
<a name="l02720"></a>02720     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02721"></a>02721         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02722"></a>02722         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02723"></a>02723         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02724"></a>02724         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02725"></a>02725         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02726"></a>02726         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02727"></a>02727             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l02728"></a>02728                 <span class="keywordflow">return</span> 0x0000000000002000ull + ((offset) &amp; 31) * 16;
<a name="l02729"></a>02729             <span class="keywordflow">break</span>;
<a name="l02730"></a>02730 
<a name="l02731"></a>02731             <span class="keywordflow">break</span>;
<a name="l02732"></a>02732         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02733"></a>02733         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02734"></a>02734             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02735"></a>02735                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02736"></a>02736                     <span class="keywordflow">return</span> 0x0000000000010040ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02737"></a>02737             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02738"></a>02738                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02739"></a>02739                     <span class="keywordflow">return</span> 0x0000000000002000ull + ((offset) &amp; 63) * 16;
<a name="l02740"></a>02740         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02741"></a>02741             <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l02742"></a>02742                 <span class="keywordflow">return</span> 0x0000000000010040ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02743"></a>02743             <span class="keywordflow">break</span>;
<a name="l02744"></a>02744     }
<a name="l02745"></a>02745     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_IN_DONEX_CNTS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l02746"></a>02746     <span class="keywordflow">return</span> 0x0000000000010040ull + ((offset) &amp; 63) * 0x20000ull;
<a name="l02747"></a>02747 }
<a name="l02748"></a>02748 <span class="preprocessor">#else</span>
<a name="l02749"></a><a class="code" href="cvmx-sli-defs_8h.html#a5d45e89b8cc0e37f6dffb494ef94f707">02749</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5d45e89b8cc0e37f6dffb494ef94f707">CVMX_SLI_PKT_IN_DONEX_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02750"></a>02750 {
<a name="l02751"></a>02751     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02752"></a>02752         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02753"></a>02753         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02754"></a>02754         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02755"></a>02755         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02756"></a>02756         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02757"></a>02757         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02758"></a>02758             <span class="keywordflow">return</span> 0x0000000000002000ull + (offset) * 16;
<a name="l02759"></a>02759 
<a name="l02760"></a>02760         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02761"></a>02761         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02762"></a>02762             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02763"></a>02763                 <span class="keywordflow">return</span> 0x0000000000010040ull + (offset) * 0x20000ull;
<a name="l02764"></a>02764             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02765"></a>02765                 <span class="keywordflow">return</span> 0x0000000000002000ull + (offset) * 16;
<a name="l02766"></a>02766         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02767"></a>02767             <span class="keywordflow">return</span> 0x0000000000010040ull + (offset) * 0x20000ull;
<a name="l02768"></a>02768     }
<a name="l02769"></a>02769     <span class="keywordflow">return</span> 0x0000000000010040ull + (offset) * 0x20000ull;
<a name="l02770"></a>02770 }
<a name="l02771"></a>02771 <span class="preprocessor">#endif</span>
<a name="l02772"></a>02772 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02773"></a>02773 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_INSTR_COUNTS CVMX_SLI_PKT_IN_INSTR_COUNTS_FUNC()</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1d43d909a3ad4504b1a5fde66f3f6955">CVMX_SLI_PKT_IN_INSTR_COUNTS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02775"></a>02775 {
<a name="l02776"></a>02776     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02777"></a>02777         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02778"></a>02778         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02779"></a>02779         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02780"></a>02780         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02781"></a>02781         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02782"></a>02782         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02783"></a>02783             <span class="keywordflow">return</span> 0x0000000000001200ull;
<a name="l02784"></a>02784             <span class="keywordflow">break</span>;
<a name="l02785"></a>02785         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02786"></a>02786         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02787"></a>02787             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02788"></a>02788                     <span class="keywordflow">return</span> 0x0000000000029200ull;
<a name="l02789"></a>02789             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02790"></a>02790                     <span class="keywordflow">return</span> 0x0000000000001200ull;
<a name="l02791"></a>02791         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02792"></a>02792             <span class="keywordflow">return</span> 0x0000000000029200ull;
<a name="l02793"></a>02793             <span class="keywordflow">break</span>;
<a name="l02794"></a>02794     }
<a name="l02795"></a>02795     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_IN_INSTR_COUNTS not supported on this chip\n&quot;</span>);
<a name="l02796"></a>02796     <span class="keywordflow">return</span> 0x0000000000029200ull;
<a name="l02797"></a>02797 }
<a name="l02798"></a>02798 <span class="preprocessor">#else</span>
<a name="l02799"></a><a class="code" href="cvmx-sli-defs_8h.html#a91de08d01efc073f4385fc19df579ab1">02799</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_INSTR_COUNTS CVMX_SLI_PKT_IN_INSTR_COUNTS_FUNC()</span>
<a name="l02800"></a><a class="code" href="cvmx-sli-defs_8h.html#a1d43d909a3ad4504b1a5fde66f3f6955">02800</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a1d43d909a3ad4504b1a5fde66f3f6955">CVMX_SLI_PKT_IN_INSTR_COUNTS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02801"></a>02801 {
<a name="l02802"></a>02802     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02803"></a>02803         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02804"></a>02804         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02805"></a>02805         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02806"></a>02806         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02807"></a>02807         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02808"></a>02808         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02809"></a>02809             <span class="keywordflow">return</span> 0x0000000000001200ull;
<a name="l02810"></a>02810         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02811"></a>02811         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02812"></a>02812             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02813"></a>02813                 <span class="keywordflow">return</span> 0x0000000000029200ull;
<a name="l02814"></a>02814             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02815"></a>02815                 <span class="keywordflow">return</span> 0x0000000000001200ull;
<a name="l02816"></a>02816         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02817"></a>02817             <span class="keywordflow">return</span> 0x0000000000029200ull;
<a name="l02818"></a>02818     }
<a name="l02819"></a>02819     <span class="keywordflow">return</span> 0x0000000000029200ull;
<a name="l02820"></a>02820 }
<a name="l02821"></a>02821 <span class="preprocessor">#endif</span>
<a name="l02822"></a>02822 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02823"></a>02823 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_INT CVMX_SLI_PKT_IN_INT_FUNC()</span>
<a name="l02824"></a>02824 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a54efb5096c9c810405c5ffb63acc21e0">CVMX_SLI_PKT_IN_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02825"></a>02825 {
<a name="l02826"></a>02826     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02827"></a>02827         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02828"></a>02828             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02829"></a>02829                     <span class="keywordflow">return</span> 0x0000000000029150ull;
<a name="l02830"></a>02830             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02831"></a>02831                     <span class="keywordflow">return</span> 0x0000000000001150ull;
<a name="l02832"></a>02832         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02833"></a>02833         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02834"></a>02834             <span class="keywordflow">return</span> 0x0000000000029150ull;
<a name="l02835"></a>02835             <span class="keywordflow">break</span>;
<a name="l02836"></a>02836 
<a name="l02837"></a>02837             <span class="keywordflow">break</span>;
<a name="l02838"></a>02838     }
<a name="l02839"></a>02839     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_IN_INT not supported on this chip\n&quot;</span>);
<a name="l02840"></a>02840     <span class="keywordflow">return</span> 0x0000000000029150ull;
<a name="l02841"></a>02841 }
<a name="l02842"></a>02842 <span class="preprocessor">#else</span>
<a name="l02843"></a><a class="code" href="cvmx-sli-defs_8h.html#a19b802e365d002a1205bae10aad2e3b0">02843</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_INT CVMX_SLI_PKT_IN_INT_FUNC()</span>
<a name="l02844"></a><a class="code" href="cvmx-sli-defs_8h.html#a54efb5096c9c810405c5ffb63acc21e0">02844</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a54efb5096c9c810405c5ffb63acc21e0">CVMX_SLI_PKT_IN_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02845"></a>02845 {
<a name="l02846"></a>02846     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02847"></a>02847         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02848"></a>02848             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02849"></a>02849                 <span class="keywordflow">return</span> 0x0000000000029150ull;
<a name="l02850"></a>02850             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02851"></a>02851                 <span class="keywordflow">return</span> 0x0000000000001150ull;
<a name="l02852"></a>02852         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02853"></a>02853         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02854"></a>02854             <span class="keywordflow">return</span> 0x0000000000029150ull;
<a name="l02855"></a>02855 
<a name="l02856"></a>02856     }
<a name="l02857"></a>02857     <span class="keywordflow">return</span> 0x0000000000029150ull;
<a name="l02858"></a>02858 }
<a name="l02859"></a>02859 <span class="preprocessor">#endif</span>
<a name="l02860"></a>02860 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02861"></a>02861 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_JABBER CVMX_SLI_PKT_IN_JABBER_FUNC()</span>
<a name="l02862"></a>02862 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_IN_JABBER_FUNC(<span class="keywordtype">void</span>)
<a name="l02863"></a>02863 {
<a name="l02864"></a>02864     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l02865"></a>02865         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_IN_JABBER not supported on this chip\n&quot;</span>);
<a name="l02866"></a>02866     <span class="keywordflow">return</span> 0x0000000000029170ull;
<a name="l02867"></a>02867 }
<a name="l02868"></a>02868 <span class="preprocessor">#else</span>
<a name="l02869"></a><a class="code" href="cvmx-sli-defs_8h.html#a8e8519234a3b2888682e492c93f8eb0e">02869</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_JABBER (0x0000000000029170ull)</span>
<a name="l02870"></a>02870 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02871"></a>02871 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02872"></a>02872 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_PCIE_PORT CVMX_SLI_PKT_IN_PCIE_PORT_FUNC()</span>
<a name="l02873"></a>02873 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_IN_PCIE_PORT_FUNC(<span class="keywordtype">void</span>)
<a name="l02874"></a>02874 {
<a name="l02875"></a>02875     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02876"></a>02876         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_IN_PCIE_PORT not supported on this chip\n&quot;</span>);
<a name="l02877"></a>02877     <span class="keywordflow">return</span> 0x00000000000011B0ull;
<a name="l02878"></a>02878 }
<a name="l02879"></a>02879 <span class="preprocessor">#else</span>
<a name="l02880"></a><a class="code" href="cvmx-sli-defs_8h.html#a8fc29c6c2cd447c520d6183ee2d39d4d">02880</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IN_PCIE_PORT (0x00000000000011B0ull)</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02882"></a>02882 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02883"></a>02883 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IPTR CVMX_SLI_PKT_IPTR_FUNC()</span>
<a name="l02884"></a>02884 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_IPTR_FUNC(<span class="keywordtype">void</span>)
<a name="l02885"></a>02885 {
<a name="l02886"></a>02886     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l02887"></a>02887         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_IPTR not supported on this chip\n&quot;</span>);
<a name="l02888"></a>02888     <span class="keywordflow">return</span> 0x0000000000001070ull;
<a name="l02889"></a>02889 }
<a name="l02890"></a>02890 <span class="preprocessor">#else</span>
<a name="l02891"></a><a class="code" href="cvmx-sli-defs_8h.html#a54770f526c96df39014c9424267ec409">02891</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_IPTR (0x0000000000001070ull)</span>
<a name="l02892"></a>02892 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02893"></a>02893 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02894"></a>02894 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC0_SIG0 CVMX_SLI_PKT_MAC0_SIG0_FUNC()</span>
<a name="l02895"></a>02895 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_MAC0_SIG0_FUNC(<span class="keywordtype">void</span>)
<a name="l02896"></a>02896 {
<a name="l02897"></a>02897     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l02898"></a>02898         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_MAC0_SIG0 not supported on this chip\n&quot;</span>);
<a name="l02899"></a>02899     <span class="keywordflow">return</span> 0x0000000000001300ull;
<a name="l02900"></a>02900 }
<a name="l02901"></a>02901 <span class="preprocessor">#else</span>
<a name="l02902"></a><a class="code" href="cvmx-sli-defs_8h.html#accbef4fd707286a85681f0db691502c9">02902</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC0_SIG0 (0x0000000000001300ull)</span>
<a name="l02903"></a>02903 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02904"></a>02904 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02905"></a>02905 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC0_SIG1 CVMX_SLI_PKT_MAC0_SIG1_FUNC()</span>
<a name="l02906"></a>02906 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_MAC0_SIG1_FUNC(<span class="keywordtype">void</span>)
<a name="l02907"></a>02907 {
<a name="l02908"></a>02908     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l02909"></a>02909         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_MAC0_SIG1 not supported on this chip\n&quot;</span>);
<a name="l02910"></a>02910     <span class="keywordflow">return</span> 0x0000000000001310ull;
<a name="l02911"></a>02911 }
<a name="l02912"></a>02912 <span class="preprocessor">#else</span>
<a name="l02913"></a><a class="code" href="cvmx-sli-defs_8h.html#a98e0d5471facb3bb6a567b757f2469e6">02913</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC0_SIG1 (0x0000000000001310ull)</span>
<a name="l02914"></a>02914 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02915"></a>02915 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02916"></a>02916 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC1_SIG0 CVMX_SLI_PKT_MAC1_SIG0_FUNC()</span>
<a name="l02917"></a>02917 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_MAC1_SIG0_FUNC(<span class="keywordtype">void</span>)
<a name="l02918"></a>02918 {
<a name="l02919"></a>02919     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l02920"></a>02920         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_MAC1_SIG0 not supported on this chip\n&quot;</span>);
<a name="l02921"></a>02921     <span class="keywordflow">return</span> 0x0000000000001320ull;
<a name="l02922"></a>02922 }
<a name="l02923"></a>02923 <span class="preprocessor">#else</span>
<a name="l02924"></a><a class="code" href="cvmx-sli-defs_8h.html#adedff24cb14e478d17e6c0bfa21dadee">02924</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC1_SIG0 (0x0000000000001320ull)</span>
<a name="l02925"></a>02925 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02926"></a>02926 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02927"></a>02927 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC1_SIG1 CVMX_SLI_PKT_MAC1_SIG1_FUNC()</span>
<a name="l02928"></a>02928 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_MAC1_SIG1_FUNC(<span class="keywordtype">void</span>)
<a name="l02929"></a>02929 {
<a name="l02930"></a>02930     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l02931"></a>02931         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_MAC1_SIG1 not supported on this chip\n&quot;</span>);
<a name="l02932"></a>02932     <span class="keywordflow">return</span> 0x0000000000001330ull;
<a name="l02933"></a>02933 }
<a name="l02934"></a>02934 <span class="preprocessor">#else</span>
<a name="l02935"></a><a class="code" href="cvmx-sli-defs_8h.html#a8b371680c5883b11d5fd9e0496ab8b7a">02935</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MAC1_SIG1 (0x0000000000001330ull)</span>
<a name="l02936"></a>02936 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02937"></a>02937 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02938"></a>02938 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a76ca1f0f93ed255c8b8c29b1f7cd00a5">CVMX_SLI_PKT_MACX_PFX_RINFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02939"></a>02939 {
<a name="l02940"></a>02940     <span class="keywordflow">if</span> (!(
<a name="l02941"></a>02941           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l02942"></a>02942           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l02943"></a>02943           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l02944"></a>02944         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_MACX_PFX_RINFO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02945"></a>02945     <span class="keywordflow">return</span> 0x0000000000029030ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16;
<a name="l02946"></a>02946 }
<a name="l02947"></a>02947 <span class="preprocessor">#else</span>
<a name="l02948"></a><a class="code" href="cvmx-sli-defs_8h.html#a76ca1f0f93ed255c8b8c29b1f7cd00a5">02948</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MACX_PFX_RINFO(offset, block_id) (0x0000000000029030ull + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x2ull) * 16)</span>
<a name="l02949"></a>02949 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02950"></a>02950 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02951"></a>02951 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a20b32bebb484301392a9ed190d9bd02f">CVMX_SLI_PKT_MACX_RINFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02952"></a>02952 {
<a name="l02953"></a>02953     <span class="keywordflow">if</span> (!(
<a name="l02954"></a>02954           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l02955"></a>02955         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_MACX_RINFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02956"></a>02956     <span class="keywordflow">return</span> 0x0000000000001030ull + ((offset) &amp; 3) * 16;
<a name="l02957"></a>02957 }
<a name="l02958"></a>02958 <span class="preprocessor">#else</span>
<a name="l02959"></a><a class="code" href="cvmx-sli-defs_8h.html#a20b32bebb484301392a9ed190d9bd02f">02959</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MACX_RINFO(offset) (0x0000000000001030ull + ((offset) &amp; 3) * 16)</span>
<a name="l02960"></a>02960 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02961"></a>02961 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02962"></a>02962 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MEM_CTL CVMX_SLI_PKT_MEM_CTL_FUNC()</span>
<a name="l02963"></a>02963 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ad6321900aa38ab86ec86db99710d99f8">CVMX_SLI_PKT_MEM_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02964"></a>02964 {
<a name="l02965"></a>02965     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02966"></a>02966         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02967"></a>02967             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02968"></a>02968                     <span class="keywordflow">return</span> 0x0000000000029120ull;
<a name="l02969"></a>02969             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02970"></a>02970                     <span class="keywordflow">return</span> 0x0000000000001120ull;
<a name="l02971"></a>02971         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02972"></a>02972         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02973"></a>02973             <span class="keywordflow">return</span> 0x0000000000029120ull;
<a name="l02974"></a>02974             <span class="keywordflow">break</span>;
<a name="l02975"></a>02975 
<a name="l02976"></a>02976             <span class="keywordflow">break</span>;
<a name="l02977"></a>02977     }
<a name="l02978"></a>02978     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_MEM_CTL not supported on this chip\n&quot;</span>);
<a name="l02979"></a>02979     <span class="keywordflow">return</span> 0x0000000000029120ull;
<a name="l02980"></a>02980 }
<a name="l02981"></a>02981 <span class="preprocessor">#else</span>
<a name="l02982"></a><a class="code" href="cvmx-sli-defs_8h.html#aa0b4d9d5513ce55031f88ce6959d3e52">02982</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_MEM_CTL CVMX_SLI_PKT_MEM_CTL_FUNC()</span>
<a name="l02983"></a><a class="code" href="cvmx-sli-defs_8h.html#ad6321900aa38ab86ec86db99710d99f8">02983</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ad6321900aa38ab86ec86db99710d99f8">CVMX_SLI_PKT_MEM_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l02984"></a>02984 {
<a name="l02985"></a>02985     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l02986"></a>02986         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02987"></a>02987             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02988"></a>02988                 <span class="keywordflow">return</span> 0x0000000000029120ull;
<a name="l02989"></a>02989             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02990"></a>02990                 <span class="keywordflow">return</span> 0x0000000000001120ull;
<a name="l02991"></a>02991         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02992"></a>02992         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02993"></a>02993             <span class="keywordflow">return</span> 0x0000000000029120ull;
<a name="l02994"></a>02994 
<a name="l02995"></a>02995     }
<a name="l02996"></a>02996     <span class="keywordflow">return</span> 0x0000000000029120ull;
<a name="l02997"></a>02997 }
<a name="l02998"></a>02998 <span class="preprocessor">#endif</span>
<a name="l02999"></a>02999 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03000"></a>03000 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUTPUT_WMARK CVMX_SLI_PKT_OUTPUT_WMARK_FUNC()</span>
<a name="l03001"></a>03001 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ab71f003b91a7abb18ab714b870b255a5">CVMX_SLI_PKT_OUTPUT_WMARK_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03002"></a>03002 {
<a name="l03003"></a>03003     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03004"></a>03004         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03005"></a>03005         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03006"></a>03006         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03007"></a>03007         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03008"></a>03008         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03009"></a>03009         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03010"></a>03010             <span class="keywordflow">return</span> 0x0000000000001180ull;
<a name="l03011"></a>03011             <span class="keywordflow">break</span>;
<a name="l03012"></a>03012         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03013"></a>03013         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03014"></a>03014             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03015"></a>03015                     <span class="keywordflow">return</span> 0x0000000000029180ull;
<a name="l03016"></a>03016             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03017"></a>03017                     <span class="keywordflow">return</span> 0x0000000000001180ull;
<a name="l03018"></a>03018         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03019"></a>03019             <span class="keywordflow">return</span> 0x0000000000029180ull;
<a name="l03020"></a>03020             <span class="keywordflow">break</span>;
<a name="l03021"></a>03021     }
<a name="l03022"></a>03022     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUTPUT_WMARK not supported on this chip\n&quot;</span>);
<a name="l03023"></a>03023     <span class="keywordflow">return</span> 0x0000000000029180ull;
<a name="l03024"></a>03024 }
<a name="l03025"></a>03025 <span class="preprocessor">#else</span>
<a name="l03026"></a><a class="code" href="cvmx-sli-defs_8h.html#a0beaae4234bce31d720947719eff068e">03026</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUTPUT_WMARK CVMX_SLI_PKT_OUTPUT_WMARK_FUNC()</span>
<a name="l03027"></a><a class="code" href="cvmx-sli-defs_8h.html#ab71f003b91a7abb18ab714b870b255a5">03027</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ab71f003b91a7abb18ab714b870b255a5">CVMX_SLI_PKT_OUTPUT_WMARK_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03028"></a>03028 {
<a name="l03029"></a>03029     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03030"></a>03030         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03031"></a>03031         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03032"></a>03032         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03033"></a>03033         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03034"></a>03034         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03035"></a>03035         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03036"></a>03036             <span class="keywordflow">return</span> 0x0000000000001180ull;
<a name="l03037"></a>03037         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03038"></a>03038         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03039"></a>03039             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03040"></a>03040                 <span class="keywordflow">return</span> 0x0000000000029180ull;
<a name="l03041"></a>03041             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03042"></a>03042                 <span class="keywordflow">return</span> 0x0000000000001180ull;
<a name="l03043"></a>03043         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03044"></a>03044             <span class="keywordflow">return</span> 0x0000000000029180ull;
<a name="l03045"></a>03045     }
<a name="l03046"></a>03046     <span class="keywordflow">return</span> 0x0000000000029180ull;
<a name="l03047"></a>03047 }
<a name="l03048"></a>03048 <span class="preprocessor">#endif</span>
<a name="l03049"></a>03049 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03050"></a>03050 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BMODE CVMX_SLI_PKT_OUT_BMODE_FUNC()</span>
<a name="l03051"></a>03051 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_OUT_BMODE_FUNC(<span class="keywordtype">void</span>)
<a name="l03052"></a>03052 {
<a name="l03053"></a>03053     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03054"></a>03054         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUT_BMODE not supported on this chip\n&quot;</span>);
<a name="l03055"></a>03055     <span class="keywordflow">return</span> 0x00000000000010D0ull;
<a name="l03056"></a>03056 }
<a name="l03057"></a>03057 <span class="preprocessor">#else</span>
<a name="l03058"></a><a class="code" href="cvmx-sli-defs_8h.html#acfb76f3e189f3230def44008b054751d">03058</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BMODE (0x00000000000010D0ull)</span>
<a name="l03059"></a>03059 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03060"></a>03060 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03061"></a>03061 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN CVMX_SLI_PKT_OUT_BP_EN_FUNC()</span>
<a name="l03062"></a>03062 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_OUT_BP_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l03063"></a>03063 {
<a name="l03064"></a>03064     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l03065"></a>03065         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUT_BP_EN not supported on this chip\n&quot;</span>);
<a name="l03066"></a>03066     <span class="keywordflow">return</span> 0x0000000000001240ull;
<a name="l03067"></a>03067 }
<a name="l03068"></a>03068 <span class="preprocessor">#else</span>
<a name="l03069"></a><a class="code" href="cvmx-sli-defs_8h.html#aa3e52173fa8861bc18f10b0563924298">03069</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN (0x0000000000001240ull)</span>
<a name="l03070"></a>03070 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03071"></a>03071 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03072"></a>03072 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN2_W1C CVMX_SLI_PKT_OUT_BP_EN2_W1C_FUNC()</span>
<a name="l03073"></a>03073 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_OUT_BP_EN2_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l03074"></a>03074 {
<a name="l03075"></a>03075     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l03076"></a>03076         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUT_BP_EN2_W1C not supported on this chip\n&quot;</span>);
<a name="l03077"></a>03077     <span class="keywordflow">return</span> 0x0000000000029290ull;
<a name="l03078"></a>03078 }
<a name="l03079"></a>03079 <span class="preprocessor">#else</span>
<a name="l03080"></a><a class="code" href="cvmx-sli-defs_8h.html#abcafac4ab4b033c5596a3e4db0ca1289">03080</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN2_W1C (0x0000000000029290ull)</span>
<a name="l03081"></a>03081 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03082"></a>03082 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03083"></a>03083 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN2_W1S CVMX_SLI_PKT_OUT_BP_EN2_W1S_FUNC()</span>
<a name="l03084"></a>03084 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_OUT_BP_EN2_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l03085"></a>03085 {
<a name="l03086"></a>03086     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l03087"></a>03087         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUT_BP_EN2_W1S not supported on this chip\n&quot;</span>);
<a name="l03088"></a>03088     <span class="keywordflow">return</span> 0x0000000000029270ull;
<a name="l03089"></a>03089 }
<a name="l03090"></a>03090 <span class="preprocessor">#else</span>
<a name="l03091"></a><a class="code" href="cvmx-sli-defs_8h.html#ae9c44cf436e9a020aaa0501dac713516">03091</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN2_W1S (0x0000000000029270ull)</span>
<a name="l03092"></a>03092 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03093"></a>03093 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03094"></a>03094 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN_W1C CVMX_SLI_PKT_OUT_BP_EN_W1C_FUNC()</span>
<a name="l03095"></a>03095 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_OUT_BP_EN_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l03096"></a>03096 {
<a name="l03097"></a>03097     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l03098"></a>03098         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUT_BP_EN_W1C not supported on this chip\n&quot;</span>);
<a name="l03099"></a>03099     <span class="keywordflow">return</span> 0x0000000000029280ull;
<a name="l03100"></a>03100 }
<a name="l03101"></a>03101 <span class="preprocessor">#else</span>
<a name="l03102"></a><a class="code" href="cvmx-sli-defs_8h.html#a1b3a4e80427715377980748ee456661d">03102</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN_W1C (0x0000000000029280ull)</span>
<a name="l03103"></a>03103 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03104"></a>03104 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03105"></a>03105 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN_W1S CVMX_SLI_PKT_OUT_BP_EN_W1S_FUNC()</span>
<a name="l03106"></a>03106 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_OUT_BP_EN_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l03107"></a>03107 {
<a name="l03108"></a>03108     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l03109"></a>03109         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUT_BP_EN_W1S not supported on this chip\n&quot;</span>);
<a name="l03110"></a>03110     <span class="keywordflow">return</span> 0x0000000000029260ull;
<a name="l03111"></a>03111 }
<a name="l03112"></a>03112 <span class="preprocessor">#else</span>
<a name="l03113"></a><a class="code" href="cvmx-sli-defs_8h.html#a08ed41ab71b8fcfca887a71794792d8e">03113</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_BP_EN_W1S (0x0000000000029260ull)</span>
<a name="l03114"></a>03114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03115"></a>03115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03116"></a>03116 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_ENB CVMX_SLI_PKT_OUT_ENB_FUNC()</span>
<a name="l03117"></a>03117 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_OUT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l03118"></a>03118 {
<a name="l03119"></a>03119     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03120"></a>03120         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_OUT_ENB not supported on this chip\n&quot;</span>);
<a name="l03121"></a>03121     <span class="keywordflow">return</span> 0x0000000000001010ull;
<a name="l03122"></a>03122 }
<a name="l03123"></a>03123 <span class="preprocessor">#else</span>
<a name="l03124"></a><a class="code" href="cvmx-sli-defs_8h.html#a5e4b73d728e291128bd05abc16f8a069">03124</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_OUT_ENB (0x0000000000001010ull)</span>
<a name="l03125"></a>03125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03126"></a>03126 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03127"></a>03127 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_PCIE_PORT CVMX_SLI_PKT_PCIE_PORT_FUNC()</span>
<a name="l03128"></a>03128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_PCIE_PORT_FUNC(<span class="keywordtype">void</span>)
<a name="l03129"></a>03129 {
<a name="l03130"></a>03130     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03131"></a>03131         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_PCIE_PORT not supported on this chip\n&quot;</span>);
<a name="l03132"></a>03132     <span class="keywordflow">return</span> 0x00000000000010E0ull;
<a name="l03133"></a>03133 }
<a name="l03134"></a>03134 <span class="preprocessor">#else</span>
<a name="l03135"></a><a class="code" href="cvmx-sli-defs_8h.html#aa3eba6b232ce09652c442ea30774946b">03135</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_PCIE_PORT (0x00000000000010E0ull)</span>
<a name="l03136"></a>03136 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03137"></a>03137 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03138"></a>03138 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_PKIND_VALID CVMX_SLI_PKT_PKIND_VALID_FUNC()</span>
<a name="l03139"></a>03139 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_PKIND_VALID_FUNC(<span class="keywordtype">void</span>)
<a name="l03140"></a>03140 {
<a name="l03141"></a>03141     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l03142"></a>03142         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_PKIND_VALID not supported on this chip\n&quot;</span>);
<a name="l03143"></a>03143     <span class="keywordflow">return</span> 0x0000000000029190ull;
<a name="l03144"></a>03144 }
<a name="l03145"></a>03145 <span class="preprocessor">#else</span>
<a name="l03146"></a><a class="code" href="cvmx-sli-defs_8h.html#a68c2fb581d874e3667b34ef4439c1870">03146</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_PKIND_VALID (0x0000000000029190ull)</span>
<a name="l03147"></a>03147 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03148"></a>03148 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03149"></a>03149 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_PORT_IN_RST CVMX_SLI_PKT_PORT_IN_RST_FUNC()</span>
<a name="l03150"></a>03150 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_PORT_IN_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l03151"></a>03151 {
<a name="l03152"></a>03152     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03153"></a>03153         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_PORT_IN_RST not supported on this chip\n&quot;</span>);
<a name="l03154"></a>03154     <span class="keywordflow">return</span> 0x00000000000011F0ull;
<a name="l03155"></a>03155 }
<a name="l03156"></a>03156 <span class="preprocessor">#else</span>
<a name="l03157"></a><a class="code" href="cvmx-sli-defs_8h.html#a24b753794a48ce8517988d18348c675c">03157</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_PORT_IN_RST (0x00000000000011F0ull)</span>
<a name="l03158"></a>03158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03159"></a>03159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03160"></a>03160 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_RING_RST CVMX_SLI_PKT_RING_RST_FUNC()</span>
<a name="l03161"></a>03161 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aee219e098584efdb2d6fbcc6141276a6">CVMX_SLI_PKT_RING_RST_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03162"></a>03162 {
<a name="l03163"></a>03163     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03164"></a>03164         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03165"></a>03165             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03166"></a>03166                     <span class="keywordflow">return</span> 0x00000000000291E0ull;
<a name="l03167"></a>03167             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03168"></a>03168                     <span class="keywordflow">return</span> 0x00000000000011E0ull;
<a name="l03169"></a>03169         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03170"></a>03170         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03171"></a>03171             <span class="keywordflow">return</span> 0x00000000000291E0ull;
<a name="l03172"></a>03172             <span class="keywordflow">break</span>;
<a name="l03173"></a>03173 
<a name="l03174"></a>03174             <span class="keywordflow">break</span>;
<a name="l03175"></a>03175     }
<a name="l03176"></a>03176     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_RING_RST not supported on this chip\n&quot;</span>);
<a name="l03177"></a>03177     <span class="keywordflow">return</span> 0x00000000000291E0ull;
<a name="l03178"></a>03178 }
<a name="l03179"></a>03179 <span class="preprocessor">#else</span>
<a name="l03180"></a><a class="code" href="cvmx-sli-defs_8h.html#ac4838b150e14dc943e14ab10c4cdd7f7">03180</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_RING_RST CVMX_SLI_PKT_RING_RST_FUNC()</span>
<a name="l03181"></a><a class="code" href="cvmx-sli-defs_8h.html#aee219e098584efdb2d6fbcc6141276a6">03181</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aee219e098584efdb2d6fbcc6141276a6">CVMX_SLI_PKT_RING_RST_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03182"></a>03182 {
<a name="l03183"></a>03183     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03184"></a>03184         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03185"></a>03185             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03186"></a>03186                 <span class="keywordflow">return</span> 0x00000000000291E0ull;
<a name="l03187"></a>03187             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03188"></a>03188                 <span class="keywordflow">return</span> 0x00000000000011E0ull;
<a name="l03189"></a>03189         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03190"></a>03190         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03191"></a>03191             <span class="keywordflow">return</span> 0x00000000000291E0ull;
<a name="l03192"></a>03192 
<a name="l03193"></a>03193     }
<a name="l03194"></a>03194     <span class="keywordflow">return</span> 0x00000000000291E0ull;
<a name="l03195"></a>03195 }
<a name="l03196"></a>03196 <span class="preprocessor">#endif</span>
<a name="l03197"></a>03197 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03198"></a>03198 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_SLIST_ES CVMX_SLI_PKT_SLIST_ES_FUNC()</span>
<a name="l03199"></a>03199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_SLIST_ES_FUNC(<span class="keywordtype">void</span>)
<a name="l03200"></a>03200 {
<a name="l03201"></a>03201     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03202"></a>03202         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_SLIST_ES not supported on this chip\n&quot;</span>);
<a name="l03203"></a>03203     <span class="keywordflow">return</span> 0x0000000000001050ull;
<a name="l03204"></a>03204 }
<a name="l03205"></a>03205 <span class="preprocessor">#else</span>
<a name="l03206"></a><a class="code" href="cvmx-sli-defs_8h.html#a92f3ceb16d7f9c2ced37af44b562cd2b">03206</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_SLIST_ES (0x0000000000001050ull)</span>
<a name="l03207"></a>03207 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03208"></a>03208 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03209"></a>03209 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_SLIST_NS CVMX_SLI_PKT_SLIST_NS_FUNC()</span>
<a name="l03210"></a>03210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_SLIST_NS_FUNC(<span class="keywordtype">void</span>)
<a name="l03211"></a>03211 {
<a name="l03212"></a>03212     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03213"></a>03213         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_SLIST_NS not supported on this chip\n&quot;</span>);
<a name="l03214"></a>03214     <span class="keywordflow">return</span> 0x0000000000001040ull;
<a name="l03215"></a>03215 }
<a name="l03216"></a>03216 <span class="preprocessor">#else</span>
<a name="l03217"></a><a class="code" href="cvmx-sli-defs_8h.html#a34de902fc58030a84dca9900d616a902">03217</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_SLIST_NS (0x0000000000001040ull)</span>
<a name="l03218"></a>03218 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03219"></a>03219 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03220"></a>03220 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_SLIST_ROR CVMX_SLI_PKT_SLIST_ROR_FUNC()</span>
<a name="l03221"></a>03221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_SLIST_ROR_FUNC(<span class="keywordtype">void</span>)
<a name="l03222"></a>03222 {
<a name="l03223"></a>03223     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03224"></a>03224         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_SLIST_ROR not supported on this chip\n&quot;</span>);
<a name="l03225"></a>03225     <span class="keywordflow">return</span> 0x0000000000001030ull;
<a name="l03226"></a>03226 }
<a name="l03227"></a>03227 <span class="preprocessor">#else</span>
<a name="l03228"></a><a class="code" href="cvmx-sli-defs_8h.html#a858dc88d5f66c9033aa8d9f1e18c4598">03228</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_SLIST_ROR (0x0000000000001030ull)</span>
<a name="l03229"></a>03229 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03230"></a>03230 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03231"></a>03231 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_TIME_INT CVMX_SLI_PKT_TIME_INT_FUNC()</span>
<a name="l03232"></a>03232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a497c95fc071bf21383ab692011225718">CVMX_SLI_PKT_TIME_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03233"></a>03233 {
<a name="l03234"></a>03234     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03235"></a>03235         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03236"></a>03236         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03237"></a>03237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03238"></a>03238         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03239"></a>03239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03240"></a>03240         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03241"></a>03241             <span class="keywordflow">return</span> 0x0000000000001140ull;
<a name="l03242"></a>03242             <span class="keywordflow">break</span>;
<a name="l03243"></a>03243         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03244"></a>03244         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03245"></a>03245             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03246"></a>03246                     <span class="keywordflow">return</span> 0x0000000000029140ull;
<a name="l03247"></a>03247             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03248"></a>03248                     <span class="keywordflow">return</span> 0x0000000000001140ull;
<a name="l03249"></a>03249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03250"></a>03250             <span class="keywordflow">return</span> 0x0000000000029140ull;
<a name="l03251"></a>03251             <span class="keywordflow">break</span>;
<a name="l03252"></a>03252     }
<a name="l03253"></a>03253     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_TIME_INT not supported on this chip\n&quot;</span>);
<a name="l03254"></a>03254     <span class="keywordflow">return</span> 0x0000000000029140ull;
<a name="l03255"></a>03255 }
<a name="l03256"></a>03256 <span class="preprocessor">#else</span>
<a name="l03257"></a><a class="code" href="cvmx-sli-defs_8h.html#aaadefb451fd25eaf041636eb834b5dc2">03257</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_TIME_INT CVMX_SLI_PKT_TIME_INT_FUNC()</span>
<a name="l03258"></a><a class="code" href="cvmx-sli-defs_8h.html#a497c95fc071bf21383ab692011225718">03258</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a497c95fc071bf21383ab692011225718">CVMX_SLI_PKT_TIME_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03259"></a>03259 {
<a name="l03260"></a>03260     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03261"></a>03261         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03262"></a>03262         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03263"></a>03263         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03264"></a>03264         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03265"></a>03265         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03266"></a>03266         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03267"></a>03267             <span class="keywordflow">return</span> 0x0000000000001140ull;
<a name="l03268"></a>03268         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03269"></a>03269         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03270"></a>03270             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03271"></a>03271                 <span class="keywordflow">return</span> 0x0000000000029140ull;
<a name="l03272"></a>03272             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03273"></a>03273                 <span class="keywordflow">return</span> 0x0000000000001140ull;
<a name="l03274"></a>03274         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03275"></a>03275             <span class="keywordflow">return</span> 0x0000000000029140ull;
<a name="l03276"></a>03276     }
<a name="l03277"></a>03277     <span class="keywordflow">return</span> 0x0000000000029140ull;
<a name="l03278"></a>03278 }
<a name="l03279"></a>03279 <span class="preprocessor">#endif</span>
<a name="l03280"></a>03280 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03281"></a>03281 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_TIME_INT_ENB CVMX_SLI_PKT_TIME_INT_ENB_FUNC()</span>
<a name="l03282"></a>03282 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PKT_TIME_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l03283"></a>03283 {
<a name="l03284"></a>03284     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l03285"></a>03285         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PKT_TIME_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l03286"></a>03286     <span class="keywordflow">return</span> 0x0000000000001160ull;
<a name="l03287"></a>03287 }
<a name="l03288"></a>03288 <span class="preprocessor">#else</span>
<a name="l03289"></a><a class="code" href="cvmx-sli-defs_8h.html#a5f4e4a0a17b3b5ea81f07d5423e260ac">03289</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PKT_TIME_INT_ENB (0x0000000000001160ull)</span>
<a name="l03290"></a>03290 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03291"></a>03291 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03292"></a>03292 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aa0bdc691c4458a188098771c763873d7">CVMX_SLI_PORTX_PKIND</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l03293"></a>03293 {
<a name="l03294"></a>03294     <span class="keywordflow">if</span> (!(
<a name="l03295"></a>03295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l03296"></a>03296         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PORTX_PKIND(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l03297"></a>03297     <span class="keywordflow">return</span> 0x0000000000000800ull + ((offset) &amp; 31) * 16;
<a name="l03298"></a>03298 }
<a name="l03299"></a>03299 <span class="preprocessor">#else</span>
<a name="l03300"></a><a class="code" href="cvmx-sli-defs_8h.html#aa0bdc691c4458a188098771c763873d7">03300</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PORTX_PKIND(offset) (0x0000000000000800ull + ((offset) &amp; 31) * 16)</span>
<a name="l03301"></a>03301 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03302"></a>03302 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03303"></a>03303 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PP_PKT_CSR_CONTROL CVMX_SLI_PP_PKT_CSR_CONTROL_FUNC()</span>
<a name="l03304"></a>03304 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_PP_PKT_CSR_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l03305"></a>03305 {
<a name="l03306"></a>03306     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l03307"></a>03307         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_PP_PKT_CSR_CONTROL not supported on this chip\n&quot;</span>);
<a name="l03308"></a>03308     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000282D0ull);
<a name="l03309"></a>03309 }
<a name="l03310"></a>03310 <span class="preprocessor">#else</span>
<a name="l03311"></a><a class="code" href="cvmx-sli-defs_8h.html#a9ed0047af916007217cdae91d18e5a35">03311</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_PP_PKT_CSR_CONTROL (CVMX_ADD_IO_SEG(0x00011F00000282D0ull))</span>
<a name="l03312"></a>03312 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03313"></a>03313 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03314"></a>03314 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_S2C_END_MERGE CVMX_SLI_S2C_END_MERGE_FUNC()</span>
<a name="l03315"></a>03315 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a10f19051171adc73517eb70e6d32e167">CVMX_SLI_S2C_END_MERGE_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03316"></a>03316 {
<a name="l03317"></a>03317     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03318"></a>03318         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03319"></a>03319             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03320"></a>03320                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000025000ull);
<a name="l03321"></a>03321             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03322"></a>03322                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000015000ull);
<a name="l03323"></a>03323         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03324"></a>03324         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03325"></a>03325             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000025000ull);
<a name="l03326"></a>03326             <span class="keywordflow">break</span>;
<a name="l03327"></a>03327 
<a name="l03328"></a>03328             <span class="keywordflow">break</span>;
<a name="l03329"></a>03329     }
<a name="l03330"></a>03330     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_S2C_END_MERGE not supported on this chip\n&quot;</span>);
<a name="l03331"></a>03331     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000025000ull);
<a name="l03332"></a>03332 }
<a name="l03333"></a>03333 <span class="preprocessor">#else</span>
<a name="l03334"></a><a class="code" href="cvmx-sli-defs_8h.html#aa4e0bfc9f6a102203bcbd11da4402bab">03334</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_S2C_END_MERGE CVMX_SLI_S2C_END_MERGE_FUNC()</span>
<a name="l03335"></a><a class="code" href="cvmx-sli-defs_8h.html#a10f19051171adc73517eb70e6d32e167">03335</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a10f19051171adc73517eb70e6d32e167">CVMX_SLI_S2C_END_MERGE_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03336"></a>03336 {
<a name="l03337"></a>03337     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03338"></a>03338         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03339"></a>03339             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03340"></a>03340                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000025000ull);
<a name="l03341"></a>03341             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03342"></a>03342                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000015000ull);
<a name="l03343"></a>03343         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03344"></a>03344         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03345"></a>03345             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000025000ull);
<a name="l03346"></a>03346 
<a name="l03347"></a>03347     }
<a name="l03348"></a>03348     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000025000ull);
<a name="l03349"></a>03349 }
<a name="l03350"></a>03350 <span class="preprocessor">#endif</span>
<a name="l03351"></a>03351 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03352"></a>03352 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5bebda29b1eeee4561fb310a3e26e63a">CVMX_SLI_S2M_PORTX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l03353"></a>03353 {
<a name="l03354"></a>03354     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03355"></a>03355         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03356"></a>03356         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03357"></a>03357         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03358"></a>03358         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03359"></a>03359             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l03360"></a>03360                 <span class="keywordflow">return</span> 0x0000000000003D80ull + ((offset) &amp; 1) * 16;
<a name="l03361"></a>03361             <span class="keywordflow">break</span>;
<a name="l03362"></a>03362         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03363"></a>03363             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l03364"></a>03364                 <span class="keywordflow">return</span> 0x0000000000003D80ull + ((offset) &amp; 3) * 16;
<a name="l03365"></a>03365             <span class="keywordflow">break</span>;
<a name="l03366"></a>03366         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03367"></a>03367             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l03368"></a>03368                 <span class="keywordflow">return</span> 0x0000000000013D80ull + ((offset) &amp; 3) * 16;
<a name="l03369"></a>03369             <span class="keywordflow">break</span>;
<a name="l03370"></a>03370         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03371"></a>03371         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03372"></a>03372             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03373"></a>03373                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l03374"></a>03374                     <span class="keywordflow">return</span> 0x0000000000023D80ull + ((offset) &amp; 3) * 16;
<a name="l03375"></a>03375             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03376"></a>03376                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l03377"></a>03377                     <span class="keywordflow">return</span> 0x0000000000003D80ull + ((offset) &amp; 3) * 16;
<a name="l03378"></a>03378         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03379"></a>03379             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l03380"></a>03380                 <span class="keywordflow">return</span> 0x0000000000023D80ull + ((offset) &amp; 3) * 16;
<a name="l03381"></a>03381             <span class="keywordflow">break</span>;
<a name="l03382"></a>03382     }
<a name="l03383"></a>03383     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_S2M_PORTX_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l03384"></a>03384     <span class="keywordflow">return</span> 0x0000000000023D80ull + ((offset) &amp; 3) * 16;
<a name="l03385"></a>03385 }
<a name="l03386"></a>03386 <span class="preprocessor">#else</span>
<a name="l03387"></a><a class="code" href="cvmx-sli-defs_8h.html#a5bebda29b1eeee4561fb310a3e26e63a">03387</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a5bebda29b1eeee4561fb310a3e26e63a">CVMX_SLI_S2M_PORTX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l03388"></a>03388 {
<a name="l03389"></a>03389     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03390"></a>03390         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03391"></a>03391         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03392"></a>03392         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03393"></a>03393         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03394"></a>03394             <span class="keywordflow">return</span> 0x0000000000003D80ull + (offset) * 16;
<a name="l03395"></a>03395         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03396"></a>03396             <span class="keywordflow">return</span> 0x0000000000003D80ull + (offset) * 16;
<a name="l03397"></a>03397         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03398"></a>03398             <span class="keywordflow">return</span> 0x0000000000013D80ull + (offset) * 16;
<a name="l03399"></a>03399         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03400"></a>03400         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03401"></a>03401             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03402"></a>03402                 <span class="keywordflow">return</span> 0x0000000000023D80ull + (offset) * 16;
<a name="l03403"></a>03403             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03404"></a>03404                 <span class="keywordflow">return</span> 0x0000000000003D80ull + (offset) * 16;
<a name="l03405"></a>03405         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03406"></a>03406             <span class="keywordflow">return</span> 0x0000000000023D80ull + (offset) * 16;
<a name="l03407"></a>03407     }
<a name="l03408"></a>03408     <span class="keywordflow">return</span> 0x0000000000023D80ull + (offset) * 16;
<a name="l03409"></a>03409 }
<a name="l03410"></a>03410 <span class="preprocessor">#endif</span>
<a name="l03411"></a>03411 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03412"></a>03412 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_SCRATCH_1 CVMX_SLI_SCRATCH_1_FUNC()</span>
<a name="l03413"></a>03413 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ac314360c2e53fb7333b169e2587a8c9f">CVMX_SLI_SCRATCH_1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03414"></a>03414 {
<a name="l03415"></a>03415     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03416"></a>03416         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03417"></a>03417         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03418"></a>03418         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03419"></a>03419         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03420"></a>03420         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03421"></a>03421         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03422"></a>03422             <span class="keywordflow">return</span> 0x00000000000003C0ull;
<a name="l03423"></a>03423             <span class="keywordflow">break</span>;
<a name="l03424"></a>03424         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03425"></a>03425         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03426"></a>03426             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03427"></a>03427                     <span class="keywordflow">return</span> 0x00000000000283C0ull;
<a name="l03428"></a>03428             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03429"></a>03429                     <span class="keywordflow">return</span> 0x00000000000003C0ull;
<a name="l03430"></a>03430         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03431"></a>03431             <span class="keywordflow">return</span> 0x00000000000283C0ull;
<a name="l03432"></a>03432             <span class="keywordflow">break</span>;
<a name="l03433"></a>03433     }
<a name="l03434"></a>03434     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_SCRATCH_1 not supported on this chip\n&quot;</span>);
<a name="l03435"></a>03435     <span class="keywordflow">return</span> 0x00000000000283C0ull;
<a name="l03436"></a>03436 }
<a name="l03437"></a>03437 <span class="preprocessor">#else</span>
<a name="l03438"></a><a class="code" href="cvmx-sli-defs_8h.html#a5ea6b59254430d44a96ad57d851e7cd2">03438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_SCRATCH_1 CVMX_SLI_SCRATCH_1_FUNC()</span>
<a name="l03439"></a><a class="code" href="cvmx-sli-defs_8h.html#ac314360c2e53fb7333b169e2587a8c9f">03439</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ac314360c2e53fb7333b169e2587a8c9f">CVMX_SLI_SCRATCH_1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03440"></a>03440 {
<a name="l03441"></a>03441     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03442"></a>03442         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03443"></a>03443         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03444"></a>03444         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03445"></a>03445         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03446"></a>03446         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03447"></a>03447         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03448"></a>03448             <span class="keywordflow">return</span> 0x00000000000003C0ull;
<a name="l03449"></a>03449         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03450"></a>03450         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03451"></a>03451             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03452"></a>03452                 <span class="keywordflow">return</span> 0x00000000000283C0ull;
<a name="l03453"></a>03453             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03454"></a>03454                 <span class="keywordflow">return</span> 0x00000000000003C0ull;
<a name="l03455"></a>03455         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03456"></a>03456             <span class="keywordflow">return</span> 0x00000000000283C0ull;
<a name="l03457"></a>03457     }
<a name="l03458"></a>03458     <span class="keywordflow">return</span> 0x00000000000283C0ull;
<a name="l03459"></a>03459 }
<a name="l03460"></a>03460 <span class="preprocessor">#endif</span>
<a name="l03461"></a>03461 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03462"></a>03462 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_SCRATCH_2 CVMX_SLI_SCRATCH_2_FUNC()</span>
<a name="l03463"></a>03463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4c858bddb354bfe00da7fa40a9ab9239">CVMX_SLI_SCRATCH_2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03464"></a>03464 {
<a name="l03465"></a>03465     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03466"></a>03466         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03467"></a>03467         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03468"></a>03468         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03469"></a>03469         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03470"></a>03470         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03471"></a>03471         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03472"></a>03472             <span class="keywordflow">return</span> 0x00000000000003D0ull;
<a name="l03473"></a>03473             <span class="keywordflow">break</span>;
<a name="l03474"></a>03474         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03475"></a>03475         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03476"></a>03476             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03477"></a>03477                     <span class="keywordflow">return</span> 0x00000000000283D0ull;
<a name="l03478"></a>03478             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03479"></a>03479                     <span class="keywordflow">return</span> 0x00000000000003D0ull;
<a name="l03480"></a>03480         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03481"></a>03481             <span class="keywordflow">return</span> 0x00000000000283D0ull;
<a name="l03482"></a>03482             <span class="keywordflow">break</span>;
<a name="l03483"></a>03483     }
<a name="l03484"></a>03484     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_SCRATCH_2 not supported on this chip\n&quot;</span>);
<a name="l03485"></a>03485     <span class="keywordflow">return</span> 0x00000000000283D0ull;
<a name="l03486"></a>03486 }
<a name="l03487"></a>03487 <span class="preprocessor">#else</span>
<a name="l03488"></a><a class="code" href="cvmx-sli-defs_8h.html#ac71d071beb978dfda163bfef3397271a">03488</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_SCRATCH_2 CVMX_SLI_SCRATCH_2_FUNC()</span>
<a name="l03489"></a><a class="code" href="cvmx-sli-defs_8h.html#a4c858bddb354bfe00da7fa40a9ab9239">03489</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a4c858bddb354bfe00da7fa40a9ab9239">CVMX_SLI_SCRATCH_2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03490"></a>03490 {
<a name="l03491"></a>03491     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03492"></a>03492         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03493"></a>03493         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03494"></a>03494         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03495"></a>03495         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03496"></a>03496         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03497"></a>03497         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03498"></a>03498             <span class="keywordflow">return</span> 0x00000000000003D0ull;
<a name="l03499"></a>03499         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03500"></a>03500         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03501"></a>03501             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03502"></a>03502                 <span class="keywordflow">return</span> 0x00000000000283D0ull;
<a name="l03503"></a>03503             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03504"></a>03504                 <span class="keywordflow">return</span> 0x00000000000003D0ull;
<a name="l03505"></a>03505         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03506"></a>03506             <span class="keywordflow">return</span> 0x00000000000283D0ull;
<a name="l03507"></a>03507     }
<a name="l03508"></a>03508     <span class="keywordflow">return</span> 0x00000000000283D0ull;
<a name="l03509"></a>03509 }
<a name="l03510"></a>03510 <span class="preprocessor">#endif</span>
<a name="l03511"></a>03511 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03512"></a>03512 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_STATE1 CVMX_SLI_STATE1_FUNC()</span>
<a name="l03513"></a>03513 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a9d212f73f288f9e01e0dde3508341679">CVMX_SLI_STATE1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03514"></a>03514 {
<a name="l03515"></a>03515     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03516"></a>03516         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03517"></a>03517         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03518"></a>03518         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03519"></a>03519         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03520"></a>03520         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03521"></a>03521         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03522"></a>03522             <span class="keywordflow">return</span> 0x0000000000000620ull;
<a name="l03523"></a>03523             <span class="keywordflow">break</span>;
<a name="l03524"></a>03524         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03525"></a>03525         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03526"></a>03526             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03527"></a>03527                     <span class="keywordflow">return</span> 0x0000000000028620ull;
<a name="l03528"></a>03528             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03529"></a>03529                     <span class="keywordflow">return</span> 0x0000000000000620ull;
<a name="l03530"></a>03530         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03531"></a>03531             <span class="keywordflow">return</span> 0x0000000000028620ull;
<a name="l03532"></a>03532             <span class="keywordflow">break</span>;
<a name="l03533"></a>03533     }
<a name="l03534"></a>03534     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_STATE1 not supported on this chip\n&quot;</span>);
<a name="l03535"></a>03535     <span class="keywordflow">return</span> 0x0000000000028620ull;
<a name="l03536"></a>03536 }
<a name="l03537"></a>03537 <span class="preprocessor">#else</span>
<a name="l03538"></a><a class="code" href="cvmx-sli-defs_8h.html#a818ffcfd76898d1f058ac11c52cbfbd1">03538</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_STATE1 CVMX_SLI_STATE1_FUNC()</span>
<a name="l03539"></a><a class="code" href="cvmx-sli-defs_8h.html#a9d212f73f288f9e01e0dde3508341679">03539</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a9d212f73f288f9e01e0dde3508341679">CVMX_SLI_STATE1_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03540"></a>03540 {
<a name="l03541"></a>03541     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03542"></a>03542         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03543"></a>03543         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03544"></a>03544         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03545"></a>03545         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03546"></a>03546         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03547"></a>03547         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03548"></a>03548             <span class="keywordflow">return</span> 0x0000000000000620ull;
<a name="l03549"></a>03549         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03550"></a>03550         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03551"></a>03551             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03552"></a>03552                 <span class="keywordflow">return</span> 0x0000000000028620ull;
<a name="l03553"></a>03553             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03554"></a>03554                 <span class="keywordflow">return</span> 0x0000000000000620ull;
<a name="l03555"></a>03555         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03556"></a>03556             <span class="keywordflow">return</span> 0x0000000000028620ull;
<a name="l03557"></a>03557     }
<a name="l03558"></a>03558     <span class="keywordflow">return</span> 0x0000000000028620ull;
<a name="l03559"></a>03559 }
<a name="l03560"></a>03560 <span class="preprocessor">#endif</span>
<a name="l03561"></a>03561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03562"></a>03562 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_STATE2 CVMX_SLI_STATE2_FUNC()</span>
<a name="l03563"></a>03563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ad219703f15e6a72e173ac8d1899b547a">CVMX_SLI_STATE2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03564"></a>03564 {
<a name="l03565"></a>03565     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03566"></a>03566         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03567"></a>03567         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03568"></a>03568         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03569"></a>03569         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03570"></a>03570         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03571"></a>03571         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03572"></a>03572             <span class="keywordflow">return</span> 0x0000000000000630ull;
<a name="l03573"></a>03573             <span class="keywordflow">break</span>;
<a name="l03574"></a>03574         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03575"></a>03575         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03576"></a>03576             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03577"></a>03577                     <span class="keywordflow">return</span> 0x0000000000028630ull;
<a name="l03578"></a>03578             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03579"></a>03579                     <span class="keywordflow">return</span> 0x0000000000000630ull;
<a name="l03580"></a>03580         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03581"></a>03581             <span class="keywordflow">return</span> 0x0000000000028630ull;
<a name="l03582"></a>03582             <span class="keywordflow">break</span>;
<a name="l03583"></a>03583     }
<a name="l03584"></a>03584     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_STATE2 not supported on this chip\n&quot;</span>);
<a name="l03585"></a>03585     <span class="keywordflow">return</span> 0x0000000000028630ull;
<a name="l03586"></a>03586 }
<a name="l03587"></a>03587 <span class="preprocessor">#else</span>
<a name="l03588"></a><a class="code" href="cvmx-sli-defs_8h.html#a81c64e03bfa1fa69700c6ed3f8d505ae">03588</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_STATE2 CVMX_SLI_STATE2_FUNC()</span>
<a name="l03589"></a><a class="code" href="cvmx-sli-defs_8h.html#ad219703f15e6a72e173ac8d1899b547a">03589</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#ad219703f15e6a72e173ac8d1899b547a">CVMX_SLI_STATE2_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03590"></a>03590 {
<a name="l03591"></a>03591     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03592"></a>03592         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03593"></a>03593         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03594"></a>03594         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03595"></a>03595         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03596"></a>03596         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03597"></a>03597         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03598"></a>03598             <span class="keywordflow">return</span> 0x0000000000000630ull;
<a name="l03599"></a>03599         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03600"></a>03600         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03601"></a>03601             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03602"></a>03602                 <span class="keywordflow">return</span> 0x0000000000028630ull;
<a name="l03603"></a>03603             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03604"></a>03604                 <span class="keywordflow">return</span> 0x0000000000000630ull;
<a name="l03605"></a>03605         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03606"></a>03606             <span class="keywordflow">return</span> 0x0000000000028630ull;
<a name="l03607"></a>03607     }
<a name="l03608"></a>03608     <span class="keywordflow">return</span> 0x0000000000028630ull;
<a name="l03609"></a>03609 }
<a name="l03610"></a>03610 <span class="preprocessor">#endif</span>
<a name="l03611"></a>03611 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03612"></a>03612 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_STATE3 CVMX_SLI_STATE3_FUNC()</span>
<a name="l03613"></a>03613 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aefb2260852f0f3ac60c82d5e4d384f78">CVMX_SLI_STATE3_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03614"></a>03614 {
<a name="l03615"></a>03615     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03616"></a>03616         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03617"></a>03617         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03618"></a>03618         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03619"></a>03619         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03620"></a>03620         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03621"></a>03621         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03622"></a>03622             <span class="keywordflow">return</span> 0x0000000000000640ull;
<a name="l03623"></a>03623             <span class="keywordflow">break</span>;
<a name="l03624"></a>03624         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03625"></a>03625         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03626"></a>03626             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03627"></a>03627                     <span class="keywordflow">return</span> 0x0000000000028640ull;
<a name="l03628"></a>03628             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03629"></a>03629                     <span class="keywordflow">return</span> 0x0000000000000640ull;
<a name="l03630"></a>03630         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03631"></a>03631             <span class="keywordflow">return</span> 0x0000000000028640ull;
<a name="l03632"></a>03632             <span class="keywordflow">break</span>;
<a name="l03633"></a>03633     }
<a name="l03634"></a>03634     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_STATE3 not supported on this chip\n&quot;</span>);
<a name="l03635"></a>03635     <span class="keywordflow">return</span> 0x0000000000028640ull;
<a name="l03636"></a>03636 }
<a name="l03637"></a>03637 <span class="preprocessor">#else</span>
<a name="l03638"></a><a class="code" href="cvmx-sli-defs_8h.html#a2bca2cef61403fd18fa00661451c7be9">03638</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_STATE3 CVMX_SLI_STATE3_FUNC()</span>
<a name="l03639"></a><a class="code" href="cvmx-sli-defs_8h.html#aefb2260852f0f3ac60c82d5e4d384f78">03639</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#aefb2260852f0f3ac60c82d5e4d384f78">CVMX_SLI_STATE3_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03640"></a>03640 {
<a name="l03641"></a>03641     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03642"></a>03642         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03643"></a>03643         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03644"></a>03644         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03645"></a>03645         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03646"></a>03646         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03647"></a>03647         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03648"></a>03648             <span class="keywordflow">return</span> 0x0000000000000640ull;
<a name="l03649"></a>03649         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03650"></a>03650         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03651"></a>03651             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03652"></a>03652                 <span class="keywordflow">return</span> 0x0000000000028640ull;
<a name="l03653"></a>03653             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03654"></a>03654                 <span class="keywordflow">return</span> 0x0000000000000640ull;
<a name="l03655"></a>03655         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03656"></a>03656             <span class="keywordflow">return</span> 0x0000000000028640ull;
<a name="l03657"></a>03657     }
<a name="l03658"></a>03658     <span class="keywordflow">return</span> 0x0000000000028640ull;
<a name="l03659"></a>03659 }
<a name="l03660"></a>03660 <span class="preprocessor">#endif</span>
<a name="l03661"></a>03661 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03662"></a>03662 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_TX_PIPE CVMX_SLI_TX_PIPE_FUNC()</span>
<a name="l03663"></a>03663 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_SLI_TX_PIPE_FUNC(<span class="keywordtype">void</span>)
<a name="l03664"></a>03664 {
<a name="l03665"></a>03665     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l03666"></a>03666         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_TX_PIPE not supported on this chip\n&quot;</span>);
<a name="l03667"></a>03667     <span class="keywordflow">return</span> 0x0000000000001230ull;
<a name="l03668"></a>03668 }
<a name="l03669"></a>03669 <span class="preprocessor">#else</span>
<a name="l03670"></a><a class="code" href="cvmx-sli-defs_8h.html#ab96bd280b684f96caf54b3f3db44fbdb">03670</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_TX_PIPE (0x0000000000001230ull)</span>
<a name="l03671"></a>03671 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l03672"></a>03672 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03673"></a>03673 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WINDOW_CTL CVMX_SLI_WINDOW_CTL_FUNC()</span>
<a name="l03674"></a>03674 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a6d1b64517c2a444bdbc2b27ea9b02e0b">CVMX_SLI_WINDOW_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03675"></a>03675 {
<a name="l03676"></a>03676     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03677"></a>03677         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03678"></a>03678         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03679"></a>03679         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03680"></a>03680         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03681"></a>03681         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03682"></a>03682         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03683"></a>03683             <span class="keywordflow">return</span> 0x00000000000002E0ull;
<a name="l03684"></a>03684             <span class="keywordflow">break</span>;
<a name="l03685"></a>03685         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03686"></a>03686         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03687"></a>03687             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03688"></a>03688                     <span class="keywordflow">return</span> 0x00000000000282E0ull;
<a name="l03689"></a>03689             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03690"></a>03690                     <span class="keywordflow">return</span> 0x00000000000002E0ull;
<a name="l03691"></a>03691         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03692"></a>03692             <span class="keywordflow">return</span> 0x00000000000282E0ull;
<a name="l03693"></a>03693             <span class="keywordflow">break</span>;
<a name="l03694"></a>03694     }
<a name="l03695"></a>03695     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_WINDOW_CTL not supported on this chip\n&quot;</span>);
<a name="l03696"></a>03696     <span class="keywordflow">return</span> 0x00000000000282E0ull;
<a name="l03697"></a>03697 }
<a name="l03698"></a>03698 <span class="preprocessor">#else</span>
<a name="l03699"></a><a class="code" href="cvmx-sli-defs_8h.html#a261e00ce1675c6e99ff1d9a62f9b03f9">03699</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WINDOW_CTL CVMX_SLI_WINDOW_CTL_FUNC()</span>
<a name="l03700"></a><a class="code" href="cvmx-sli-defs_8h.html#a6d1b64517c2a444bdbc2b27ea9b02e0b">03700</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a6d1b64517c2a444bdbc2b27ea9b02e0b">CVMX_SLI_WINDOW_CTL_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03701"></a>03701 {
<a name="l03702"></a>03702     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03703"></a>03703         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03704"></a>03704         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03705"></a>03705         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03706"></a>03706         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03707"></a>03707         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03708"></a>03708         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03709"></a>03709             <span class="keywordflow">return</span> 0x00000000000002E0ull;
<a name="l03710"></a>03710         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03711"></a>03711         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03712"></a>03712             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03713"></a>03713                 <span class="keywordflow">return</span> 0x00000000000282E0ull;
<a name="l03714"></a>03714             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03715"></a>03715                 <span class="keywordflow">return</span> 0x00000000000002E0ull;
<a name="l03716"></a>03716         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03717"></a>03717             <span class="keywordflow">return</span> 0x00000000000282E0ull;
<a name="l03718"></a>03718     }
<a name="l03719"></a>03719     <span class="keywordflow">return</span> 0x00000000000282E0ull;
<a name="l03720"></a>03720 }
<a name="l03721"></a>03721 <span class="preprocessor">#endif</span>
<a name="l03722"></a>03722 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03723"></a>03723 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_RD_ADDR CVMX_SLI_WIN_RD_ADDR_FUNC()</span>
<a name="l03724"></a>03724 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#af536e10abcf6df5fd380019625608cb6">CVMX_SLI_WIN_RD_ADDR_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03725"></a>03725 {
<a name="l03726"></a>03726     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03727"></a>03727         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03728"></a>03728         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03729"></a>03729         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03730"></a>03730         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03731"></a>03731         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03732"></a>03732         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03733"></a>03733             <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l03734"></a>03734             <span class="keywordflow">break</span>;
<a name="l03735"></a>03735         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03736"></a>03736         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03737"></a>03737             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03738"></a>03738                     <span class="keywordflow">return</span> 0x0000000000020010ull;
<a name="l03739"></a>03739             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03740"></a>03740                     <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l03741"></a>03741         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03742"></a>03742             <span class="keywordflow">return</span> 0x0000000000020010ull;
<a name="l03743"></a>03743             <span class="keywordflow">break</span>;
<a name="l03744"></a>03744     }
<a name="l03745"></a>03745     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_WIN_RD_ADDR not supported on this chip\n&quot;</span>);
<a name="l03746"></a>03746     <span class="keywordflow">return</span> 0x0000000000020010ull;
<a name="l03747"></a>03747 }
<a name="l03748"></a>03748 <span class="preprocessor">#else</span>
<a name="l03749"></a><a class="code" href="cvmx-sli-defs_8h.html#a83457d25c6a06438300bc1ae22c57018">03749</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_RD_ADDR CVMX_SLI_WIN_RD_ADDR_FUNC()</span>
<a name="l03750"></a><a class="code" href="cvmx-sli-defs_8h.html#af536e10abcf6df5fd380019625608cb6">03750</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#af536e10abcf6df5fd380019625608cb6">CVMX_SLI_WIN_RD_ADDR_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03751"></a>03751 {
<a name="l03752"></a>03752     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03753"></a>03753         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03754"></a>03754         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03755"></a>03755         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03756"></a>03756         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03757"></a>03757         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03758"></a>03758         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03759"></a>03759             <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l03760"></a>03760         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03761"></a>03761         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03762"></a>03762             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03763"></a>03763                 <span class="keywordflow">return</span> 0x0000000000020010ull;
<a name="l03764"></a>03764             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03765"></a>03765                 <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l03766"></a>03766         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03767"></a>03767             <span class="keywordflow">return</span> 0x0000000000020010ull;
<a name="l03768"></a>03768     }
<a name="l03769"></a>03769     <span class="keywordflow">return</span> 0x0000000000020010ull;
<a name="l03770"></a>03770 }
<a name="l03771"></a>03771 <span class="preprocessor">#endif</span>
<a name="l03772"></a>03772 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03773"></a>03773 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_RD_DATA CVMX_SLI_WIN_RD_DATA_FUNC()</span>
<a name="l03774"></a>03774 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#abaf0946a91ed24bc65582450e0e7078b">CVMX_SLI_WIN_RD_DATA_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03775"></a>03775 {
<a name="l03776"></a>03776     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03777"></a>03777         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03778"></a>03778         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03779"></a>03779         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03780"></a>03780         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03781"></a>03781         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03782"></a>03782         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03783"></a>03783             <span class="keywordflow">return</span> 0x0000000000000040ull;
<a name="l03784"></a>03784             <span class="keywordflow">break</span>;
<a name="l03785"></a>03785         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03786"></a>03786         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03787"></a>03787             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03788"></a>03788                     <span class="keywordflow">return</span> 0x0000000000020040ull;
<a name="l03789"></a>03789             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03790"></a>03790                     <span class="keywordflow">return</span> 0x0000000000000040ull;
<a name="l03791"></a>03791         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03792"></a>03792             <span class="keywordflow">return</span> 0x0000000000020040ull;
<a name="l03793"></a>03793             <span class="keywordflow">break</span>;
<a name="l03794"></a>03794     }
<a name="l03795"></a>03795     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_WIN_RD_DATA not supported on this chip\n&quot;</span>);
<a name="l03796"></a>03796     <span class="keywordflow">return</span> 0x0000000000020040ull;
<a name="l03797"></a>03797 }
<a name="l03798"></a>03798 <span class="preprocessor">#else</span>
<a name="l03799"></a><a class="code" href="cvmx-sli-defs_8h.html#a97c6e709e5b2460c72b441de3d94aef9">03799</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_RD_DATA CVMX_SLI_WIN_RD_DATA_FUNC()</span>
<a name="l03800"></a><a class="code" href="cvmx-sli-defs_8h.html#abaf0946a91ed24bc65582450e0e7078b">03800</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#abaf0946a91ed24bc65582450e0e7078b">CVMX_SLI_WIN_RD_DATA_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03801"></a>03801 {
<a name="l03802"></a>03802     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03803"></a>03803         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03804"></a>03804         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03805"></a>03805         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03806"></a>03806         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03807"></a>03807         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03808"></a>03808         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03809"></a>03809             <span class="keywordflow">return</span> 0x0000000000000040ull;
<a name="l03810"></a>03810         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03811"></a>03811         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03812"></a>03812             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03813"></a>03813                 <span class="keywordflow">return</span> 0x0000000000020040ull;
<a name="l03814"></a>03814             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03815"></a>03815                 <span class="keywordflow">return</span> 0x0000000000000040ull;
<a name="l03816"></a>03816         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03817"></a>03817             <span class="keywordflow">return</span> 0x0000000000020040ull;
<a name="l03818"></a>03818     }
<a name="l03819"></a>03819     <span class="keywordflow">return</span> 0x0000000000020040ull;
<a name="l03820"></a>03820 }
<a name="l03821"></a>03821 <span class="preprocessor">#endif</span>
<a name="l03822"></a>03822 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03823"></a>03823 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_WR_ADDR CVMX_SLI_WIN_WR_ADDR_FUNC()</span>
<a name="l03824"></a>03824 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a61439b86ad63810fcbae45f9bf13f5be">CVMX_SLI_WIN_WR_ADDR_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03825"></a>03825 {
<a name="l03826"></a>03826     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03827"></a>03827         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03828"></a>03828         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03829"></a>03829         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03830"></a>03830         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03831"></a>03831         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03832"></a>03832         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03833"></a>03833             <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l03834"></a>03834             <span class="keywordflow">break</span>;
<a name="l03835"></a>03835         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03836"></a>03836         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03837"></a>03837             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03838"></a>03838                     <span class="keywordflow">return</span> 0x0000000000020000ull;
<a name="l03839"></a>03839             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03840"></a>03840                     <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l03841"></a>03841         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03842"></a>03842             <span class="keywordflow">return</span> 0x0000000000020000ull;
<a name="l03843"></a>03843             <span class="keywordflow">break</span>;
<a name="l03844"></a>03844     }
<a name="l03845"></a>03845     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_WIN_WR_ADDR not supported on this chip\n&quot;</span>);
<a name="l03846"></a>03846     <span class="keywordflow">return</span> 0x0000000000020000ull;
<a name="l03847"></a>03847 }
<a name="l03848"></a>03848 <span class="preprocessor">#else</span>
<a name="l03849"></a><a class="code" href="cvmx-sli-defs_8h.html#a15f64f57e1a9694c237829cc947aba97">03849</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_WR_ADDR CVMX_SLI_WIN_WR_ADDR_FUNC()</span>
<a name="l03850"></a><a class="code" href="cvmx-sli-defs_8h.html#a61439b86ad63810fcbae45f9bf13f5be">03850</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a61439b86ad63810fcbae45f9bf13f5be">CVMX_SLI_WIN_WR_ADDR_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03851"></a>03851 {
<a name="l03852"></a>03852     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03853"></a>03853         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03854"></a>03854         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03855"></a>03855         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03856"></a>03856         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03857"></a>03857         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03858"></a>03858         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03859"></a>03859             <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l03860"></a>03860         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03861"></a>03861         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03862"></a>03862             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03863"></a>03863                 <span class="keywordflow">return</span> 0x0000000000020000ull;
<a name="l03864"></a>03864             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03865"></a>03865                 <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l03866"></a>03866         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03867"></a>03867             <span class="keywordflow">return</span> 0x0000000000020000ull;
<a name="l03868"></a>03868     }
<a name="l03869"></a>03869     <span class="keywordflow">return</span> 0x0000000000020000ull;
<a name="l03870"></a>03870 }
<a name="l03871"></a>03871 <span class="preprocessor">#endif</span>
<a name="l03872"></a>03872 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03873"></a>03873 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_WR_DATA CVMX_SLI_WIN_WR_DATA_FUNC()</span>
<a name="l03874"></a>03874 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a703301fb089f9fc5f783dcab6a2687fb">CVMX_SLI_WIN_WR_DATA_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03875"></a>03875 {
<a name="l03876"></a>03876     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03877"></a>03877         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03878"></a>03878         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03879"></a>03879         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03880"></a>03880         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03881"></a>03881         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03882"></a>03882         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03883"></a>03883             <span class="keywordflow">return</span> 0x0000000000000020ull;
<a name="l03884"></a>03884             <span class="keywordflow">break</span>;
<a name="l03885"></a>03885         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03886"></a>03886         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03887"></a>03887             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03888"></a>03888                     <span class="keywordflow">return</span> 0x0000000000020020ull;
<a name="l03889"></a>03889             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03890"></a>03890                     <span class="keywordflow">return</span> 0x0000000000000020ull;
<a name="l03891"></a>03891         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03892"></a>03892             <span class="keywordflow">return</span> 0x0000000000020020ull;
<a name="l03893"></a>03893             <span class="keywordflow">break</span>;
<a name="l03894"></a>03894     }
<a name="l03895"></a>03895     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_WIN_WR_DATA not supported on this chip\n&quot;</span>);
<a name="l03896"></a>03896     <span class="keywordflow">return</span> 0x0000000000020020ull;
<a name="l03897"></a>03897 }
<a name="l03898"></a>03898 <span class="preprocessor">#else</span>
<a name="l03899"></a><a class="code" href="cvmx-sli-defs_8h.html#aecf334b5284a53787ad0813141367e66">03899</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_WR_DATA CVMX_SLI_WIN_WR_DATA_FUNC()</span>
<a name="l03900"></a><a class="code" href="cvmx-sli-defs_8h.html#a703301fb089f9fc5f783dcab6a2687fb">03900</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a703301fb089f9fc5f783dcab6a2687fb">CVMX_SLI_WIN_WR_DATA_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03901"></a>03901 {
<a name="l03902"></a>03902     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03903"></a>03903         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03904"></a>03904         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03905"></a>03905         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03906"></a>03906         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03907"></a>03907         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03908"></a>03908         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03909"></a>03909             <span class="keywordflow">return</span> 0x0000000000000020ull;
<a name="l03910"></a>03910         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03911"></a>03911         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03912"></a>03912             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03913"></a>03913                 <span class="keywordflow">return</span> 0x0000000000020020ull;
<a name="l03914"></a>03914             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03915"></a>03915                 <span class="keywordflow">return</span> 0x0000000000000020ull;
<a name="l03916"></a>03916         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03917"></a>03917             <span class="keywordflow">return</span> 0x0000000000020020ull;
<a name="l03918"></a>03918     }
<a name="l03919"></a>03919     <span class="keywordflow">return</span> 0x0000000000020020ull;
<a name="l03920"></a>03920 }
<a name="l03921"></a>03921 <span class="preprocessor">#endif</span>
<a name="l03922"></a>03922 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l03923"></a>03923 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_WR_MASK CVMX_SLI_WIN_WR_MASK_FUNC()</span>
<a name="l03924"></a>03924 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a63d0d70bc73f8b8f64ae0c514591af03">CVMX_SLI_WIN_WR_MASK_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03925"></a>03925 {
<a name="l03926"></a>03926     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03927"></a>03927         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03928"></a>03928         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03929"></a>03929         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03930"></a>03930         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03931"></a>03931         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03932"></a>03932         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03933"></a>03933             <span class="keywordflow">return</span> 0x0000000000000030ull;
<a name="l03934"></a>03934             <span class="keywordflow">break</span>;
<a name="l03935"></a>03935         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03936"></a>03936         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03937"></a>03937             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03938"></a>03938                     <span class="keywordflow">return</span> 0x0000000000020030ull;
<a name="l03939"></a>03939             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03940"></a>03940                     <span class="keywordflow">return</span> 0x0000000000000030ull;
<a name="l03941"></a>03941         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03942"></a>03942             <span class="keywordflow">return</span> 0x0000000000020030ull;
<a name="l03943"></a>03943             <span class="keywordflow">break</span>;
<a name="l03944"></a>03944     }
<a name="l03945"></a>03945     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SLI_WIN_WR_MASK not supported on this chip\n&quot;</span>);
<a name="l03946"></a>03946     <span class="keywordflow">return</span> 0x0000000000020030ull;
<a name="l03947"></a>03947 }
<a name="l03948"></a>03948 <span class="preprocessor">#else</span>
<a name="l03949"></a><a class="code" href="cvmx-sli-defs_8h.html#a435f827d9a30487c2b2c91347bcc034b">03949</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SLI_WIN_WR_MASK CVMX_SLI_WIN_WR_MASK_FUNC()</span>
<a name="l03950"></a><a class="code" href="cvmx-sli-defs_8h.html#a63d0d70bc73f8b8f64ae0c514591af03">03950</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sli-defs_8h.html#a63d0d70bc73f8b8f64ae0c514591af03">CVMX_SLI_WIN_WR_MASK_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l03951"></a>03951 {
<a name="l03952"></a>03952     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l03953"></a>03953         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03954"></a>03954         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03955"></a>03955         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03956"></a>03956         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03957"></a>03957         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03958"></a>03958         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03959"></a>03959             <span class="keywordflow">return</span> 0x0000000000000030ull;
<a name="l03960"></a>03960         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03961"></a>03961         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03962"></a>03962             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l03963"></a>03963                 <span class="keywordflow">return</span> 0x0000000000020030ull;
<a name="l03964"></a>03964             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l03965"></a>03965                 <span class="keywordflow">return</span> 0x0000000000000030ull;
<a name="l03966"></a>03966         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l03967"></a>03967             <span class="keywordflow">return</span> 0x0000000000020030ull;
<a name="l03968"></a>03968     }
<a name="l03969"></a>03969     <span class="keywordflow">return</span> 0x0000000000020030ull;
<a name="l03970"></a>03970 }
<a name="l03971"></a>03971 <span class="preprocessor">#endif</span>
<a name="l03972"></a>03972 <span class="preprocessor"></span><span class="comment"></span>
<a name="l03973"></a>03973 <span class="comment">/**</span>
<a name="l03974"></a>03974 <span class="comment"> * cvmx_sli_bist_status</span>
<a name="l03975"></a>03975 <span class="comment"> *</span>
<a name="l03976"></a>03976 <span class="comment"> * This register contains results from BIST runs of MAC&apos;s memories: 0 = pass (or BIST in</span>
<a name="l03977"></a>03977 <span class="comment"> * progress/never run), 1 = fail.</span>
<a name="l03978"></a>03978 <span class="comment"> */</span>
<a name="l03979"></a><a class="code" href="unioncvmx__sli__bist__status.html">03979</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__bist__status.html" title="cvmx_sli_bist_status">cvmx_sli_bist_status</a> {
<a name="l03980"></a><a class="code" href="unioncvmx__sli__bist__status.html#a7ed75efffa78c0204bf932e78b147420">03980</a>     uint64_t <a class="code" href="unioncvmx__sli__bist__status.html#a7ed75efffa78c0204bf932e78b147420">u64</a>;
<a name="l03981"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">03981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">cvmx_sli_bist_status_s</a> {
<a name="l03982"></a>03982 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03983"></a>03983 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6c07c34fbdd979d96b790e5320af58a8">reserved_32_63</a>               : 32;
<a name="l03984"></a>03984     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a20ac816d009a4fe174e54a6a50106029">ncb_req</a>                      : 1;  <span class="comment">/**&lt; BIST status for IOI Request FIFO. */</span>
<a name="l03985"></a>03985     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ab597c93a6a7799b548c4da6e9e6bfa9f">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST status for N2P Port0 cmd. */</span>
<a name="l03986"></a>03986     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ac8236784e50c1fea06516d08cc0cf889">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST status for N2P Port0 data. */</span>
<a name="l03987"></a>03987     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ad1dc1f8ec63138048bb2c694de4f8fc0">n2p1_c</a>                       : 1;  <span class="comment">/**&lt; BIST status for N2P Port1 cmd. */</span>
<a name="l03988"></a>03988     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a13bd14c3dccf466a7dee8924f83a8950">n2p1_o</a>                       : 1;  <span class="comment">/**&lt; BIST status for N2P Port1 data. */</span>
<a name="l03989"></a>03989     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a205e651d0c95f92d5a3b59e9726be033">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST status for CPL Port 0. */</span>
<a name="l03990"></a>03990     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6f25e9be2f730fe1169b2ba022b7ea75">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST status for CPL Port 1. */</span>
<a name="l03991"></a>03991     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a1e0a42de17d4421501fb5e6202219e3c">reserved_19_24</a>               : 6;
<a name="l03992"></a>03992     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aea0e6a0794a1bedfedc02e9c0698c5cc">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port0 C0. */</span>
<a name="l03993"></a>03993     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aae53947d970e338cf76905246c8d4019">p2n0_c1</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port0 C1. */</span>
<a name="l03994"></a>03994     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aa0259ad2c02e9a7f8a7ef617e7809113">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST status for P2N port0 N. */</span>
<a name="l03995"></a>03995     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a4ad76bca956a2a66556a2a914c64a598">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port0 P0. */</span>
<a name="l03996"></a>03996     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#af06f532ef51abab77c15d9003cf67fcf">p2n0_p1</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port0 P1. */</span>
<a name="l03997"></a>03997     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ac480c7ac14171803c3d12ea012e4d86a">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port1 C0. */</span>
<a name="l03998"></a>03998     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aab5a5282b0cbd814e611b93b623e48d4">p2n1_c1</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port1 C1. */</span>
<a name="l03999"></a>03999     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a09c92f24b7362c994566cb96453f5ea8">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST status for P2N port1 N. */</span>
<a name="l04000"></a>04000     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a1fcefbe9630e9e394319944c8592788c">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port1 P0. */</span>
<a name="l04001"></a>04001     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a4b5f8e402d06d28a2f4f0cb46bb32675">p2n1_p1</a>                      : 1;  <span class="comment">/**&lt; BIST status for P2N port1 P1. */</span>
<a name="l04002"></a>04002     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#abd26d18e57e5c183fd9da4ce2e49a3f9">reserved_6_8</a>                 : 3;
<a name="l04003"></a>04003     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6a720d7b7eeaff065d6b8aebbe09972f">dsi1_1</a>                       : 1;  <span class="comment">/**&lt; BIST status for DSI1 memory 1. */</span>
<a name="l04004"></a>04004     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aade0861eec01e4e15a2fd007af6ec952">dsi1_0</a>                       : 1;  <span class="comment">/**&lt; BIST status for DSI1 memory 0. */</span>
<a name="l04005"></a>04005     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ab1702dbf952530fbdbe8a10739a98a4f">dsi0_1</a>                       : 1;  <span class="comment">/**&lt; BIST status for DSI0 memory 1. */</span>
<a name="l04006"></a>04006     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a5862035356b42e54e1a7f3ce1b8f4cb6">dsi0_0</a>                       : 1;  <span class="comment">/**&lt; BIST status for DSI0 memory 0. */</span>
<a name="l04007"></a>04007     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aa451d8a77885d1ccc8a422287760c46a">msi</a>                          : 1;  <span class="comment">/**&lt; BIST status for MSI memory map. */</span>
<a name="l04008"></a>04008     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a88b0fdc551ecba43ab9f329d659d350c">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST status for IOI outbound commands. */</span>
<a name="l04009"></a>04009 <span class="preprocessor">#else</span>
<a name="l04010"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a88b0fdc551ecba43ab9f329d659d350c">04010</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a88b0fdc551ecba43ab9f329d659d350c">ncb_cmd</a>                      : 1;
<a name="l04011"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aa451d8a77885d1ccc8a422287760c46a">04011</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aa451d8a77885d1ccc8a422287760c46a">msi</a>                          : 1;
<a name="l04012"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a5862035356b42e54e1a7f3ce1b8f4cb6">04012</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a5862035356b42e54e1a7f3ce1b8f4cb6">dsi0_0</a>                       : 1;
<a name="l04013"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ab1702dbf952530fbdbe8a10739a98a4f">04013</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ab1702dbf952530fbdbe8a10739a98a4f">dsi0_1</a>                       : 1;
<a name="l04014"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aade0861eec01e4e15a2fd007af6ec952">04014</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aade0861eec01e4e15a2fd007af6ec952">dsi1_0</a>                       : 1;
<a name="l04015"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6a720d7b7eeaff065d6b8aebbe09972f">04015</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6a720d7b7eeaff065d6b8aebbe09972f">dsi1_1</a>                       : 1;
<a name="l04016"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#abd26d18e57e5c183fd9da4ce2e49a3f9">04016</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#abd26d18e57e5c183fd9da4ce2e49a3f9">reserved_6_8</a>                 : 3;
<a name="l04017"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a4b5f8e402d06d28a2f4f0cb46bb32675">04017</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a4b5f8e402d06d28a2f4f0cb46bb32675">p2n1_p1</a>                      : 1;
<a name="l04018"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a1fcefbe9630e9e394319944c8592788c">04018</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a1fcefbe9630e9e394319944c8592788c">p2n1_p0</a>                      : 1;
<a name="l04019"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a09c92f24b7362c994566cb96453f5ea8">04019</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a09c92f24b7362c994566cb96453f5ea8">p2n1_n</a>                       : 1;
<a name="l04020"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aab5a5282b0cbd814e611b93b623e48d4">04020</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aab5a5282b0cbd814e611b93b623e48d4">p2n1_c1</a>                      : 1;
<a name="l04021"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ac480c7ac14171803c3d12ea012e4d86a">04021</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ac480c7ac14171803c3d12ea012e4d86a">p2n1_c0</a>                      : 1;
<a name="l04022"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#af06f532ef51abab77c15d9003cf67fcf">04022</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#af06f532ef51abab77c15d9003cf67fcf">p2n0_p1</a>                      : 1;
<a name="l04023"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a4ad76bca956a2a66556a2a914c64a598">04023</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a4ad76bca956a2a66556a2a914c64a598">p2n0_p0</a>                      : 1;
<a name="l04024"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aa0259ad2c02e9a7f8a7ef617e7809113">04024</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aa0259ad2c02e9a7f8a7ef617e7809113">p2n0_n</a>                       : 1;
<a name="l04025"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aae53947d970e338cf76905246c8d4019">04025</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aae53947d970e338cf76905246c8d4019">p2n0_c1</a>                      : 1;
<a name="l04026"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aea0e6a0794a1bedfedc02e9c0698c5cc">04026</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#aea0e6a0794a1bedfedc02e9c0698c5cc">p2n0_c0</a>                      : 1;
<a name="l04027"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a1e0a42de17d4421501fb5e6202219e3c">04027</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a1e0a42de17d4421501fb5e6202219e3c">reserved_19_24</a>               : 6;
<a name="l04028"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6f25e9be2f730fe1169b2ba022b7ea75">04028</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6f25e9be2f730fe1169b2ba022b7ea75">cpl_p1</a>                       : 1;
<a name="l04029"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a205e651d0c95f92d5a3b59e9726be033">04029</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a205e651d0c95f92d5a3b59e9726be033">cpl_p0</a>                       : 1;
<a name="l04030"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a13bd14c3dccf466a7dee8924f83a8950">04030</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a13bd14c3dccf466a7dee8924f83a8950">n2p1_o</a>                       : 1;
<a name="l04031"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ad1dc1f8ec63138048bb2c694de4f8fc0">04031</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ad1dc1f8ec63138048bb2c694de4f8fc0">n2p1_c</a>                       : 1;
<a name="l04032"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ac8236784e50c1fea06516d08cc0cf889">04032</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ac8236784e50c1fea06516d08cc0cf889">n2p0_o</a>                       : 1;
<a name="l04033"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ab597c93a6a7799b548c4da6e9e6bfa9f">04033</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#ab597c93a6a7799b548c4da6e9e6bfa9f">n2p0_c</a>                       : 1;
<a name="l04034"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a20ac816d009a4fe174e54a6a50106029">04034</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a20ac816d009a4fe174e54a6a50106029">ncb_req</a>                      : 1;
<a name="l04035"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6c07c34fbdd979d96b790e5320af58a8">04035</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html#a6c07c34fbdd979d96b790e5320af58a8">reserved_32_63</a>               : 32;
<a name="l04036"></a>04036 <span class="preprocessor">#endif</span>
<a name="l04037"></a>04037 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__bist__status.html#adc3b2776eede656016914a7c786baefb">s</a>;
<a name="l04038"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html">04038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html">cvmx_sli_bist_status_cn61xx</a> {
<a name="l04039"></a>04039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04040"></a>04040 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a9dca693366cb612ba39917d8c1cc8f80">reserved_31_63</a>               : 33;
<a name="l04041"></a>04041     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a503fcd311a6b740824f1c57fb3f9da65">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Cmd */</span>
<a name="l04042"></a>04042     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a1f4d1a95d11739f7411080947b864be2">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Data */</span>
<a name="l04043"></a>04043     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#acfe3415ef7999216f572d266cf4a9bad">reserved_27_28</a>               : 2;
<a name="l04044"></a>04044     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ae686d86c2cddd4fc4c17cf32e80b6e89">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 0 */</span>
<a name="l04045"></a>04045     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0b54688d3ef15650b4f73156ac7e7511">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 1 */</span>
<a name="l04046"></a>04046     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ab932f1e2656c6fc094445b5237d54bf6">reserved_19_24</a>               : 6;
<a name="l04047"></a>04047     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#afa7a132f09714b7168d2e0e18da649bc">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C0 */</span>
<a name="l04048"></a>04048     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ac469575ac47447ec2d3a9c6f15a83626">p2n0_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C1 */</span>
<a name="l04049"></a>04049     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a603020fb1465319eda8fd9ca9c0f389d">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N */</span>
<a name="l04050"></a>04050     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ad954587f7fcba0e6714685e1a0ce8472">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P0 */</span>
<a name="l04051"></a>04051     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0df59682554bed0182d8e552eefa95bf">p2n0_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P1 */</span>
<a name="l04052"></a>04052     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a202fd8a6ef5431b56a690cb9a62be3b4">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C0 */</span>
<a name="l04053"></a>04053     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ae0e7fd55d50adcb444fad67c11ea2e3e">p2n1_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C1 */</span>
<a name="l04054"></a>04054     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#aaf2872135137c94a74002e5aadfe684e">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N */</span>
<a name="l04055"></a>04055     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a98d90c247bc146a540e8afbc9b841c11">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P0 */</span>
<a name="l04056"></a>04056     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a4e6336da9e60be756cc4b1f5b4e11378">p2n1_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P1 */</span>
<a name="l04057"></a>04057     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#aabd9ebfdcbd4bf0c01921c8be3bac337">reserved_6_8</a>                 : 3;
<a name="l04058"></a>04058     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0793c84660443b9338301ae4b3f1e060">dsi1_1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI1 Memory 1 */</span>
<a name="l04059"></a>04059     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#af0887ea7febcd1576547a03d7b8961ba">dsi1_0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI1 Memory 0 */</span>
<a name="l04060"></a>04060     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a4c59277bdd4e2443c330e19eb69e14e7">dsi0_1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI0 Memory 1 */</span>
<a name="l04061"></a>04061     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#abe66aabf018e55006841dfc4b3030610">dsi0_0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI0 Memory 0 */</span>
<a name="l04062"></a>04062     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a046c2ab49d36d832cdeeb32de82ebfea">msi</a>                          : 1;  <span class="comment">/**&lt; BIST Status for MSI Memory Map */</span>
<a name="l04063"></a>04063     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a7f3ac76ca8ae32157663f187233bbb57">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST Status for NCB Outbound Commands */</span>
<a name="l04064"></a>04064 <span class="preprocessor">#else</span>
<a name="l04065"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a7f3ac76ca8ae32157663f187233bbb57">04065</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a7f3ac76ca8ae32157663f187233bbb57">ncb_cmd</a>                      : 1;
<a name="l04066"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a046c2ab49d36d832cdeeb32de82ebfea">04066</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a046c2ab49d36d832cdeeb32de82ebfea">msi</a>                          : 1;
<a name="l04067"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#abe66aabf018e55006841dfc4b3030610">04067</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#abe66aabf018e55006841dfc4b3030610">dsi0_0</a>                       : 1;
<a name="l04068"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a4c59277bdd4e2443c330e19eb69e14e7">04068</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a4c59277bdd4e2443c330e19eb69e14e7">dsi0_1</a>                       : 1;
<a name="l04069"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#af0887ea7febcd1576547a03d7b8961ba">04069</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#af0887ea7febcd1576547a03d7b8961ba">dsi1_0</a>                       : 1;
<a name="l04070"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0793c84660443b9338301ae4b3f1e060">04070</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0793c84660443b9338301ae4b3f1e060">dsi1_1</a>                       : 1;
<a name="l04071"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#aabd9ebfdcbd4bf0c01921c8be3bac337">04071</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#aabd9ebfdcbd4bf0c01921c8be3bac337">reserved_6_8</a>                 : 3;
<a name="l04072"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a4e6336da9e60be756cc4b1f5b4e11378">04072</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a4e6336da9e60be756cc4b1f5b4e11378">p2n1_p1</a>                      : 1;
<a name="l04073"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a98d90c247bc146a540e8afbc9b841c11">04073</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a98d90c247bc146a540e8afbc9b841c11">p2n1_p0</a>                      : 1;
<a name="l04074"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#aaf2872135137c94a74002e5aadfe684e">04074</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#aaf2872135137c94a74002e5aadfe684e">p2n1_n</a>                       : 1;
<a name="l04075"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ae0e7fd55d50adcb444fad67c11ea2e3e">04075</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ae0e7fd55d50adcb444fad67c11ea2e3e">p2n1_c1</a>                      : 1;
<a name="l04076"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a202fd8a6ef5431b56a690cb9a62be3b4">04076</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a202fd8a6ef5431b56a690cb9a62be3b4">p2n1_c0</a>                      : 1;
<a name="l04077"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0df59682554bed0182d8e552eefa95bf">04077</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0df59682554bed0182d8e552eefa95bf">p2n0_p1</a>                      : 1;
<a name="l04078"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ad954587f7fcba0e6714685e1a0ce8472">04078</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ad954587f7fcba0e6714685e1a0ce8472">p2n0_p0</a>                      : 1;
<a name="l04079"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a603020fb1465319eda8fd9ca9c0f389d">04079</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a603020fb1465319eda8fd9ca9c0f389d">p2n0_n</a>                       : 1;
<a name="l04080"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ac469575ac47447ec2d3a9c6f15a83626">04080</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ac469575ac47447ec2d3a9c6f15a83626">p2n0_c1</a>                      : 1;
<a name="l04081"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#afa7a132f09714b7168d2e0e18da649bc">04081</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#afa7a132f09714b7168d2e0e18da649bc">p2n0_c0</a>                      : 1;
<a name="l04082"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ab932f1e2656c6fc094445b5237d54bf6">04082</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ab932f1e2656c6fc094445b5237d54bf6">reserved_19_24</a>               : 6;
<a name="l04083"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0b54688d3ef15650b4f73156ac7e7511">04083</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a0b54688d3ef15650b4f73156ac7e7511">cpl_p1</a>                       : 1;
<a name="l04084"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ae686d86c2cddd4fc4c17cf32e80b6e89">04084</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#ae686d86c2cddd4fc4c17cf32e80b6e89">cpl_p0</a>                       : 1;
<a name="l04085"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#acfe3415ef7999216f572d266cf4a9bad">04085</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#acfe3415ef7999216f572d266cf4a9bad">reserved_27_28</a>               : 2;
<a name="l04086"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a1f4d1a95d11739f7411080947b864be2">04086</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a1f4d1a95d11739f7411080947b864be2">n2p0_o</a>                       : 1;
<a name="l04087"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a503fcd311a6b740824f1c57fb3f9da65">04087</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a503fcd311a6b740824f1c57fb3f9da65">n2p0_c</a>                       : 1;
<a name="l04088"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a9dca693366cb612ba39917d8c1cc8f80">04088</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html#a9dca693366cb612ba39917d8c1cc8f80">reserved_31_63</a>               : 33;
<a name="l04089"></a>04089 <span class="preprocessor">#endif</span>
<a name="l04090"></a>04090 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__bist__status.html#aec522de22a56355e598019f0719295e2">cn61xx</a>;
<a name="l04091"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html">04091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html">cvmx_sli_bist_status_cn63xx</a> {
<a name="l04092"></a>04092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04093"></a>04093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a8ce36706efe07a5684ebd74610807260">reserved_31_63</a>               : 33;
<a name="l04094"></a>04094     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ac733d6c3a74318f8c86ea33539713a35">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Cmd */</span>
<a name="l04095"></a>04095     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#aef848cb546741942390cfe531960570f">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Data */</span>
<a name="l04096"></a>04096     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a65dc74d5a62a41359e5485b728a88dad">n2p1_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Cmd */</span>
<a name="l04097"></a>04097     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#adca4a2dd95943999cea0b8536dc67a33">n2p1_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port1 Data */</span>
<a name="l04098"></a>04098     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ab0b82d8289bcd1c6c4e2960e189bd19f">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 0 */</span>
<a name="l04099"></a>04099     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a3d3c78e974fdb5fcfe39c688fdb87230">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 1 */</span>
<a name="l04100"></a>04100     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a767af1701e5b644728fb86e886f315dd">reserved_19_24</a>               : 6;
<a name="l04101"></a>04101     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a45c3ae0adfdf1a6bb7d1a7d08a46d253">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C0 */</span>
<a name="l04102"></a>04102     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a84a9867763aa7b86165ecd9045fbaac2">p2n0_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C1 */</span>
<a name="l04103"></a>04103     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ae15b7056ccd60309e746e707b03ac678">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N */</span>
<a name="l04104"></a>04104     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a5ef1f845e510f05fe264648533642f9d">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P0 */</span>
<a name="l04105"></a>04105     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a6000970c8fae1597aee0ea5fb697e1eb">p2n0_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P1 */</span>
<a name="l04106"></a>04106     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a6d485e44a6bd6e9b9163f96a446afa9c">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C0 */</span>
<a name="l04107"></a>04107     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#abc7fd8d4c80a865da542a068df38a438">p2n1_c1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C1 */</span>
<a name="l04108"></a>04108     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a5e1bece64939f8b87ed688d3909e2c6d">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N */</span>
<a name="l04109"></a>04109     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#abc9788c2b780af97bd83695fd2ce90dc">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P0 */</span>
<a name="l04110"></a>04110     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#afbafc5d9882c087d657efd6969b99a38">p2n1_p1</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P1 */</span>
<a name="l04111"></a>04111     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a146777a3102aacbe3976029fe0a46022">reserved_6_8</a>                 : 3;
<a name="l04112"></a>04112     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#af38bc909d9dc7050d1b0237ea6632ba3">dsi1_1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI1 Memory 1 */</span>
<a name="l04113"></a>04113     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a4b9a30c682cfc54caa9123f2bd0a0c18">dsi1_0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI1 Memory 0 */</span>
<a name="l04114"></a>04114     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a7e0fc8bee6627ee236a95a7cbfbea0a3">dsi0_1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI0 Memory 1 */</span>
<a name="l04115"></a>04115     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ae5ff048b7748c0ca72f6f730a477b612">dsi0_0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI0 Memory 0 */</span>
<a name="l04116"></a>04116     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a8bbd6546d74d5263024504d004c2f887">msi</a>                          : 1;  <span class="comment">/**&lt; BIST Status for MSI Memory Map */</span>
<a name="l04117"></a>04117     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a57587fae0f1a75b76a79aa093eb600c1">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST Status for NCB Outbound Commands */</span>
<a name="l04118"></a>04118 <span class="preprocessor">#else</span>
<a name="l04119"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a57587fae0f1a75b76a79aa093eb600c1">04119</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a57587fae0f1a75b76a79aa093eb600c1">ncb_cmd</a>                      : 1;
<a name="l04120"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a8bbd6546d74d5263024504d004c2f887">04120</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a8bbd6546d74d5263024504d004c2f887">msi</a>                          : 1;
<a name="l04121"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ae5ff048b7748c0ca72f6f730a477b612">04121</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ae5ff048b7748c0ca72f6f730a477b612">dsi0_0</a>                       : 1;
<a name="l04122"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a7e0fc8bee6627ee236a95a7cbfbea0a3">04122</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a7e0fc8bee6627ee236a95a7cbfbea0a3">dsi0_1</a>                       : 1;
<a name="l04123"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a4b9a30c682cfc54caa9123f2bd0a0c18">04123</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a4b9a30c682cfc54caa9123f2bd0a0c18">dsi1_0</a>                       : 1;
<a name="l04124"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#af38bc909d9dc7050d1b0237ea6632ba3">04124</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#af38bc909d9dc7050d1b0237ea6632ba3">dsi1_1</a>                       : 1;
<a name="l04125"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a146777a3102aacbe3976029fe0a46022">04125</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a146777a3102aacbe3976029fe0a46022">reserved_6_8</a>                 : 3;
<a name="l04126"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#afbafc5d9882c087d657efd6969b99a38">04126</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#afbafc5d9882c087d657efd6969b99a38">p2n1_p1</a>                      : 1;
<a name="l04127"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#abc9788c2b780af97bd83695fd2ce90dc">04127</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#abc9788c2b780af97bd83695fd2ce90dc">p2n1_p0</a>                      : 1;
<a name="l04128"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a5e1bece64939f8b87ed688d3909e2c6d">04128</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a5e1bece64939f8b87ed688d3909e2c6d">p2n1_n</a>                       : 1;
<a name="l04129"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#abc7fd8d4c80a865da542a068df38a438">04129</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#abc7fd8d4c80a865da542a068df38a438">p2n1_c1</a>                      : 1;
<a name="l04130"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a6d485e44a6bd6e9b9163f96a446afa9c">04130</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a6d485e44a6bd6e9b9163f96a446afa9c">p2n1_c0</a>                      : 1;
<a name="l04131"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a6000970c8fae1597aee0ea5fb697e1eb">04131</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a6000970c8fae1597aee0ea5fb697e1eb">p2n0_p1</a>                      : 1;
<a name="l04132"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a5ef1f845e510f05fe264648533642f9d">04132</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a5ef1f845e510f05fe264648533642f9d">p2n0_p0</a>                      : 1;
<a name="l04133"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ae15b7056ccd60309e746e707b03ac678">04133</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ae15b7056ccd60309e746e707b03ac678">p2n0_n</a>                       : 1;
<a name="l04134"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a84a9867763aa7b86165ecd9045fbaac2">04134</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a84a9867763aa7b86165ecd9045fbaac2">p2n0_c1</a>                      : 1;
<a name="l04135"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a45c3ae0adfdf1a6bb7d1a7d08a46d253">04135</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a45c3ae0adfdf1a6bb7d1a7d08a46d253">p2n0_c0</a>                      : 1;
<a name="l04136"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a767af1701e5b644728fb86e886f315dd">04136</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a767af1701e5b644728fb86e886f315dd">reserved_19_24</a>               : 6;
<a name="l04137"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a3d3c78e974fdb5fcfe39c688fdb87230">04137</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a3d3c78e974fdb5fcfe39c688fdb87230">cpl_p1</a>                       : 1;
<a name="l04138"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ab0b82d8289bcd1c6c4e2960e189bd19f">04138</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ab0b82d8289bcd1c6c4e2960e189bd19f">cpl_p0</a>                       : 1;
<a name="l04139"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#adca4a2dd95943999cea0b8536dc67a33">04139</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#adca4a2dd95943999cea0b8536dc67a33">n2p1_o</a>                       : 1;
<a name="l04140"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a65dc74d5a62a41359e5485b728a88dad">04140</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a65dc74d5a62a41359e5485b728a88dad">n2p1_c</a>                       : 1;
<a name="l04141"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#aef848cb546741942390cfe531960570f">04141</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#aef848cb546741942390cfe531960570f">n2p0_o</a>                       : 1;
<a name="l04142"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ac733d6c3a74318f8c86ea33539713a35">04142</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#ac733d6c3a74318f8c86ea33539713a35">n2p0_c</a>                       : 1;
<a name="l04143"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a8ce36706efe07a5684ebd74610807260">04143</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html#a8ce36706efe07a5684ebd74610807260">reserved_31_63</a>               : 33;
<a name="l04144"></a>04144 <span class="preprocessor">#endif</span>
<a name="l04145"></a>04145 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__bist__status.html#ad3ebdd22fe7ac1f51857bc00f7a10e71">cn63xx</a>;
<a name="l04146"></a><a class="code" href="unioncvmx__sli__bist__status.html#af77e3adf52d3d0e4d621dfb500fb4769">04146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn63xx.html">cvmx_sli_bist_status_cn63xx</a>    <a class="code" href="unioncvmx__sli__bist__status.html#af77e3adf52d3d0e4d621dfb500fb4769">cn63xxp1</a>;
<a name="l04147"></a><a class="code" href="unioncvmx__sli__bist__status.html#af5c32363949b3efce9fc7cc3b185027e">04147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html">cvmx_sli_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__sli__bist__status.html#af5c32363949b3efce9fc7cc3b185027e">cn66xx</a>;
<a name="l04148"></a><a class="code" href="unioncvmx__sli__bist__status.html#a7171dcff85ae42cf473321141a069069">04148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">cvmx_sli_bist_status_s</a>         <a class="code" href="unioncvmx__sli__bist__status.html#a7171dcff85ae42cf473321141a069069">cn68xx</a>;
<a name="l04149"></a><a class="code" href="unioncvmx__sli__bist__status.html#a21985caa191909d5bc8425ee2943e3b2">04149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">cvmx_sli_bist_status_s</a>         <a class="code" href="unioncvmx__sli__bist__status.html#a21985caa191909d5bc8425ee2943e3b2">cn68xxp1</a>;
<a name="l04150"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html">04150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html">cvmx_sli_bist_status_cn70xx</a> {
<a name="l04151"></a>04151 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04152"></a>04152 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a420ade92ab59a31be05d6e342853053d">reserved_31_63</a>               : 33;
<a name="l04153"></a>04153     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a5e2f7e1502e2d8c6f65da93593546aca">n2p0_c</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Cmd */</span>
<a name="l04154"></a>04154     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a044d41794d4ccc750e59c46d775cc536">n2p0_o</a>                       : 1;  <span class="comment">/**&lt; BIST Status for N2P Port0 Data */</span>
<a name="l04155"></a>04155     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4aec3a42d9976460fd83b0ef5a3156b5">reserved_27_28</a>               : 2;
<a name="l04156"></a>04156     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a3709e075d77892a7d5bab773dbfa4c25">cpl_p0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 0 */</span>
<a name="l04157"></a>04157     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0063f76605405e9de79a73b5aa3a8e9d">cpl_p1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for CPL Port 1 */</span>
<a name="l04158"></a>04158     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#abafdedca3dcec563067a118a6539982a">reserved_19_24</a>               : 6;
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a801428101f7e3505eae2bf453178ce33">p2n0_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 C0 */</span>
<a name="l04160"></a>04160     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#af1d1273e924f709b9c41aca8e4a5ccde">reserved_17_17</a>               : 1;
<a name="l04161"></a>04161     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4bbf8fa71395e406c750a5501eed13d0">p2n0_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 N */</span>
<a name="l04162"></a>04162     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a51ed048b66d3a5ce4d6f402b080deb41">p2n0_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port0 P0 */</span>
<a name="l04163"></a>04163     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ac7f0f84e9b47c68da363d10883dc69cd">reserved_14_14</a>               : 1;
<a name="l04164"></a>04164     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aaa30967b6ead82a1f634e80113f982c7">p2n1_c0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 C0 */</span>
<a name="l04165"></a>04165     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4f468305cf7a03c30d5931342b6e4335">reserved_12_12</a>               : 1;
<a name="l04166"></a>04166     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aed128a69487a9e8a8600bd06d4e51d0a">p2n1_n</a>                       : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 N */</span>
<a name="l04167"></a>04167     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0a1ea29458fd41aeaada537a9e29ea1d">p2n1_p0</a>                      : 1;  <span class="comment">/**&lt; BIST Status for P2N Port1 P0 */</span>
<a name="l04168"></a>04168     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ab0685311e0392cdedd07fe5b5e2a908f">reserved_6_9</a>                 : 4;
<a name="l04169"></a>04169     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aa01585b3da227ac0d732500c15b69032">dsi1_1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI1 Memory 1 */</span>
<a name="l04170"></a>04170     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ae7fb660d21b0d80da5b39f871fd04df8">dsi1_0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI1 Memory 0 */</span>
<a name="l04171"></a>04171     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a44f082fee1401fad025ed284a5753841">dsi0_1</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI0 Memory 1 */</span>
<a name="l04172"></a>04172     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ada8da52b22114daed85eeaff6531635d">dsi0_0</a>                       : 1;  <span class="comment">/**&lt; BIST Status for DSI0 Memory 0 */</span>
<a name="l04173"></a>04173     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0bec786e2b049e308106e76a5e9a4c30">msi</a>                          : 1;  <span class="comment">/**&lt; BIST Status for MSI Memory Map */</span>
<a name="l04174"></a>04174     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a7b2c78e7e5ea2a740a75717c4d654ef8">ncb_cmd</a>                      : 1;  <span class="comment">/**&lt; BIST Status for NCB Outbound Commands */</span>
<a name="l04175"></a>04175 <span class="preprocessor">#else</span>
<a name="l04176"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a7b2c78e7e5ea2a740a75717c4d654ef8">04176</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a7b2c78e7e5ea2a740a75717c4d654ef8">ncb_cmd</a>                      : 1;
<a name="l04177"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0bec786e2b049e308106e76a5e9a4c30">04177</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0bec786e2b049e308106e76a5e9a4c30">msi</a>                          : 1;
<a name="l04178"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ada8da52b22114daed85eeaff6531635d">04178</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ada8da52b22114daed85eeaff6531635d">dsi0_0</a>                       : 1;
<a name="l04179"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a44f082fee1401fad025ed284a5753841">04179</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a44f082fee1401fad025ed284a5753841">dsi0_1</a>                       : 1;
<a name="l04180"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ae7fb660d21b0d80da5b39f871fd04df8">04180</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ae7fb660d21b0d80da5b39f871fd04df8">dsi1_0</a>                       : 1;
<a name="l04181"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aa01585b3da227ac0d732500c15b69032">04181</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aa01585b3da227ac0d732500c15b69032">dsi1_1</a>                       : 1;
<a name="l04182"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ab0685311e0392cdedd07fe5b5e2a908f">04182</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ab0685311e0392cdedd07fe5b5e2a908f">reserved_6_9</a>                 : 4;
<a name="l04183"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0a1ea29458fd41aeaada537a9e29ea1d">04183</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0a1ea29458fd41aeaada537a9e29ea1d">p2n1_p0</a>                      : 1;
<a name="l04184"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aed128a69487a9e8a8600bd06d4e51d0a">04184</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aed128a69487a9e8a8600bd06d4e51d0a">p2n1_n</a>                       : 1;
<a name="l04185"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4f468305cf7a03c30d5931342b6e4335">04185</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4f468305cf7a03c30d5931342b6e4335">reserved_12_12</a>               : 1;
<a name="l04186"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aaa30967b6ead82a1f634e80113f982c7">04186</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#aaa30967b6ead82a1f634e80113f982c7">p2n1_c0</a>                      : 1;
<a name="l04187"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ac7f0f84e9b47c68da363d10883dc69cd">04187</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#ac7f0f84e9b47c68da363d10883dc69cd">reserved_14_14</a>               : 1;
<a name="l04188"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a51ed048b66d3a5ce4d6f402b080deb41">04188</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a51ed048b66d3a5ce4d6f402b080deb41">p2n0_p0</a>                      : 1;
<a name="l04189"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4bbf8fa71395e406c750a5501eed13d0">04189</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4bbf8fa71395e406c750a5501eed13d0">p2n0_n</a>                       : 1;
<a name="l04190"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#af1d1273e924f709b9c41aca8e4a5ccde">04190</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#af1d1273e924f709b9c41aca8e4a5ccde">reserved_17_17</a>               : 1;
<a name="l04191"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a801428101f7e3505eae2bf453178ce33">04191</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a801428101f7e3505eae2bf453178ce33">p2n0_c0</a>                      : 1;
<a name="l04192"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#abafdedca3dcec563067a118a6539982a">04192</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#abafdedca3dcec563067a118a6539982a">reserved_19_24</a>               : 6;
<a name="l04193"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0063f76605405e9de79a73b5aa3a8e9d">04193</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a0063f76605405e9de79a73b5aa3a8e9d">cpl_p1</a>                       : 1;
<a name="l04194"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a3709e075d77892a7d5bab773dbfa4c25">04194</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a3709e075d77892a7d5bab773dbfa4c25">cpl_p0</a>                       : 1;
<a name="l04195"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4aec3a42d9976460fd83b0ef5a3156b5">04195</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a4aec3a42d9976460fd83b0ef5a3156b5">reserved_27_28</a>               : 2;
<a name="l04196"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a044d41794d4ccc750e59c46d775cc536">04196</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a044d41794d4ccc750e59c46d775cc536">n2p0_o</a>                       : 1;
<a name="l04197"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a5e2f7e1502e2d8c6f65da93593546aca">04197</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a5e2f7e1502e2d8c6f65da93593546aca">n2p0_c</a>                       : 1;
<a name="l04198"></a><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a420ade92ab59a31be05d6e342853053d">04198</a>     uint64_t <a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html#a420ade92ab59a31be05d6e342853053d">reserved_31_63</a>               : 33;
<a name="l04199"></a>04199 <span class="preprocessor">#endif</span>
<a name="l04200"></a>04200 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__bist__status.html#ad425ddb9404f511730f0c8e72f163b2a">cn70xx</a>;
<a name="l04201"></a><a class="code" href="unioncvmx__sli__bist__status.html#ac95b690d0c92ac18059f96a276f12114">04201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn70xx.html">cvmx_sli_bist_status_cn70xx</a>    <a class="code" href="unioncvmx__sli__bist__status.html#ac95b690d0c92ac18059f96a276f12114">cn70xxp1</a>;
<a name="l04202"></a><a class="code" href="unioncvmx__sli__bist__status.html#a28b15d41f058f0fad08cf3f5cb0013d6">04202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">cvmx_sli_bist_status_s</a>         <a class="code" href="unioncvmx__sli__bist__status.html#a28b15d41f058f0fad08cf3f5cb0013d6">cn73xx</a>;
<a name="l04203"></a><a class="code" href="unioncvmx__sli__bist__status.html#a662cf812be62f13a50039e539c141fbf">04203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">cvmx_sli_bist_status_s</a>         <a class="code" href="unioncvmx__sli__bist__status.html#a662cf812be62f13a50039e539c141fbf">cn78xx</a>;
<a name="l04204"></a><a class="code" href="unioncvmx__sli__bist__status.html#a800fd68482d790947f143c36f14c08f3">04204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">cvmx_sli_bist_status_s</a>         <a class="code" href="unioncvmx__sli__bist__status.html#a800fd68482d790947f143c36f14c08f3">cn78xxp1</a>;
<a name="l04205"></a><a class="code" href="unioncvmx__sli__bist__status.html#a32b121334c94ff8899f81e4d964247c1">04205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__cn61xx.html">cvmx_sli_bist_status_cn61xx</a>    <a class="code" href="unioncvmx__sli__bist__status.html#a32b121334c94ff8899f81e4d964247c1">cnf71xx</a>;
<a name="l04206"></a><a class="code" href="unioncvmx__sli__bist__status.html#af9e0fe80d8f3b3b242ee0d6d8fd2a00e">04206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__bist__status_1_1cvmx__sli__bist__status__s.html">cvmx_sli_bist_status_s</a>         <a class="code" href="unioncvmx__sli__bist__status.html#af9e0fe80d8f3b3b242ee0d6d8fd2a00e">cnf75xx</a>;
<a name="l04207"></a>04207 };
<a name="l04208"></a><a class="code" href="cvmx-sli-defs_8h.html#accb4a03a3e2bd08649b6fc67548e7535">04208</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__bist__status.html" title="cvmx_sli_bist_status">cvmx_sli_bist_status</a> <a class="code" href="unioncvmx__sli__bist__status.html" title="cvmx_sli_bist_status">cvmx_sli_bist_status_t</a>;
<a name="l04209"></a>04209 <span class="comment"></span>
<a name="l04210"></a>04210 <span class="comment">/**</span>
<a name="l04211"></a>04211 <span class="comment"> * cvmx_sli_ciu_int_enb</span>
<a name="l04212"></a>04212 <span class="comment"> *</span>
<a name="l04213"></a>04213 <span class="comment"> * Interrupt enable register for a given SLI_CIU_INT_SUM register.</span>
<a name="l04214"></a>04214 <span class="comment"> *</span>
<a name="l04215"></a>04215 <span class="comment"> */</span>
<a name="l04216"></a><a class="code" href="unioncvmx__sli__ciu__int__enb.html">04216</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ciu__int__enb.html" title="cvmx_sli_ciu_int_enb">cvmx_sli_ciu_int_enb</a> {
<a name="l04217"></a><a class="code" href="unioncvmx__sli__ciu__int__enb.html#a59862f91ef49f7774646bb2539e5e2cc">04217</a>     uint64_t <a class="code" href="unioncvmx__sli__ciu__int__enb.html#a59862f91ef49f7774646bb2539e5e2cc">u64</a>;
<a name="l04218"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html">04218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html">cvmx_sli_ciu_int_enb_s</a> {
<a name="l04219"></a>04219 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04220"></a>04220 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a12dab5a9ddaa9cd58e6ffc3df9bafad7">reserved_51_63</a>               : 13;
<a name="l04221"></a>04221     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a6f4691c5a157290537b574676ab77555">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M3_UN_WI] to generate an interrupt to the CIU. */</span>
<a name="l04222"></a>04222     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#afce000fb8e25b7cae8d581b4f2a5ab8a">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M3_UN_B0] to generate an interrupt to the CIU. */</span>
<a name="l04223"></a>04223     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a4535d7004a4be983560704b456694de5">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M3_UP_WI] to generate an interrupt to the CIU. */</span>
<a name="l04224"></a>04224     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a546a17cb697b721ce7f7e9e22d289f4a">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M3_UP_B0] to generate an interrupt to the CIU. */</span>
<a name="l04225"></a>04225     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#add2ea743c29a52acef88b4705d7555f5">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2_UN_WI] to generate an interrupt to the CIU. */</span>
<a name="l04226"></a>04226     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8fd20d653c8984f8d10a6a90b0eccce7">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2_UN_B0] to generate an interrupt to the CIU. */</span>
<a name="l04227"></a>04227     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a3aa6d0ddebcb2c4c010b60050c0680cc">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2_UP_WI] to generate an interrupt to the CIU. */</span>
<a name="l04228"></a>04228     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab29d81d4581816c04f73c31c92ca69fc">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2_UP_B0] to generate an interrupt to the CIU. */</span>
<a name="l04229"></a>04229     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a226a22ca82f4353c6e68328f949ef893">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M1_UN_WI] to generate an interrupt to the CIU. */</span>
<a name="l04230"></a>04230     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab9dc0f766519795d6db5c97760ee92f6">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M1_UN_B0] to generate an interrupt to the CIU. */</span>
<a name="l04231"></a>04231     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aeb16c8224a1491272f6a1c0008a56040">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M1_UP_WI] to generate an interrupt to the CIU. */</span>
<a name="l04232"></a>04232     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a533b354e12e021793ddd0faa464c855c">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M1_UP_B0] to generate an interrupt to the CIU. */</span>
<a name="l04233"></a>04233     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a50e6ae2012e63a52b307f03fbff17633">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0_UN_WI] to generate an interrupt to the CIU. */</span>
<a name="l04234"></a>04234     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ae6bc3d15e264866757a08883562bab79">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0_UN_B0] to generate an interrupt to the CIU. */</span>
<a name="l04235"></a>04235     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a5dfd3f90f47091a29dc713f64693b480">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0_UP_WI] to generate an interrupt to the CIU. */</span>
<a name="l04236"></a>04236     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ae4882d4f550b57f2fbd3d4fe35bddc9c">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0_UP_B0] to generate an interrupt to the CIU. */</span>
<a name="l04237"></a>04237     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab2e366269d32e505c9046cb0ed4fc3f9">m3p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M3P0_PPPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04238"></a>04238     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a145b52e531a8b197493099ea9f3caae4">m3p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M3P0_PKTPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04239"></a>04239     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aa48c80c659564271ad6fa10ab9a54b4a">m3p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M3P0_DMAPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04240"></a>04240     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#acb208380ba28166fffd7696680ead292">m2p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2P0_PPPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04241"></a>04241     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a7fc3124d93b1db01b12f04b04a1bf15e">m2p0_ppvf_err</a>                : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2P0_PPVF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04242"></a>04242     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#af5af9ea6afe11b6341470d77c46cc9d6">m2p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2P0_PKTPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04243"></a>04243     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad124aeefc06588f5758c4329e18ebcfc">m2p0_pktvf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2P0_PKTVF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04244"></a>04244     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a15a0afd6b2597029cf7467c05ed0e067">m2p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2P0_DMAPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04245"></a>04245     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a0d80cb5a45d399a906180599c96a585a">m2p0_dmavf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2P0_DMAVF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04246"></a>04246     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad15a3a51f0a19c323bfa61a0175afd49">m1p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M1P0_PPPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04247"></a>04247     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a63d957e16abf6af141cee3a3dcc5aca1">m1p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M1P0_PKTPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04248"></a>04248     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a2173a93b06030a6d5f0c95bb18c76414">m1p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M1P0_DMAPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04249"></a>04249     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a91863fad38683c179cac919ca34965db">m0p1_pppf_err</a>                : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04250"></a>04250     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a4562b22ac11addf9c6323ac33b0defb7">m0p1_ppvf_err</a>                : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04251"></a>04251     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab3712550edcb4be49e4a40f59c529ece">m0p1_pktpf_err</a>               : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04252"></a>04252     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a780a3e3600dbeaf48917fae609893d94">m0p1_pktvf_err</a>               : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04253"></a>04253     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a13a76b883fe9f3d3420bbce6b63e1e62">m0p1_dmapf_err</a>               : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04254"></a>04254     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a692dd67e89a1e311a0658322186f6d65">m0p1_dmavf_err</a>               : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04255"></a>04255     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a2dcb9c63568365b74f175afa46a165de">m0p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0P0_PPPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04256"></a>04256     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad2b46df70b74a4cb6f8d187a71181ef6">m0p0_ppvf_err</a>                : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0P0_PPVF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04257"></a>04257     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab5948550d5e37355c21ffcea95775893">m0p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0P0_PKTPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04258"></a>04258     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a420d6a70c40963a4330f3724611a1138">m0p0_pktvf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0P0_PKTVF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04259"></a>04259     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a89614d35e59b9d795ab8a25aeb4e895b">m0p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0P0_DMAPF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04260"></a>04260     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8c240c7ae1e39813d79f3464b32f4ccf">m0p0_dmavf_err</a>               : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0P0_DMAVF_ERR] to generate an interrupt to the CIU. */</span>
<a name="l04261"></a>04261     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a459a02f7275c079eb414684523718aac">m2v0_flr</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2V0_FLR] to generate an interrupt to the CIU. */</span>
<a name="l04262"></a>04262     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aea3ef73991648ca628b8fb7bd3478bbd">m2p0_flr</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M2P0_FLR] to generate an interrupt to the CIU. */</span>
<a name="l04263"></a>04263     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ac776f43c242ee8f4147bc3bacece6daa">reserved_5_8</a>                 : 4;
<a name="l04264"></a>04264     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8cfbf4c04b493329c4f50b9f59fc975b">m0v1_flr</a>                     : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04265"></a>04265     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a985b00b44fb87878014c11ac335a3bbe">m0p1_flr</a>                     : 1;  <span class="comment">/**&lt; Not used by hardware. */</span>
<a name="l04266"></a>04266     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a64eec2d7589698ece599d6800175d4a7">m0v0_flr</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0V0_FLR] to generate an interrupt to the CIU. */</span>
<a name="l04267"></a>04267     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a6bab367ebde285214fcfa720e3ac919b">m0p0_flr</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[M0P0_FLR] to generate an interrupt to the CIU. */</span>
<a name="l04268"></a>04268     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aec3b3e97a25b6a1bf61ff9d2203f17c8">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_CIU_INT_SUM[RML_TO] to generate an interrupt to the CIU. */</span>
<a name="l04269"></a>04269 <span class="preprocessor">#else</span>
<a name="l04270"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aec3b3e97a25b6a1bf61ff9d2203f17c8">04270</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aec3b3e97a25b6a1bf61ff9d2203f17c8">rml_to</a>                       : 1;
<a name="l04271"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a6bab367ebde285214fcfa720e3ac919b">04271</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a6bab367ebde285214fcfa720e3ac919b">m0p0_flr</a>                     : 1;
<a name="l04272"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a64eec2d7589698ece599d6800175d4a7">04272</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a64eec2d7589698ece599d6800175d4a7">m0v0_flr</a>                     : 1;
<a name="l04273"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a985b00b44fb87878014c11ac335a3bbe">04273</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a985b00b44fb87878014c11ac335a3bbe">m0p1_flr</a>                     : 1;
<a name="l04274"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8cfbf4c04b493329c4f50b9f59fc975b">04274</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8cfbf4c04b493329c4f50b9f59fc975b">m0v1_flr</a>                     : 1;
<a name="l04275"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ac776f43c242ee8f4147bc3bacece6daa">04275</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ac776f43c242ee8f4147bc3bacece6daa">reserved_5_8</a>                 : 4;
<a name="l04276"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aea3ef73991648ca628b8fb7bd3478bbd">04276</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aea3ef73991648ca628b8fb7bd3478bbd">m2p0_flr</a>                     : 1;
<a name="l04277"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a459a02f7275c079eb414684523718aac">04277</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a459a02f7275c079eb414684523718aac">m2v0_flr</a>                     : 1;
<a name="l04278"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8c240c7ae1e39813d79f3464b32f4ccf">04278</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8c240c7ae1e39813d79f3464b32f4ccf">m0p0_dmavf_err</a>               : 1;
<a name="l04279"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a89614d35e59b9d795ab8a25aeb4e895b">04279</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a89614d35e59b9d795ab8a25aeb4e895b">m0p0_dmapf_err</a>               : 1;
<a name="l04280"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a420d6a70c40963a4330f3724611a1138">04280</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a420d6a70c40963a4330f3724611a1138">m0p0_pktvf_err</a>               : 1;
<a name="l04281"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab5948550d5e37355c21ffcea95775893">04281</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab5948550d5e37355c21ffcea95775893">m0p0_pktpf_err</a>               : 1;
<a name="l04282"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad2b46df70b74a4cb6f8d187a71181ef6">04282</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad2b46df70b74a4cb6f8d187a71181ef6">m0p0_ppvf_err</a>                : 1;
<a name="l04283"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a2dcb9c63568365b74f175afa46a165de">04283</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a2dcb9c63568365b74f175afa46a165de">m0p0_pppf_err</a>                : 1;
<a name="l04284"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a692dd67e89a1e311a0658322186f6d65">04284</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a692dd67e89a1e311a0658322186f6d65">m0p1_dmavf_err</a>               : 1;
<a name="l04285"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a13a76b883fe9f3d3420bbce6b63e1e62">04285</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a13a76b883fe9f3d3420bbce6b63e1e62">m0p1_dmapf_err</a>               : 1;
<a name="l04286"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a780a3e3600dbeaf48917fae609893d94">04286</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a780a3e3600dbeaf48917fae609893d94">m0p1_pktvf_err</a>               : 1;
<a name="l04287"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab3712550edcb4be49e4a40f59c529ece">04287</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab3712550edcb4be49e4a40f59c529ece">m0p1_pktpf_err</a>               : 1;
<a name="l04288"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a4562b22ac11addf9c6323ac33b0defb7">04288</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a4562b22ac11addf9c6323ac33b0defb7">m0p1_ppvf_err</a>                : 1;
<a name="l04289"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a91863fad38683c179cac919ca34965db">04289</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a91863fad38683c179cac919ca34965db">m0p1_pppf_err</a>                : 1;
<a name="l04290"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a2173a93b06030a6d5f0c95bb18c76414">04290</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a2173a93b06030a6d5f0c95bb18c76414">m1p0_dmapf_err</a>               : 1;
<a name="l04291"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a63d957e16abf6af141cee3a3dcc5aca1">04291</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a63d957e16abf6af141cee3a3dcc5aca1">m1p0_pktpf_err</a>               : 1;
<a name="l04292"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad15a3a51f0a19c323bfa61a0175afd49">04292</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad15a3a51f0a19c323bfa61a0175afd49">m1p0_pppf_err</a>                : 1;
<a name="l04293"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a0d80cb5a45d399a906180599c96a585a">04293</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a0d80cb5a45d399a906180599c96a585a">m2p0_dmavf_err</a>               : 1;
<a name="l04294"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a15a0afd6b2597029cf7467c05ed0e067">04294</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a15a0afd6b2597029cf7467c05ed0e067">m2p0_dmapf_err</a>               : 1;
<a name="l04295"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad124aeefc06588f5758c4329e18ebcfc">04295</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ad124aeefc06588f5758c4329e18ebcfc">m2p0_pktvf_err</a>               : 1;
<a name="l04296"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#af5af9ea6afe11b6341470d77c46cc9d6">04296</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#af5af9ea6afe11b6341470d77c46cc9d6">m2p0_pktpf_err</a>               : 1;
<a name="l04297"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a7fc3124d93b1db01b12f04b04a1bf15e">04297</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a7fc3124d93b1db01b12f04b04a1bf15e">m2p0_ppvf_err</a>                : 1;
<a name="l04298"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#acb208380ba28166fffd7696680ead292">04298</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#acb208380ba28166fffd7696680ead292">m2p0_pppf_err</a>                : 1;
<a name="l04299"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aa48c80c659564271ad6fa10ab9a54b4a">04299</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aa48c80c659564271ad6fa10ab9a54b4a">m3p0_dmapf_err</a>               : 1;
<a name="l04300"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a145b52e531a8b197493099ea9f3caae4">04300</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a145b52e531a8b197493099ea9f3caae4">m3p0_pktpf_err</a>               : 1;
<a name="l04301"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab2e366269d32e505c9046cb0ed4fc3f9">04301</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab2e366269d32e505c9046cb0ed4fc3f9">m3p0_pppf_err</a>                : 1;
<a name="l04302"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ae4882d4f550b57f2fbd3d4fe35bddc9c">04302</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ae4882d4f550b57f2fbd3d4fe35bddc9c">m0_up_b0</a>                     : 1;
<a name="l04303"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a5dfd3f90f47091a29dc713f64693b480">04303</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a5dfd3f90f47091a29dc713f64693b480">m0_up_wi</a>                     : 1;
<a name="l04304"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ae6bc3d15e264866757a08883562bab79">04304</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ae6bc3d15e264866757a08883562bab79">m0_un_b0</a>                     : 1;
<a name="l04305"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a50e6ae2012e63a52b307f03fbff17633">04305</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a50e6ae2012e63a52b307f03fbff17633">m0_un_wi</a>                     : 1;
<a name="l04306"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a533b354e12e021793ddd0faa464c855c">04306</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a533b354e12e021793ddd0faa464c855c">m1_up_b0</a>                     : 1;
<a name="l04307"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aeb16c8224a1491272f6a1c0008a56040">04307</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#aeb16c8224a1491272f6a1c0008a56040">m1_up_wi</a>                     : 1;
<a name="l04308"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab9dc0f766519795d6db5c97760ee92f6">04308</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab9dc0f766519795d6db5c97760ee92f6">m1_un_b0</a>                     : 1;
<a name="l04309"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a226a22ca82f4353c6e68328f949ef893">04309</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a226a22ca82f4353c6e68328f949ef893">m1_un_wi</a>                     : 1;
<a name="l04310"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab29d81d4581816c04f73c31c92ca69fc">04310</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#ab29d81d4581816c04f73c31c92ca69fc">m2_up_b0</a>                     : 1;
<a name="l04311"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a3aa6d0ddebcb2c4c010b60050c0680cc">04311</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a3aa6d0ddebcb2c4c010b60050c0680cc">m2_up_wi</a>                     : 1;
<a name="l04312"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8fd20d653c8984f8d10a6a90b0eccce7">04312</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a8fd20d653c8984f8d10a6a90b0eccce7">m2_un_b0</a>                     : 1;
<a name="l04313"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#add2ea743c29a52acef88b4705d7555f5">04313</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#add2ea743c29a52acef88b4705d7555f5">m2_un_wi</a>                     : 1;
<a name="l04314"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a546a17cb697b721ce7f7e9e22d289f4a">04314</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a546a17cb697b721ce7f7e9e22d289f4a">m3_up_b0</a>                     : 1;
<a name="l04315"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a4535d7004a4be983560704b456694de5">04315</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a4535d7004a4be983560704b456694de5">m3_up_wi</a>                     : 1;
<a name="l04316"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#afce000fb8e25b7cae8d581b4f2a5ab8a">04316</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#afce000fb8e25b7cae8d581b4f2a5ab8a">m3_un_b0</a>                     : 1;
<a name="l04317"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a6f4691c5a157290537b574676ab77555">04317</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a6f4691c5a157290537b574676ab77555">m3_un_wi</a>                     : 1;
<a name="l04318"></a><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a12dab5a9ddaa9cd58e6ffc3df9bafad7">04318</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html#a12dab5a9ddaa9cd58e6ffc3df9bafad7">reserved_51_63</a>               : 13;
<a name="l04319"></a>04319 <span class="preprocessor">#endif</span>
<a name="l04320"></a>04320 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ciu__int__enb.html#a5919f5c43708420771b45a67cd7143b1">s</a>;
<a name="l04321"></a><a class="code" href="unioncvmx__sli__ciu__int__enb.html#a314acf7aa76e47678f232c1d280a34d1">04321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html">cvmx_sli_ciu_int_enb_s</a>         <a class="code" href="unioncvmx__sli__ciu__int__enb.html#a314acf7aa76e47678f232c1d280a34d1">cn73xx</a>;
<a name="l04322"></a><a class="code" href="unioncvmx__sli__ciu__int__enb.html#aff266de74fe12d530e5cd77ffc12e3d9">04322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html">cvmx_sli_ciu_int_enb_s</a>         <a class="code" href="unioncvmx__sli__ciu__int__enb.html#aff266de74fe12d530e5cd77ffc12e3d9">cn78xx</a>;
<a name="l04323"></a><a class="code" href="unioncvmx__sli__ciu__int__enb.html#a754d27fa85173780a5488143645a5911">04323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__enb_1_1cvmx__sli__ciu__int__enb__s.html">cvmx_sli_ciu_int_enb_s</a>         <a class="code" href="unioncvmx__sli__ciu__int__enb.html#a754d27fa85173780a5488143645a5911">cnf75xx</a>;
<a name="l04324"></a>04324 };
<a name="l04325"></a><a class="code" href="cvmx-sli-defs_8h.html#ad264865a16af87edd63e66b0da38cc9e">04325</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ciu__int__enb.html" title="cvmx_sli_ciu_int_enb">cvmx_sli_ciu_int_enb</a> <a class="code" href="unioncvmx__sli__ciu__int__enb.html" title="cvmx_sli_ciu_int_enb">cvmx_sli_ciu_int_enb_t</a>;
<a name="l04326"></a>04326 <span class="comment"></span>
<a name="l04327"></a>04327 <span class="comment">/**</span>
<a name="l04328"></a>04328 <span class="comment"> * cvmx_sli_ciu_int_sum</span>
<a name="l04329"></a>04329 <span class="comment"> *</span>
<a name="l04330"></a>04330 <span class="comment"> * The fields in this register are set when an interrupt condition occurs; write 1 to clear.</span>
<a name="l04331"></a>04331 <span class="comment"> * A bit set in this register will send and interrupt to CIU</span>
<a name="l04332"></a>04332 <span class="comment"> */</span>
<a name="l04333"></a><a class="code" href="unioncvmx__sli__ciu__int__sum.html">04333</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ciu__int__sum.html" title="cvmx_sli_ciu_int_sum">cvmx_sli_ciu_int_sum</a> {
<a name="l04334"></a><a class="code" href="unioncvmx__sli__ciu__int__sum.html#a00631b56ff983a61a575e4103f6e32a4">04334</a>     uint64_t <a class="code" href="unioncvmx__sli__ciu__int__sum.html#a00631b56ff983a61a575e4103f6e32a4">u64</a>;
<a name="l04335"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html">04335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html">cvmx_sli_ciu_int_sum_s</a> {
<a name="l04336"></a>04336 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04337"></a>04337 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0d7e3e20fe3d13842b68685e87ce052f">reserved_51_63</a>               : 13;
<a name="l04338"></a>04338     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa7d3b4248380fe7fd7b27fe41a92dbad">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 3. This occurs when the window</span>
<a name="l04339"></a>04339 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04340"></a>04340 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04341"></a>04341 <span class="comment">                                                         This bit is set when SLI_MAC()_PF()_INT_SUM[UN_WI]</span>
<a name="l04342"></a>04342 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M3_UN_WI. */</span>
<a name="l04343"></a>04343     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aaeb5a89d3486312fd7a95541a43c976a">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar 0 from MAC 3. This occurs when the BAR 0 address space</span>
<a name="l04344"></a>04344 <span class="comment">                                                         is disabled.</span>
<a name="l04345"></a>04345 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04346"></a>04346 <span class="comment">                                                         This bit is set when SLI_MAC()_PF()_INT_SUM[UN_B0]</span>
<a name="l04347"></a>04347 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M3_UN_B0. */</span>
<a name="l04348"></a>04348     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a78256c127f89e970dde8974a9edb3763">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 3. This occurs when the window</span>
<a name="l04349"></a>04349 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04350"></a>04350 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04351"></a>04351 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M3_UP_WI. */</span>
<a name="l04352"></a>04352     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8d3cc953d788cb8cea1369783816ad7c">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar 0 from MAC 3. This occurs when the BAR 0 address space</span>
<a name="l04353"></a>04353 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04354"></a>04354 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M3_UP_B0. */</span>
<a name="l04355"></a>04355     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a59faa0014ac08c3c56a43dad341c0a8d">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 2. This occurs when the window</span>
<a name="l04356"></a>04356 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04357"></a>04357 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04358"></a>04358 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2_UN_WI. */</span>
<a name="l04359"></a>04359     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aed2e2ed69f999a15d5d55d94fe627cd1">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar 0 from MAC 2. This occurs when the BAR 0 address space</span>
<a name="l04360"></a>04360 <span class="comment">                                                         is disabled.</span>
<a name="l04361"></a>04361 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04362"></a>04362 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2_UN_B0. */</span>
<a name="l04363"></a>04363     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab026be63a21a02082099ce7ad25aa1ad">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 2. This occurs when the window</span>
<a name="l04364"></a>04364 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04365"></a>04365 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04366"></a>04366 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2_UP_WI. */</span>
<a name="l04367"></a>04367     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5bc2942c3af51131258fec9c840d8088">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar 0 from MAC 2. This occurs when the BAR 0 address space</span>
<a name="l04368"></a>04368 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04369"></a>04369 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2_UP_B0. */</span>
<a name="l04370"></a>04370     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0e6e0dd011a0000b943a38c071132722">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 1. This occurs when the window</span>
<a name="l04371"></a>04371 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04372"></a>04372 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04373"></a>04373 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M1_UN_WI. */</span>
<a name="l04374"></a>04374     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aeee85cd8ece41543d76a2b32c6b18acd">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar 0 from MAC 1. This occurs when the BAR 0 address space</span>
<a name="l04375"></a>04375 <span class="comment">                                                         is disabled.</span>
<a name="l04376"></a>04376 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04377"></a>04377 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M1_UN_B0. */</span>
<a name="l04378"></a>04378     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#abb6a9ecaf5dfc768328880ccc13fa224">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 1. This occurs when the window</span>
<a name="l04379"></a>04379 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04380"></a>04380 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04381"></a>04381 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M1_UP_WI. */</span>
<a name="l04382"></a>04382     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a00ebbab31407eb5cf037995ea5a09924">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar 0 from MAC 1. This occurs when the BAR 0 address space</span>
<a name="l04383"></a>04383 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04384"></a>04384 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M1_UP_B0. */</span>
<a name="l04385"></a>04385     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aca33d996b6aef4a0568cc04671838758">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 0. This occurs when the window</span>
<a name="l04386"></a>04386 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04387"></a>04387 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04388"></a>04388 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0_UN_WI. */</span>
<a name="l04389"></a>04389     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a292cad1455d09530685b0763eb8e3ca7">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar 0 from MAC 0. This occurs when the BAR 0 address space</span>
<a name="l04390"></a>04390 <span class="comment">                                                         is disabled.</span>
<a name="l04391"></a>04391 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04392"></a>04392 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0_UN_B0. */</span>
<a name="l04393"></a>04393     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a984c521e67ec3095b564272cbccd6851">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 0. This occurs when the window</span>
<a name="l04394"></a>04394 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l04395"></a>04395 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04396"></a>04396 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0_UP_WI. */</span>
<a name="l04397"></a>04397     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a40055085e5c1b2622ae09ccf20e50008">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar 0 from MAC 0. This occurs when the BAR 0 address space</span>
<a name="l04398"></a>04398 <span class="comment">                                                         This can only be set by a PF and not a VF access.</span>
<a name="l04399"></a>04399 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0_UP_B0. */</span>
<a name="l04400"></a>04400     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa9698540a442d88dafec710bd1e98fd1">m3p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; On SLI_PORT_E::SRIO1 PF0, when an error response is received for a PF PP transaction read,</span>
<a name="l04401"></a>04401 <span class="comment">                                                         this bit is set.</span>
<a name="l04402"></a>04402 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M3P0_PPPF_ERR. */</span>
<a name="l04403"></a>04403     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a1682171b7b149375e16698f418b7d392">m3p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::SRIO1 PF0, When an error response is received for a PF packet transaction</span>
<a name="l04404"></a>04404 <span class="comment">                                                         read or a doorbell overflow for a ring associated with this PF occurs, this bit is set.</span>
<a name="l04405"></a>04405 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M3P0_PKTPF_ERR. */</span>
<a name="l04406"></a>04406     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0de3973cd30e9ff350b1616e5f874f7b">m3p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::SRIO1 PF0, when an error response is received for a PF DMA transaction</span>
<a name="l04407"></a>04407 <span class="comment">                                                         read,</span>
<a name="l04408"></a>04408 <span class="comment">                                                         this bit is set.</span>
<a name="l04409"></a>04409 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M3P0_DMAPF_ERR. */</span>
<a name="l04410"></a>04410     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a56f9f889394d07fe8f631c0d4785080e">m2p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; On SLI_PORT_E::SRIO0 PF0, when an error response is received for a PF PP transaction read,</span>
<a name="l04411"></a>04411 <span class="comment">                                                         this bit is set.</span>
<a name="l04412"></a>04412 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2P0_PPPF_ERR. */</span>
<a name="l04413"></a>04413     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#acb333e0b211dedc32c680beb1fb2fbac">m2p0_ppvf_err</a>                : 1;  <span class="comment">/**&lt; This interrupt should not occur.</span>
<a name="l04414"></a>04414 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2P0_PPVF_ERR. */</span>
<a name="l04415"></a>04415     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a37501138c79aa0e915db82fa4de51473">m2p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::SRIO0 PF0, When an error response is received for a PF packet transaction</span>
<a name="l04416"></a>04416 <span class="comment">                                                         read or a doorbell overflow for a ring associated with this PF occurs, this bit is set.</span>
<a name="l04417"></a>04417 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2P0_PKTPF_ERR. */</span>
<a name="l04418"></a>04418     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a08f7c9b108144533c7bfd6024e9bc9c1">m2p0_pktvf_err</a>               : 1;  <span class="comment">/**&lt; This interrupt should not occur.</span>
<a name="l04419"></a>04419 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2P0_PKTVF_ERR. */</span>
<a name="l04420"></a>04420     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab9c5a5f2a34f8511fa5942c1405e4f52">m2p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::SRIO0 PF0, when an error response is received for a PF DMA transaction</span>
<a name="l04421"></a>04421 <span class="comment">                                                         read,</span>
<a name="l04422"></a>04422 <span class="comment">                                                         this bit is set.</span>
<a name="l04423"></a>04423 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2P0_DMAPF_ERR. */</span>
<a name="l04424"></a>04424     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0980144bbabb21a9af9c32c6f6ce2a3b">m2p0_dmavf_err</a>               : 1;  <span class="comment">/**&lt; This interrupt should not occur.</span>
<a name="l04425"></a>04425 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2P0_DMAVF_ERR. */</span>
<a name="l04426"></a>04426     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a85742027754c8f86ccb95f7dd1b7c8bf">m1p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM1 PF0, when an error response is received for a PF PP transaction read,</span>
<a name="l04427"></a>04427 <span class="comment">                                                         this bit is set.</span>
<a name="l04428"></a>04428 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M1P0_PPPF_ERR. */</span>
<a name="l04429"></a>04429     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0e130c9afbf824ff0d0521381c4de0a1">m1p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM1 PF0, When an error response is received for a PF packet transaction</span>
<a name="l04430"></a>04430 <span class="comment">                                                         read or a doorbell overflow for a ring associated with this PF occurs, this bit is set.</span>
<a name="l04431"></a>04431 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M1P0_PKTPF_ERR. */</span>
<a name="l04432"></a>04432     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab2cb883219d71ebac31c316675b3eea0">m1p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM1 PF0, when an error response is received for a PF DMA transaction read,</span>
<a name="l04433"></a>04433 <span class="comment">                                                         this bit is set.</span>
<a name="l04434"></a>04434 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M1P0_DMAPF_ERR. */</span>
<a name="l04435"></a>04435     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a68cd17e8093787eeaf29008247b803ba">m0p1_pppf_err</a>                : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04436"></a>04436 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P1_PPPF_ERR. */</span>
<a name="l04437"></a>04437     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5316a2d9ff8cb14db6b8a16cd1c5b188">m0p1_ppvf_err</a>                : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04438"></a>04438 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P1_PPVF_ERR. */</span>
<a name="l04439"></a>04439     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8ffe1007a19428f2470e2c61cb04c211">m0p1_pktpf_err</a>               : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04440"></a>04440 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P1_PKTPF_ERR. */</span>
<a name="l04441"></a>04441     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a6d4363dff16b2f0e24504fe2f7a34603">m0p1_pktvf_err</a>               : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04442"></a>04442 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P1_PKTVF_ERR. */</span>
<a name="l04443"></a>04443     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#af1eecaee1b721db5aca453b1b9731b65">m0p1_dmapf_err</a>               : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04444"></a>04444 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P1_DMAPF_ERR. */</span>
<a name="l04445"></a>04445     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a997e39a00d5c102a6e38d2da8908dadf">m0p1_dmavf_err</a>               : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04446"></a>04446 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P1_DMAVF_ERR. */</span>
<a name="l04447"></a>04447     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a347e0b6e033b5783e929ee018c1e2726">m0p0_pppf_err</a>                : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM0 PF0, when an error response is received for a PF PP transaction read,</span>
<a name="l04448"></a>04448 <span class="comment">                                                         this bit is set.</span>
<a name="l04449"></a>04449 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P0_PPPF_ERR. */</span>
<a name="l04450"></a>04450     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a886d86c323483dc64185f49b6eb127b0">m0p0_ppvf_err</a>                : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM0 PF0, when an error response is received for a VF PP transaction read,</span>
<a name="l04451"></a>04451 <span class="comment">                                                         this bit is set. This bit should be cleared and followed by a read to</span>
<a name="l04452"></a>04452 <span class="comment">                                                         SLI_MAC()_PF()_PP_VF_INT to discover which VF is set.</span>
<a name="l04453"></a>04453 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P0_PPVF_ERR. */</span>
<a name="l04454"></a>04454     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab87c6b61b6cdbd30bb5946f8dc4f99e9">m0p0_pktpf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM0 PF0, When an error response is received for a PF packet transaction</span>
<a name="l04455"></a>04455 <span class="comment">                                                         read or a doorbell overflow for a ring associated with this PF occurs, this bit is set.</span>
<a name="l04456"></a>04456 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P0_PKTPF_ERR. */</span>
<a name="l04457"></a>04457     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a672f1c0b76df8da2e417b4a2beb9bfad">m0p0_pktvf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM0 PF0, when an error response is received for a VF PP transaction read,</span>
<a name="l04458"></a>04458 <span class="comment">                                                         a doorbell overflow for a ring associated with a VF occurs or an illegal memory access</span>
<a name="l04459"></a>04459 <span class="comment">                                                         from a VF occurs, this bit is set. This bit should be cleared and followed by a read to</span>
<a name="l04460"></a>04460 <span class="comment">                                                         SLI_MAC()_PF()_PKT_VF_INT to discover which VF is set.</span>
<a name="l04461"></a>04461 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P0_PKTVF_ERR. */</span>
<a name="l04462"></a>04462     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a05eb517d3dca29c82f623c084fe1b909">m0p0_dmapf_err</a>               : 1;  <span class="comment">/**&lt; On SLI_PORT_E::PEM0 PF0, when an error response is received for a PF DMA transaction read,</span>
<a name="l04463"></a>04463 <span class="comment">                                                         this bit is set.</span>
<a name="l04464"></a>04464 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P0_DMAPF_ERR. */</span>
<a name="l04465"></a>04465     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8214fcbc38b90dd63b6bc6fd022d8b2c">m0p0_dmavf_err</a>               : 1;  <span class="comment">/**&lt; When an error response is received for a VF DMA transaction read on SLI_PORT_E::PEM0 PF0,</span>
<a name="l04466"></a>04466 <span class="comment">                                                         this bit is set. This bit should be cleared and followed by a read to</span>
<a name="l04467"></a>04467 <span class="comment">                                                         SLI_MAC()_PF()_DMA_VF_INT is required to discover which VF is set.</span>
<a name="l04468"></a>04468 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P0_DMAVF_ERR. */</span>
<a name="l04469"></a>04469     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ac3c73a2798caeb83385062d6bc1d303f">m2v0_flr</a>                     : 1;  <span class="comment">/**&lt; This interrupt should not occur.</span>
<a name="l04470"></a>04470 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2V0_FLR. */</span>
<a name="l04471"></a>04471     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa4cfa3fe8c7a71781a9c0a3327c46787">m2p0_flr</a>                     : 1;  <span class="comment">/**&lt; A FLR occurred for SLI_PORT_E::PEM2 PF0. This bit should be cleared and followed by</span>
<a name="l04472"></a>04472 <span class="comment">                                                         a read to SLI_MAC()_PF()_FLR_VF_INT to discover which VF experienced the FLR.</span>
<a name="l04473"></a>04473 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M2P0_FLR. */</span>
<a name="l04474"></a>04474     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5144824cf0e5d4837d1258a3e3b7c87d">reserved_5_8</a>                 : 4;
<a name="l04475"></a>04475     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a461fcd8a2b40aca70076cfc8bfc54bdb">m0v1_flr</a>                     : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04476"></a>04476 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0V1_FLR. */</span>
<a name="l04477"></a>04477     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a9199fb3f48da064f07d46a7fafb55c7f">m0p1_flr</a>                     : 1;  <span class="comment">/**&lt; This interrupt cannot occur.</span>
<a name="l04478"></a>04478 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P1_FLR. */</span>
<a name="l04479"></a>04479     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ad6eb43e52f1439b0ea3964d8375ddba3">m0v0_flr</a>                     : 1;  <span class="comment">/**&lt; An FLR occurred for a VF on SLI_PORT_E::PEM0 PF0.</span>
<a name="l04480"></a>04480 <span class="comment">                                                         This bit should be cleared and followed by a read to SLI_MAC()_PF()_FLR_VF_INT to discover</span>
<a name="l04481"></a>04481 <span class="comment">                                                         which VF experienced the FLR.</span>
<a name="l04482"></a>04482 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0V0_FLR. */</span>
<a name="l04483"></a>04483     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aaedbd3dd241a5b64b2371cd59c32751c">m0p0_flr</a>                     : 1;  <span class="comment">/**&lt; A FLR occurred for SLI_PORT_E::PEM0 PF0.</span>
<a name="l04484"></a>04484 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_M0P0_FLR. */</span>
<a name="l04485"></a>04485     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a2b276e3b0cd3c22ddec6b858fcbc0b50">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer to a RSL that did not complete within</span>
<a name="l04486"></a>04486 <span class="comment">                                                         SLI_WINDOW_CTL[TIME] coprocessor-clock cycles</span>
<a name="l04487"></a>04487 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_RML_TO. */</span>
<a name="l04488"></a>04488 <span class="preprocessor">#else</span>
<a name="l04489"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a2b276e3b0cd3c22ddec6b858fcbc0b50">04489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a2b276e3b0cd3c22ddec6b858fcbc0b50">rml_to</a>                       : 1;
<a name="l04490"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aaedbd3dd241a5b64b2371cd59c32751c">04490</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aaedbd3dd241a5b64b2371cd59c32751c">m0p0_flr</a>                     : 1;
<a name="l04491"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ad6eb43e52f1439b0ea3964d8375ddba3">04491</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ad6eb43e52f1439b0ea3964d8375ddba3">m0v0_flr</a>                     : 1;
<a name="l04492"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a9199fb3f48da064f07d46a7fafb55c7f">04492</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a9199fb3f48da064f07d46a7fafb55c7f">m0p1_flr</a>                     : 1;
<a name="l04493"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a461fcd8a2b40aca70076cfc8bfc54bdb">04493</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a461fcd8a2b40aca70076cfc8bfc54bdb">m0v1_flr</a>                     : 1;
<a name="l04494"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5144824cf0e5d4837d1258a3e3b7c87d">04494</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5144824cf0e5d4837d1258a3e3b7c87d">reserved_5_8</a>                 : 4;
<a name="l04495"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa4cfa3fe8c7a71781a9c0a3327c46787">04495</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa4cfa3fe8c7a71781a9c0a3327c46787">m2p0_flr</a>                     : 1;
<a name="l04496"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ac3c73a2798caeb83385062d6bc1d303f">04496</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ac3c73a2798caeb83385062d6bc1d303f">m2v0_flr</a>                     : 1;
<a name="l04497"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8214fcbc38b90dd63b6bc6fd022d8b2c">04497</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8214fcbc38b90dd63b6bc6fd022d8b2c">m0p0_dmavf_err</a>               : 1;
<a name="l04498"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a05eb517d3dca29c82f623c084fe1b909">04498</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a05eb517d3dca29c82f623c084fe1b909">m0p0_dmapf_err</a>               : 1;
<a name="l04499"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a672f1c0b76df8da2e417b4a2beb9bfad">04499</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a672f1c0b76df8da2e417b4a2beb9bfad">m0p0_pktvf_err</a>               : 1;
<a name="l04500"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab87c6b61b6cdbd30bb5946f8dc4f99e9">04500</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab87c6b61b6cdbd30bb5946f8dc4f99e9">m0p0_pktpf_err</a>               : 1;
<a name="l04501"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a886d86c323483dc64185f49b6eb127b0">04501</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a886d86c323483dc64185f49b6eb127b0">m0p0_ppvf_err</a>                : 1;
<a name="l04502"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a347e0b6e033b5783e929ee018c1e2726">04502</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a347e0b6e033b5783e929ee018c1e2726">m0p0_pppf_err</a>                : 1;
<a name="l04503"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a997e39a00d5c102a6e38d2da8908dadf">04503</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a997e39a00d5c102a6e38d2da8908dadf">m0p1_dmavf_err</a>               : 1;
<a name="l04504"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#af1eecaee1b721db5aca453b1b9731b65">04504</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#af1eecaee1b721db5aca453b1b9731b65">m0p1_dmapf_err</a>               : 1;
<a name="l04505"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a6d4363dff16b2f0e24504fe2f7a34603">04505</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a6d4363dff16b2f0e24504fe2f7a34603">m0p1_pktvf_err</a>               : 1;
<a name="l04506"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8ffe1007a19428f2470e2c61cb04c211">04506</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8ffe1007a19428f2470e2c61cb04c211">m0p1_pktpf_err</a>               : 1;
<a name="l04507"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5316a2d9ff8cb14db6b8a16cd1c5b188">04507</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5316a2d9ff8cb14db6b8a16cd1c5b188">m0p1_ppvf_err</a>                : 1;
<a name="l04508"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a68cd17e8093787eeaf29008247b803ba">04508</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a68cd17e8093787eeaf29008247b803ba">m0p1_pppf_err</a>                : 1;
<a name="l04509"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab2cb883219d71ebac31c316675b3eea0">04509</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab2cb883219d71ebac31c316675b3eea0">m1p0_dmapf_err</a>               : 1;
<a name="l04510"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0e130c9afbf824ff0d0521381c4de0a1">04510</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0e130c9afbf824ff0d0521381c4de0a1">m1p0_pktpf_err</a>               : 1;
<a name="l04511"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a85742027754c8f86ccb95f7dd1b7c8bf">04511</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a85742027754c8f86ccb95f7dd1b7c8bf">m1p0_pppf_err</a>                : 1;
<a name="l04512"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0980144bbabb21a9af9c32c6f6ce2a3b">04512</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0980144bbabb21a9af9c32c6f6ce2a3b">m2p0_dmavf_err</a>               : 1;
<a name="l04513"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab9c5a5f2a34f8511fa5942c1405e4f52">04513</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab9c5a5f2a34f8511fa5942c1405e4f52">m2p0_dmapf_err</a>               : 1;
<a name="l04514"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a08f7c9b108144533c7bfd6024e9bc9c1">04514</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a08f7c9b108144533c7bfd6024e9bc9c1">m2p0_pktvf_err</a>               : 1;
<a name="l04515"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a37501138c79aa0e915db82fa4de51473">04515</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a37501138c79aa0e915db82fa4de51473">m2p0_pktpf_err</a>               : 1;
<a name="l04516"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#acb333e0b211dedc32c680beb1fb2fbac">04516</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#acb333e0b211dedc32c680beb1fb2fbac">m2p0_ppvf_err</a>                : 1;
<a name="l04517"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a56f9f889394d07fe8f631c0d4785080e">04517</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a56f9f889394d07fe8f631c0d4785080e">m2p0_pppf_err</a>                : 1;
<a name="l04518"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0de3973cd30e9ff350b1616e5f874f7b">04518</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0de3973cd30e9ff350b1616e5f874f7b">m3p0_dmapf_err</a>               : 1;
<a name="l04519"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a1682171b7b149375e16698f418b7d392">04519</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a1682171b7b149375e16698f418b7d392">m3p0_pktpf_err</a>               : 1;
<a name="l04520"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa9698540a442d88dafec710bd1e98fd1">04520</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa9698540a442d88dafec710bd1e98fd1">m3p0_pppf_err</a>                : 1;
<a name="l04521"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a40055085e5c1b2622ae09ccf20e50008">04521</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a40055085e5c1b2622ae09ccf20e50008">m0_up_b0</a>                     : 1;
<a name="l04522"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a984c521e67ec3095b564272cbccd6851">04522</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a984c521e67ec3095b564272cbccd6851">m0_up_wi</a>                     : 1;
<a name="l04523"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a292cad1455d09530685b0763eb8e3ca7">04523</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a292cad1455d09530685b0763eb8e3ca7">m0_un_b0</a>                     : 1;
<a name="l04524"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aca33d996b6aef4a0568cc04671838758">04524</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aca33d996b6aef4a0568cc04671838758">m0_un_wi</a>                     : 1;
<a name="l04525"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a00ebbab31407eb5cf037995ea5a09924">04525</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a00ebbab31407eb5cf037995ea5a09924">m1_up_b0</a>                     : 1;
<a name="l04526"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#abb6a9ecaf5dfc768328880ccc13fa224">04526</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#abb6a9ecaf5dfc768328880ccc13fa224">m1_up_wi</a>                     : 1;
<a name="l04527"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aeee85cd8ece41543d76a2b32c6b18acd">04527</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aeee85cd8ece41543d76a2b32c6b18acd">m1_un_b0</a>                     : 1;
<a name="l04528"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0e6e0dd011a0000b943a38c071132722">04528</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0e6e0dd011a0000b943a38c071132722">m1_un_wi</a>                     : 1;
<a name="l04529"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5bc2942c3af51131258fec9c840d8088">04529</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a5bc2942c3af51131258fec9c840d8088">m2_up_b0</a>                     : 1;
<a name="l04530"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab026be63a21a02082099ce7ad25aa1ad">04530</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#ab026be63a21a02082099ce7ad25aa1ad">m2_up_wi</a>                     : 1;
<a name="l04531"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aed2e2ed69f999a15d5d55d94fe627cd1">04531</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aed2e2ed69f999a15d5d55d94fe627cd1">m2_un_b0</a>                     : 1;
<a name="l04532"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a59faa0014ac08c3c56a43dad341c0a8d">04532</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a59faa0014ac08c3c56a43dad341c0a8d">m2_un_wi</a>                     : 1;
<a name="l04533"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8d3cc953d788cb8cea1369783816ad7c">04533</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a8d3cc953d788cb8cea1369783816ad7c">m3_up_b0</a>                     : 1;
<a name="l04534"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a78256c127f89e970dde8974a9edb3763">04534</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a78256c127f89e970dde8974a9edb3763">m3_up_wi</a>                     : 1;
<a name="l04535"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aaeb5a89d3486312fd7a95541a43c976a">04535</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aaeb5a89d3486312fd7a95541a43c976a">m3_un_b0</a>                     : 1;
<a name="l04536"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa7d3b4248380fe7fd7b27fe41a92dbad">04536</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#aa7d3b4248380fe7fd7b27fe41a92dbad">m3_un_wi</a>                     : 1;
<a name="l04537"></a><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0d7e3e20fe3d13842b68685e87ce052f">04537</a>     uint64_t <a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html#a0d7e3e20fe3d13842b68685e87ce052f">reserved_51_63</a>               : 13;
<a name="l04538"></a>04538 <span class="preprocessor">#endif</span>
<a name="l04539"></a>04539 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ciu__int__sum.html#a8089d8714eee8bcfbd96a266f82969b0">s</a>;
<a name="l04540"></a><a class="code" href="unioncvmx__sli__ciu__int__sum.html#a06d635ec016fc0cbf7089ca45dd84ae8">04540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html">cvmx_sli_ciu_int_sum_s</a>         <a class="code" href="unioncvmx__sli__ciu__int__sum.html#a06d635ec016fc0cbf7089ca45dd84ae8">cn73xx</a>;
<a name="l04541"></a><a class="code" href="unioncvmx__sli__ciu__int__sum.html#a832304ae095815085fe61a097033dd82">04541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html">cvmx_sli_ciu_int_sum_s</a>         <a class="code" href="unioncvmx__sli__ciu__int__sum.html#a832304ae095815085fe61a097033dd82">cn78xx</a>;
<a name="l04542"></a><a class="code" href="unioncvmx__sli__ciu__int__sum.html#a3b93a1f443ddc819877b2733be6b9911">04542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ciu__int__sum_1_1cvmx__sli__ciu__int__sum__s.html">cvmx_sli_ciu_int_sum_s</a>         <a class="code" href="unioncvmx__sli__ciu__int__sum.html#a3b93a1f443ddc819877b2733be6b9911">cnf75xx</a>;
<a name="l04543"></a>04543 };
<a name="l04544"></a><a class="code" href="cvmx-sli-defs_8h.html#a231ae4c25a05e7879f067ad760eb70fb">04544</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ciu__int__sum.html" title="cvmx_sli_ciu_int_sum">cvmx_sli_ciu_int_sum</a> <a class="code" href="unioncvmx__sli__ciu__int__sum.html" title="cvmx_sli_ciu_int_sum">cvmx_sli_ciu_int_sum_t</a>;
<a name="l04545"></a>04545 <span class="comment"></span>
<a name="l04546"></a>04546 <span class="comment">/**</span>
<a name="l04547"></a>04547 <span class="comment"> * cvmx_sli_ctl_port#</span>
<a name="l04548"></a>04548 <span class="comment"> *</span>
<a name="l04549"></a>04549 <span class="comment"> * These registers contains control information for access to ports. Indexed by SLI_PORT_E.</span>
<a name="l04550"></a>04550 <span class="comment"> * Note: SLI_CTL_PORT0 controls PF0.</span>
<a name="l04551"></a>04551 <span class="comment"> */</span>
<a name="l04552"></a><a class="code" href="unioncvmx__sli__ctl__portx.html">04552</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ctl__portx.html" title="cvmx_sli_ctl_port#">cvmx_sli_ctl_portx</a> {
<a name="l04553"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a34f615a0c5fe486e970a917c4e2d9483">04553</a>     uint64_t <a class="code" href="unioncvmx__sli__ctl__portx.html#a34f615a0c5fe486e970a917c4e2d9483">u64</a>;
<a name="l04554"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">04554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a> {
<a name="l04555"></a>04555 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04556"></a>04556 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a5f4f7272df3e197aa1ac108bc5abb73c">reserved_22_63</a>               : 42;
<a name="l04557"></a>04557     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a3ad7091660a41b2f5621528581d3ebba">intd</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intd wire asserted. Before mapping. */</span>
<a name="l04558"></a>04558     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae0e7051b8f43d66e76bb672b38b90ccd">intc</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intc wire asserted. Before mapping. */</span>
<a name="l04559"></a>04559     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ad16ec4146d5b428cf7c9522eed998f3d">intb</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intb wire asserted. Before mapping. */</span>
<a name="l04560"></a>04560     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a3e9fd891e7972a0cf9139a6f2fdca89d">inta</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Inta wire asserted. Before mapping. */</span>
<a name="l04561"></a>04561     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae2be6cc026ab8b99834031b765a11e73">dis_port</a>                     : 1;  <span class="comment">/**&lt; When set, the output to the MAC is disabled. This occurs when the MAC reset line</span>
<a name="l04562"></a>04562 <span class="comment">                                                         transitions from deasserted to asserted. Writing a 1 to this location clears this</span>
<a name="l04563"></a>04563 <span class="comment">                                                         condition when the MAC is no longer in reset and the output to the MAC is at the beginning</span>
<a name="l04564"></a>04564 <span class="comment">                                                         of a transfer. */</span>
<a name="l04565"></a>04565     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a8ce2d6761adb88c64b46dac90e1694df">waitl_com</a>                    : 1;  <span class="comment">/**&lt; When set to 1, causes the SLI to wait for a commit from the L2C before sending additional</span>
<a name="l04566"></a>04566 <span class="comment">                                                         completions to the L2C from the MAC.</span>
<a name="l04567"></a>04567 <span class="comment">                                                         Set this for more conservative behavior. Clear this for more aggressive, higher-</span>
<a name="l04568"></a>04568 <span class="comment">                                                         performance behavior. */</span>
<a name="l04569"></a>04569     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae56afe7bbe96c634890f2c41872f6671">intd_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTD to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04570"></a>04570 <span class="comment">                                                         INTD (11). */</span>
<a name="l04571"></a>04571     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a072f577c24ecfc76b1bfc1c6b2df9baf">intc_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTC to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04572"></a>04572 <span class="comment">                                                         INTD (11). */</span>
<a name="l04573"></a>04573     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae08790287ec5c2572ea125108f84d2ff">intb_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTB to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04574"></a>04574 <span class="comment">                                                         INTD (11). */</span>
<a name="l04575"></a>04575     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#aa6da4c91ebd925d1978ec2ad5c967248">inta_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTA to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04576"></a>04576 <span class="comment">                                                         INTD (11). */</span>
<a name="l04577"></a>04577     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a9a42228960430e082c2e02ec200392b8">ctlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for completion TLPS */</span>
<a name="l04578"></a>04578     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#abd9c3a78a05b7d84067221f7ea05cd9b">reserved_6_6</a>                 : 1;
<a name="l04579"></a>04579     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a90a42f306256e20ef8426de256605486">ptlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for posted TLPS */</span>
<a name="l04580"></a>04580     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#af955ebc4327f4b089e5161b4bda09621">reserved_1_4</a>                 : 4;
<a name="l04581"></a>04581     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a08777aa88801c97f73eedfa410ce3a2b">wait_com</a>                     : 1;  <span class="comment">/**&lt; Wait for commit. When set to 1, causes the SLI to wait for a commit from the L2C before</span>
<a name="l04582"></a>04582 <span class="comment">                                                         sending additional stores to the L2C from the MAC. The SLI requests a commit on the last</span>
<a name="l04583"></a>04583 <span class="comment">                                                         store if more than one STORE operation is required on the IOI. Most applications will not</span>
<a name="l04584"></a>04584 <span class="comment">                                                         notice a difference, so this bit should not be set. Setting the bit is more conservative</span>
<a name="l04585"></a>04585 <span class="comment">                                                         on ordering, lower performance. */</span>
<a name="l04586"></a>04586 <span class="preprocessor">#else</span>
<a name="l04587"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a08777aa88801c97f73eedfa410ce3a2b">04587</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a08777aa88801c97f73eedfa410ce3a2b">wait_com</a>                     : 1;
<a name="l04588"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#af955ebc4327f4b089e5161b4bda09621">04588</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#af955ebc4327f4b089e5161b4bda09621">reserved_1_4</a>                 : 4;
<a name="l04589"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a90a42f306256e20ef8426de256605486">04589</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a90a42f306256e20ef8426de256605486">ptlp_ro</a>                      : 1;
<a name="l04590"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#abd9c3a78a05b7d84067221f7ea05cd9b">04590</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#abd9c3a78a05b7d84067221f7ea05cd9b">reserved_6_6</a>                 : 1;
<a name="l04591"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a9a42228960430e082c2e02ec200392b8">04591</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a9a42228960430e082c2e02ec200392b8">ctlp_ro</a>                      : 1;
<a name="l04592"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#aa6da4c91ebd925d1978ec2ad5c967248">04592</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#aa6da4c91ebd925d1978ec2ad5c967248">inta_map</a>                     : 2;
<a name="l04593"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae08790287ec5c2572ea125108f84d2ff">04593</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae08790287ec5c2572ea125108f84d2ff">intb_map</a>                     : 2;
<a name="l04594"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a072f577c24ecfc76b1bfc1c6b2df9baf">04594</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a072f577c24ecfc76b1bfc1c6b2df9baf">intc_map</a>                     : 2;
<a name="l04595"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae56afe7bbe96c634890f2c41872f6671">04595</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae56afe7bbe96c634890f2c41872f6671">intd_map</a>                     : 2;
<a name="l04596"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a8ce2d6761adb88c64b46dac90e1694df">04596</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a8ce2d6761adb88c64b46dac90e1694df">waitl_com</a>                    : 1;
<a name="l04597"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae2be6cc026ab8b99834031b765a11e73">04597</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae2be6cc026ab8b99834031b765a11e73">dis_port</a>                     : 1;
<a name="l04598"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a3e9fd891e7972a0cf9139a6f2fdca89d">04598</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a3e9fd891e7972a0cf9139a6f2fdca89d">inta</a>                         : 1;
<a name="l04599"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ad16ec4146d5b428cf7c9522eed998f3d">04599</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ad16ec4146d5b428cf7c9522eed998f3d">intb</a>                         : 1;
<a name="l04600"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae0e7051b8f43d66e76bb672b38b90ccd">04600</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#ae0e7051b8f43d66e76bb672b38b90ccd">intc</a>                         : 1;
<a name="l04601"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a3ad7091660a41b2f5621528581d3ebba">04601</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a3ad7091660a41b2f5621528581d3ebba">intd</a>                         : 1;
<a name="l04602"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a5f4f7272df3e197aa1ac108bc5abb73c">04602</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html#a5f4f7272df3e197aa1ac108bc5abb73c">reserved_22_63</a>               : 42;
<a name="l04603"></a>04603 <span class="preprocessor">#endif</span>
<a name="l04604"></a>04604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ctl__portx.html#ad386a9ded5d3364fc6bc2edc77952c6d">s</a>;
<a name="l04605"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a0f89db9834b728cfe1508cb2d4d0a333">04605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a>           <a class="code" href="unioncvmx__sli__ctl__portx.html#a0f89db9834b728cfe1508cb2d4d0a333">cn61xx</a>;
<a name="l04606"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#af6dee552494edb752b4c334c73b5ddf7">04606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a>           <a class="code" href="unioncvmx__sli__ctl__portx.html#af6dee552494edb752b4c334c73b5ddf7">cn63xx</a>;
<a name="l04607"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a83996d375833f6d612b670ce76b4cc7f">04607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a>           <a class="code" href="unioncvmx__sli__ctl__portx.html#a83996d375833f6d612b670ce76b4cc7f">cn63xxp1</a>;
<a name="l04608"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a31b75cc63cb526035639ca2bcc4c5399">04608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a>           <a class="code" href="unioncvmx__sli__ctl__portx.html#a31b75cc63cb526035639ca2bcc4c5399">cn66xx</a>;
<a name="l04609"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a4c1062db29170fcbd8c8999541f02dd8">04609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a>           <a class="code" href="unioncvmx__sli__ctl__portx.html#a4c1062db29170fcbd8c8999541f02dd8">cn68xx</a>;
<a name="l04610"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a44f1ebeafb426cb789c34c888d3e58f8">04610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a>           <a class="code" href="unioncvmx__sli__ctl__portx.html#a44f1ebeafb426cb789c34c888d3e58f8">cn68xxp1</a>;
<a name="l04611"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html">04611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html">cvmx_sli_ctl_portx_cn70xx</a> {
<a name="l04612"></a>04612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04613"></a>04613 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#ae057c9f4c20272f738c71a0f42a4c576">reserved_22_63</a>               : 42;
<a name="l04614"></a>04614     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af03ae70e869297ad4718e5cea71ebef2">intd</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intd wire asserted. Before mapping. */</span>
<a name="l04615"></a>04615     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a4e7e1ce687e7c857557c1316c3bf567a">intc</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intc wire asserted. Before mapping. */</span>
<a name="l04616"></a>04616     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af61eb3e4784784693fb701102a7bd465">intb</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Intb wire asserted. Before mapping. */</span>
<a name="l04617"></a>04617     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a87941fe1fc724af0584695e274151dfc">inta</a>                         : 1;  <span class="comment">/**&lt; When &apos;0&apos; Inta wire asserted. Before mapping. */</span>
<a name="l04618"></a>04618     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#afdb399726ffe8635e2b8aa391444c68c">dis_port</a>                     : 1;  <span class="comment">/**&lt; When set the output to the MAC is disabled. This</span>
<a name="l04619"></a>04619 <span class="comment">                                                         occurs when the MAC reset line transitions from</span>
<a name="l04620"></a>04620 <span class="comment">                                                         de-asserted to asserted. Writing a &apos;1&apos; to this</span>
<a name="l04621"></a>04621 <span class="comment">                                                         location will clear this condition when the MAC is</span>
<a name="l04622"></a>04622 <span class="comment">                                                         no longer in reset and the output to the MAC is at</span>
<a name="l04623"></a>04623 <span class="comment">                                                         the begining of a transfer. */</span>
<a name="l04624"></a>04624     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a22b07042423606c2fa328ce8e42e492b">waitl_com</a>                    : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the SLI to wait for a commit</span>
<a name="l04625"></a>04625 <span class="comment">                                                         from the L2C before sending additional completions</span>
<a name="l04626"></a>04626 <span class="comment">                                                         to the L2C from a MAC.</span>
<a name="l04627"></a>04627 <span class="comment">                                                         Set this for more conservative behavior. Clear</span>
<a name="l04628"></a>04628 <span class="comment">                                                         this for more aggressive, higher-performance</span>
<a name="l04629"></a>04629 <span class="comment">                                                         behavior */</span>
<a name="l04630"></a>04630     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af0198c0ed21aa137e91b2bf03b31ab44">intd_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTD to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04631"></a>04631 <span class="comment">                                                         INTD (11). */</span>
<a name="l04632"></a>04632     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a02aa8913f82501e849daaf3ab37c300a">intc_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTC to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04633"></a>04633 <span class="comment">                                                         INTD (11). */</span>
<a name="l04634"></a>04634     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a46d50749530063b06e4ac7e43a095d62">intb_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTB to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04635"></a>04635 <span class="comment">                                                         INTD (11). */</span>
<a name="l04636"></a>04636     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a8a6e0b908c26c72bbccee8016e3a911f">inta_map</a>                     : 2;  <span class="comment">/**&lt; Maps INTA to INTA(00), INTB(01), INTC(10) or</span>
<a name="l04637"></a>04637 <span class="comment">                                                         INTD (11). */</span>
<a name="l04638"></a>04638     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a4c260fead3994f55bdcf8041df0b6f06">ctlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for Completion TLPS. */</span>
<a name="l04639"></a>04639     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a7a12db1c0b5d78bb2dbc1e811e4cb34f">reserved_6_6</a>                 : 1;
<a name="l04640"></a>04640     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a45bae75be2bdbeb7400376cfbf80997a">ptlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for Posted TLPS. */</span>
<a name="l04641"></a>04641     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#ab75f064cecd53bb48d452085ca69bc53">reserved_4_1</a>                 : 4;
<a name="l04642"></a>04642     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a1cf70c199a5120c0b88982176064dc5b">wait_com</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the SLI to wait for a commit</span>
<a name="l04643"></a>04643 <span class="comment">                                                         from the L2C before sending additional stores to</span>
<a name="l04644"></a>04644 <span class="comment">                                                         the L2C from a MAC.</span>
<a name="l04645"></a>04645 <span class="comment">                                                         The SLI will request a commit on the last store</span>
<a name="l04646"></a>04646 <span class="comment">                                                         if more than one STORE operation is required on</span>
<a name="l04647"></a>04647 <span class="comment">                                                         the NCB.</span>
<a name="l04648"></a>04648 <span class="comment">                                                         Most applications will not notice a difference, so</span>
<a name="l04649"></a>04649 <span class="comment">                                                         should not set this bit. Setting the bit is more</span>
<a name="l04650"></a>04650 <span class="comment">                                                         conservative on ordering, lower performance */</span>
<a name="l04651"></a>04651 <span class="preprocessor">#else</span>
<a name="l04652"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a1cf70c199a5120c0b88982176064dc5b">04652</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a1cf70c199a5120c0b88982176064dc5b">wait_com</a>                     : 1;
<a name="l04653"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#ab75f064cecd53bb48d452085ca69bc53">04653</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#ab75f064cecd53bb48d452085ca69bc53">reserved_4_1</a>                 : 4;
<a name="l04654"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a45bae75be2bdbeb7400376cfbf80997a">04654</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a45bae75be2bdbeb7400376cfbf80997a">ptlp_ro</a>                      : 1;
<a name="l04655"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a7a12db1c0b5d78bb2dbc1e811e4cb34f">04655</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a7a12db1c0b5d78bb2dbc1e811e4cb34f">reserved_6_6</a>                 : 1;
<a name="l04656"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a4c260fead3994f55bdcf8041df0b6f06">04656</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a4c260fead3994f55bdcf8041df0b6f06">ctlp_ro</a>                      : 1;
<a name="l04657"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a8a6e0b908c26c72bbccee8016e3a911f">04657</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a8a6e0b908c26c72bbccee8016e3a911f">inta_map</a>                     : 2;
<a name="l04658"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a46d50749530063b06e4ac7e43a095d62">04658</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a46d50749530063b06e4ac7e43a095d62">intb_map</a>                     : 2;
<a name="l04659"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a02aa8913f82501e849daaf3ab37c300a">04659</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a02aa8913f82501e849daaf3ab37c300a">intc_map</a>                     : 2;
<a name="l04660"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af0198c0ed21aa137e91b2bf03b31ab44">04660</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af0198c0ed21aa137e91b2bf03b31ab44">intd_map</a>                     : 2;
<a name="l04661"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a22b07042423606c2fa328ce8e42e492b">04661</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a22b07042423606c2fa328ce8e42e492b">waitl_com</a>                    : 1;
<a name="l04662"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#afdb399726ffe8635e2b8aa391444c68c">04662</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#afdb399726ffe8635e2b8aa391444c68c">dis_port</a>                     : 1;
<a name="l04663"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a87941fe1fc724af0584695e274151dfc">04663</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a87941fe1fc724af0584695e274151dfc">inta</a>                         : 1;
<a name="l04664"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af61eb3e4784784693fb701102a7bd465">04664</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af61eb3e4784784693fb701102a7bd465">intb</a>                         : 1;
<a name="l04665"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a4e7e1ce687e7c857557c1316c3bf567a">04665</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#a4e7e1ce687e7c857557c1316c3bf567a">intc</a>                         : 1;
<a name="l04666"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af03ae70e869297ad4718e5cea71ebef2">04666</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#af03ae70e869297ad4718e5cea71ebef2">intd</a>                         : 1;
<a name="l04667"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#ae057c9f4c20272f738c71a0f42a4c576">04667</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html#ae057c9f4c20272f738c71a0f42a4c576">reserved_22_63</a>               : 42;
<a name="l04668"></a>04668 <span class="preprocessor">#endif</span>
<a name="l04669"></a>04669 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ctl__portx.html#a475c9091c8247b46e0bb1b14db9956b3">cn70xx</a>;
<a name="l04670"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#afa233511191ab270cc1bb1751291cdea">04670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn70xx.html">cvmx_sli_ctl_portx_cn70xx</a>      <a class="code" href="unioncvmx__sli__ctl__portx.html#afa233511191ab270cc1bb1751291cdea">cn70xxp1</a>;
<a name="l04671"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html">04671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html">cvmx_sli_ctl_portx_cn73xx</a> {
<a name="l04672"></a>04672 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04673"></a>04673 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#ad57738481b351f8ceeffce7686e2dc41">reserved_18_63</a>               : 46;
<a name="l04674"></a>04674     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a5989e491241d0bccfb4e560d13075d76">dis_port</a>                     : 1;  <span class="comment">/**&lt; When set, the output to the MAC is disabled. This occurs when the MAC reset line</span>
<a name="l04675"></a>04675 <span class="comment">                                                         transitions from deasserted to asserted. Writing a 1 to this location clears this</span>
<a name="l04676"></a>04676 <span class="comment">                                                         condition when the MAC is no longer in reset and the output to the MAC is at the beginning</span>
<a name="l04677"></a>04677 <span class="comment">                                                         of a transfer. */</span>
<a name="l04678"></a>04678     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a835814b03f10f6965c1fb616308fd2cd">waitl_com</a>                    : 1;  <span class="comment">/**&lt; When set to 1, causes the SLI to wait for a commit from the L2C before sending additional</span>
<a name="l04679"></a>04679 <span class="comment">                                                         completions to the L2C from the MAC.</span>
<a name="l04680"></a>04680 <span class="comment">                                                         Set this for more conservative behavior. Clear this for more aggressive, higher-</span>
<a name="l04681"></a>04681 <span class="comment">                                                         performance behavior. */</span>
<a name="l04682"></a>04682     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3d5e77781b1b8b78404925196560d18e">reserved_8_15</a>                : 8;
<a name="l04683"></a>04683     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3e264d33df91c20f2e3808a84c7eb26f">ctlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for completion TLPS */</span>
<a name="l04684"></a>04684     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3be518046db29ef5653002ce3bfa3529">reserved_6_6</a>                 : 1;
<a name="l04685"></a>04685     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a52ee4d537b9833b99aa10bf5efeab59b">ptlp_ro</a>                      : 1;  <span class="comment">/**&lt; Relaxed ordering enable for posted TLPS */</span>
<a name="l04686"></a>04686     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#ae643a993ea1b367ae4456a2857d6f3c9">reserved_1_4</a>                 : 4;
<a name="l04687"></a>04687     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a0d9e7e24264110dc4713df85629a8335">wait_com</a>                     : 1;  <span class="comment">/**&lt; Wait for commit. When set to 1, causes the SLI to wait for a commit from the L2C before</span>
<a name="l04688"></a>04688 <span class="comment">                                                         sending additional stores to the L2C from the MAC. The SLI requests a commit on the last</span>
<a name="l04689"></a>04689 <span class="comment">                                                         store if more than one STORE operation is required on the IOI. Most applications will not</span>
<a name="l04690"></a>04690 <span class="comment">                                                         notice a difference, so this bit should not be set. Setting the bit is more conservative</span>
<a name="l04691"></a>04691 <span class="comment">                                                         on ordering, lower performance. */</span>
<a name="l04692"></a>04692 <span class="preprocessor">#else</span>
<a name="l04693"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a0d9e7e24264110dc4713df85629a8335">04693</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a0d9e7e24264110dc4713df85629a8335">wait_com</a>                     : 1;
<a name="l04694"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#ae643a993ea1b367ae4456a2857d6f3c9">04694</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#ae643a993ea1b367ae4456a2857d6f3c9">reserved_1_4</a>                 : 4;
<a name="l04695"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a52ee4d537b9833b99aa10bf5efeab59b">04695</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a52ee4d537b9833b99aa10bf5efeab59b">ptlp_ro</a>                      : 1;
<a name="l04696"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3be518046db29ef5653002ce3bfa3529">04696</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3be518046db29ef5653002ce3bfa3529">reserved_6_6</a>                 : 1;
<a name="l04697"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3e264d33df91c20f2e3808a84c7eb26f">04697</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3e264d33df91c20f2e3808a84c7eb26f">ctlp_ro</a>                      : 1;
<a name="l04698"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3d5e77781b1b8b78404925196560d18e">04698</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a3d5e77781b1b8b78404925196560d18e">reserved_8_15</a>                : 8;
<a name="l04699"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a835814b03f10f6965c1fb616308fd2cd">04699</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a835814b03f10f6965c1fb616308fd2cd">waitl_com</a>                    : 1;
<a name="l04700"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a5989e491241d0bccfb4e560d13075d76">04700</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#a5989e491241d0bccfb4e560d13075d76">dis_port</a>                     : 1;
<a name="l04701"></a><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#ad57738481b351f8ceeffce7686e2dc41">04701</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html#ad57738481b351f8ceeffce7686e2dc41">reserved_18_63</a>               : 46;
<a name="l04702"></a>04702 <span class="preprocessor">#endif</span>
<a name="l04703"></a>04703 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ctl__portx.html#a2c176cb62262ed99d4634b6d9dec538f">cn73xx</a>;
<a name="l04704"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a0063659a4ffdc9208d21d1a8a3ed61f2">04704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html">cvmx_sli_ctl_portx_cn73xx</a>      <a class="code" href="unioncvmx__sli__ctl__portx.html#a0063659a4ffdc9208d21d1a8a3ed61f2">cn78xx</a>;
<a name="l04705"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a66cb731cd4221541dfbf6c916cc0a1d4">04705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html">cvmx_sli_ctl_portx_cn73xx</a>      <a class="code" href="unioncvmx__sli__ctl__portx.html#a66cb731cd4221541dfbf6c916cc0a1d4">cn78xxp1</a>;
<a name="l04706"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a4939ff8b4ea295e7d99ab6c342cef601">04706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__s.html">cvmx_sli_ctl_portx_s</a>           <a class="code" href="unioncvmx__sli__ctl__portx.html#a4939ff8b4ea295e7d99ab6c342cef601">cnf71xx</a>;
<a name="l04707"></a><a class="code" href="unioncvmx__sli__ctl__portx.html#a45e053c4467a0c715e181521dcf90f51">04707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__portx_1_1cvmx__sli__ctl__portx__cn73xx.html">cvmx_sli_ctl_portx_cn73xx</a>      <a class="code" href="unioncvmx__sli__ctl__portx.html#a45e053c4467a0c715e181521dcf90f51">cnf75xx</a>;
<a name="l04708"></a>04708 };
<a name="l04709"></a><a class="code" href="cvmx-sli-defs_8h.html#ad7d6d36000ec6b2df001c2665f5b7a2f">04709</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ctl__portx.html" title="cvmx_sli_ctl_port#">cvmx_sli_ctl_portx</a> <a class="code" href="unioncvmx__sli__ctl__portx.html" title="cvmx_sli_ctl_port#">cvmx_sli_ctl_portx_t</a>;
<a name="l04710"></a>04710 <span class="comment"></span>
<a name="l04711"></a>04711 <span class="comment">/**</span>
<a name="l04712"></a>04712 <span class="comment"> * cvmx_sli_ctl_status</span>
<a name="l04713"></a>04713 <span class="comment"> *</span>
<a name="l04714"></a>04714 <span class="comment"> * This register contains control and status for SLI. Write operations to this register are not</span>
<a name="l04715"></a>04715 <span class="comment"> * ordered with write/read operations to the MAC memory space. To ensure that a write has</span>
<a name="l04716"></a>04716 <span class="comment"> * completed, software must read the register before making an access (i.e. MAC memory space)</span>
<a name="l04717"></a>04717 <span class="comment"> * that requires the value of this register to be updated.</span>
<a name="l04718"></a>04718 <span class="comment"> */</span>
<a name="l04719"></a><a class="code" href="unioncvmx__sli__ctl__status.html">04719</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ctl__status.html" title="cvmx_sli_ctl_status">cvmx_sli_ctl_status</a> {
<a name="l04720"></a><a class="code" href="unioncvmx__sli__ctl__status.html#aa73bdc70200839a7e31c62093c7571af">04720</a>     uint64_t <a class="code" href="unioncvmx__sli__ctl__status.html#aa73bdc70200839a7e31c62093c7571af">u64</a>;
<a name="l04721"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html">04721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html">cvmx_sli_ctl_status_s</a> {
<a name="l04722"></a>04722 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04723"></a>04723 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a0b408e2cc74f7390b493f7f1ce75bf15">reserved_32_63</a>               : 32;
<a name="l04724"></a>04724     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a6a539b2ddf8ef9fb0c37f75cbd042370">m2s1_ncbi</a>                    : 4;  <span class="comment">/**&lt; Contains the IOBI that traffic (inbound BAR1/BAR2 posted writes, inbound BAR1/BAR2</span>
<a name="l04725"></a>04725 <span class="comment">                                                         non-posted reads, outbound BAR1/BAR2 completions, and inbound CPU completions)</span>
<a name="l04726"></a>04726 <span class="comment">                                                         from SLI_PORT_E::SRIO0 and SLI_PORT_E::SRIO1 is placed on. Values 2-15 are reserved. */</span>
<a name="l04727"></a>04727     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a00fd5c36f0b0a88451cbbc2b62bc8e6c">m2s0_ncbi</a>                    : 4;  <span class="comment">/**&lt; Contains the IOBI that traffic  (inbound BAR1/BAR2 posted writes, inbound BAR1/BAR2</span>
<a name="l04728"></a>04728 <span class="comment">                                                         non-posted reads, outbound BAR1/BAR2 completions, and inbound CPU completions)</span>
<a name="l04729"></a>04729 <span class="comment">                                                         from SLI_PORT_E::PEM0 and SLI_PORT_E::PEM1 is placed on.  Values 2-15 are reserved. */</span>
<a name="l04730"></a>04730     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#ae507a26f36075da68ae078203ca8875a">oci_id</a>                       : 4;  <span class="comment">/**&lt; The CCPI ID. */</span>
<a name="l04731"></a>04731     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#afd2b2015fe999465571da6b7301f3f7f">p1_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags available for MAC port 1.</span>
<a name="l04732"></a>04732 <span class="comment">                                                         In RC mode, one tag is needed for each outbound TLP that requires a CPL TLP.</span>
<a name="l04733"></a>04733 <span class="comment">                                                         In EP mode, the number of tags required for a TLP request is 1 per 64-bytes of CPL data +</span>
<a name="l04734"></a>04734 <span class="comment">                                                         1.</span>
<a name="l04735"></a>04735 <span class="comment">                                                         This field should only be written as part of a reset sequence and before issuing any read</span>
<a name="l04736"></a>04736 <span class="comment">                                                         operations, CFGs, or I/O transactions from the core(s). */</span>
<a name="l04737"></a>04737     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#ab5cacf955dc0f14c08782117bf820cda">p0_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags available for MAC port 0.</span>
<a name="l04738"></a>04738 <span class="comment">                                                         In RC mode, one tag is needed for each outbound TLP that requires a CPL TLP.</span>
<a name="l04739"></a>04739 <span class="comment">                                                         In EP mode, the number of tags required for a TLP request is 1 per 64-bytes of CPL data +</span>
<a name="l04740"></a>04740 <span class="comment">                                                         1.</span>
<a name="l04741"></a>04741 <span class="comment">                                                         This field should only be written as part of a reset sequence and before issuing any read</span>
<a name="l04742"></a>04742 <span class="comment">                                                         operations, CFGs, or I/O transactions from the core(s). */</span>
<a name="l04743"></a>04743     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a363db77e25e970cbed780116130a4c5a">chip_rev</a>                     : 8;  <span class="comment">/**&lt; Chip revision level. */</span>
<a name="l04744"></a>04744 <span class="preprocessor">#else</span>
<a name="l04745"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a363db77e25e970cbed780116130a4c5a">04745</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a363db77e25e970cbed780116130a4c5a">chip_rev</a>                     : 8;
<a name="l04746"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#ab5cacf955dc0f14c08782117bf820cda">04746</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#ab5cacf955dc0f14c08782117bf820cda">p0_ntags</a>                     : 6;
<a name="l04747"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#afd2b2015fe999465571da6b7301f3f7f">04747</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#afd2b2015fe999465571da6b7301f3f7f">p1_ntags</a>                     : 6;
<a name="l04748"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#ae507a26f36075da68ae078203ca8875a">04748</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#ae507a26f36075da68ae078203ca8875a">oci_id</a>                       : 4;
<a name="l04749"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a00fd5c36f0b0a88451cbbc2b62bc8e6c">04749</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a00fd5c36f0b0a88451cbbc2b62bc8e6c">m2s0_ncbi</a>                    : 4;
<a name="l04750"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a6a539b2ddf8ef9fb0c37f75cbd042370">04750</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a6a539b2ddf8ef9fb0c37f75cbd042370">m2s1_ncbi</a>                    : 4;
<a name="l04751"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a0b408e2cc74f7390b493f7f1ce75bf15">04751</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html#a0b408e2cc74f7390b493f7f1ce75bf15">reserved_32_63</a>               : 32;
<a name="l04752"></a>04752 <span class="preprocessor">#endif</span>
<a name="l04753"></a>04753 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ctl__status.html#af09d8089ee78fa8c0276683b5c16f2a4">s</a>;
<a name="l04754"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html">04754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html">cvmx_sli_ctl_status_cn61xx</a> {
<a name="l04755"></a>04755 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04756"></a>04756 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#ad0e3d3e357d9a8bcd099b602223e8e89">reserved_14_63</a>               : 50;
<a name="l04757"></a>04757     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#af9429f735fdefdba837ed9b0bc9c9d90">p0_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags available for outbound TLPs to the</span>
<a name="l04758"></a>04758 <span class="comment">                                                         MACS. One tag is needed for each outbound TLP that</span>
<a name="l04759"></a>04759 <span class="comment">                                                         requires a CPL TLP.</span>
<a name="l04760"></a>04760 <span class="comment">                                                         This field should only be written as part of</span>
<a name="l04761"></a>04761 <span class="comment">                                                         reset sequence, before issuing any reads, CFGs, or</span>
<a name="l04762"></a>04762 <span class="comment">                                                         IO transactions from the core(s). */</span>
<a name="l04763"></a>04763     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#a8cf8edefe6957cddaec80409084d052b">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The chip revision. */</span>
<a name="l04764"></a>04764 <span class="preprocessor">#else</span>
<a name="l04765"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#a8cf8edefe6957cddaec80409084d052b">04765</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#a8cf8edefe6957cddaec80409084d052b">chip_rev</a>                     : 8;
<a name="l04766"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#af9429f735fdefdba837ed9b0bc9c9d90">04766</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#af9429f735fdefdba837ed9b0bc9c9d90">p0_ntags</a>                     : 6;
<a name="l04767"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#ad0e3d3e357d9a8bcd099b602223e8e89">04767</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html#ad0e3d3e357d9a8bcd099b602223e8e89">reserved_14_63</a>               : 50;
<a name="l04768"></a>04768 <span class="preprocessor">#endif</span>
<a name="l04769"></a>04769 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ctl__status.html#a4d54e6b42805f2587af1a8fb73490580">cn61xx</a>;
<a name="l04770"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html">04770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html">cvmx_sli_ctl_status_cn63xx</a> {
<a name="l04771"></a>04771 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04772"></a>04772 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#a3d7f8665c9a64221a4ee49187094f390">reserved_20_63</a>               : 44;
<a name="l04773"></a>04773     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#afc7756a632d6e2719ce2da12b1c56ac8">p1_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags available for MAC Port1.</span>
<a name="l04774"></a>04774 <span class="comment">                                                         In RC mode 1 tag is needed for each outbound TLP</span>
<a name="l04775"></a>04775 <span class="comment">                                                         that requires a CPL TLP. In Endpoint mode the</span>
<a name="l04776"></a>04776 <span class="comment">                                                         number of tags required for a TLP request is</span>
<a name="l04777"></a>04777 <span class="comment">                                                         1 per 64-bytes of CPL data + 1.</span>
<a name="l04778"></a>04778 <span class="comment">                                                         This field should only be written as part of</span>
<a name="l04779"></a>04779 <span class="comment">                                                         reset sequence, before issuing any reads, CFGs, or</span>
<a name="l04780"></a>04780 <span class="comment">                                                         IO transactions from the core(s). */</span>
<a name="l04781"></a>04781     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#ab0bd87c57fae846ced1b5fa3849f9098">p0_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags available for MAC Port0.</span>
<a name="l04782"></a>04782 <span class="comment">                                                         In RC mode 1 tag is needed for each outbound TLP</span>
<a name="l04783"></a>04783 <span class="comment">                                                         that requires a CPL TLP. In Endpoint mode the</span>
<a name="l04784"></a>04784 <span class="comment">                                                         number of tags required for a TLP request is</span>
<a name="l04785"></a>04785 <span class="comment">                                                         1 per 64-bytes of CPL data + 1.</span>
<a name="l04786"></a>04786 <span class="comment">                                                         This field should only be written as part of</span>
<a name="l04787"></a>04787 <span class="comment">                                                         reset sequence, before issuing any reads, CFGs, or</span>
<a name="l04788"></a>04788 <span class="comment">                                                         IO transactions from the core(s). */</span>
<a name="l04789"></a>04789     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#ab877052b2f76d238e1dd36d73bc3b827">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The chip revision. */</span>
<a name="l04790"></a>04790 <span class="preprocessor">#else</span>
<a name="l04791"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#ab877052b2f76d238e1dd36d73bc3b827">04791</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#ab877052b2f76d238e1dd36d73bc3b827">chip_rev</a>                     : 8;
<a name="l04792"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#ab0bd87c57fae846ced1b5fa3849f9098">04792</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#ab0bd87c57fae846ced1b5fa3849f9098">p0_ntags</a>                     : 6;
<a name="l04793"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#afc7756a632d6e2719ce2da12b1c56ac8">04793</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#afc7756a632d6e2719ce2da12b1c56ac8">p1_ntags</a>                     : 6;
<a name="l04794"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#a3d7f8665c9a64221a4ee49187094f390">04794</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html#a3d7f8665c9a64221a4ee49187094f390">reserved_20_63</a>               : 44;
<a name="l04795"></a>04795 <span class="preprocessor">#endif</span>
<a name="l04796"></a>04796 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ctl__status.html#abfb6ea892625088b7387be04997b8649">cn63xx</a>;
<a name="l04797"></a><a class="code" href="unioncvmx__sli__ctl__status.html#a77dfd2dbbcc0295a2fbb8b14f6204d82">04797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html">cvmx_sli_ctl_status_cn63xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#a77dfd2dbbcc0295a2fbb8b14f6204d82">cn63xxp1</a>;
<a name="l04798"></a><a class="code" href="unioncvmx__sli__ctl__status.html#a26cddec388fa62daaedb126df1002188">04798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html">cvmx_sli_ctl_status_cn61xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#a26cddec388fa62daaedb126df1002188">cn66xx</a>;
<a name="l04799"></a><a class="code" href="unioncvmx__sli__ctl__status.html#af011bf058f6232e1104fe712d002d385">04799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html">cvmx_sli_ctl_status_cn63xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#af011bf058f6232e1104fe712d002d385">cn68xx</a>;
<a name="l04800"></a><a class="code" href="unioncvmx__sli__ctl__status.html#aa66bd203f3ffee49814ee4100ef7289f">04800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html">cvmx_sli_ctl_status_cn63xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#aa66bd203f3ffee49814ee4100ef7289f">cn68xxp1</a>;
<a name="l04801"></a><a class="code" href="unioncvmx__sli__ctl__status.html#a5189f75a85102b2faab9a9803379ab5d">04801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html">cvmx_sli_ctl_status_cn63xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#a5189f75a85102b2faab9a9803379ab5d">cn70xx</a>;
<a name="l04802"></a><a class="code" href="unioncvmx__sli__ctl__status.html#a57487ba67558cd5612530d088f0099bc">04802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn63xx.html">cvmx_sli_ctl_status_cn63xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#a57487ba67558cd5612530d088f0099bc">cn70xxp1</a>;
<a name="l04803"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html">04803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html">cvmx_sli_ctl_status_cn73xx</a> {
<a name="l04804"></a>04804 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04805"></a>04805 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#aa31cd8f4beaa95e30aa514cb6777f33a">reserved_32_63</a>               : 32;
<a name="l04806"></a>04806     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a53d2e8c9fafec2bc2fe1b941f498d1ec">m2s1_ncbi</a>                    : 4;  <span class="comment">/**&lt; Contains the IOBI that traffic (inbound BAR1/BAR2 posted writes, inbound BAR1/BAR2</span>
<a name="l04807"></a>04807 <span class="comment">                                                         non-posted reads, outbound BAR1/BAR2 completions, and inbound CPU completions)</span>
<a name="l04808"></a>04808 <span class="comment">                                                         from SLI_PORT_E::PEM2 and SLI_PORT_E::PEM3 is placed on. Values 2-15 are reserved. */</span>
<a name="l04809"></a>04809     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#abf8430fca0dabe5e10cf76a6f0933bf4">m2s0_ncbi</a>                    : 4;  <span class="comment">/**&lt; Contains the IOBI that traffic  (inbound BAR1/BAR2 posted writes, inbound BAR1/BAR2</span>
<a name="l04810"></a>04810 <span class="comment">                                                         non-posted reads, outbound BAR1/BAR2 completions, and inbound CPU completions)</span>
<a name="l04811"></a>04811 <span class="comment">                                                         from SLI_PORT_E::PEM0 and SLI_PORT_E::PEM1 is placed on.  Values 2-15 are reserved. */</span>
<a name="l04812"></a>04812     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#ac20e10f9126f4a5d37cd442573b78caf">reserved_20_23</a>               : 4;
<a name="l04813"></a>04813     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a246cd820da698cda7d22eb1b01159006">p1_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags available for MAC port 1.</span>
<a name="l04814"></a>04814 <span class="comment">                                                         In RC mode, one tag is needed for each outbound TLP that requires a CPL TLP.</span>
<a name="l04815"></a>04815 <span class="comment">                                                         In EP mode, the number of tags required for a TLP request is 1 per 64-bytes of CPL data +</span>
<a name="l04816"></a>04816 <span class="comment">                                                         1.</span>
<a name="l04817"></a>04817 <span class="comment">                                                         This field should only be written as part of a reset sequence and before issuing any read</span>
<a name="l04818"></a>04818 <span class="comment">                                                         operations, CFGs, or I/O transactions from the core(s). */</span>
<a name="l04819"></a>04819     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a1c318b4d2185f6e85d866c10f988354a">p0_ntags</a>                     : 6;  <span class="comment">/**&lt; Number of tags available for MAC port 0.</span>
<a name="l04820"></a>04820 <span class="comment">                                                         In RC mode, one tag is needed for each outbound TLP that requires a CPL TLP.</span>
<a name="l04821"></a>04821 <span class="comment">                                                         In EP mode, the number of tags required for a TLP request is 1 per 64-bytes of CPL data +</span>
<a name="l04822"></a>04822 <span class="comment">                                                         1.</span>
<a name="l04823"></a>04823 <span class="comment">                                                         This field should only be written as part of a reset sequence and before issuing any read</span>
<a name="l04824"></a>04824 <span class="comment">                                                         operations, CFGs, or I/O transactions from the core(s). */</span>
<a name="l04825"></a>04825     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#ab78dc311e80513ba299d815f29b21f13">chip_rev</a>                     : 8;  <span class="comment">/**&lt; Chip revision level. */</span>
<a name="l04826"></a>04826 <span class="preprocessor">#else</span>
<a name="l04827"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#ab78dc311e80513ba299d815f29b21f13">04827</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#ab78dc311e80513ba299d815f29b21f13">chip_rev</a>                     : 8;
<a name="l04828"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a1c318b4d2185f6e85d866c10f988354a">04828</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a1c318b4d2185f6e85d866c10f988354a">p0_ntags</a>                     : 6;
<a name="l04829"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a246cd820da698cda7d22eb1b01159006">04829</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a246cd820da698cda7d22eb1b01159006">p1_ntags</a>                     : 6;
<a name="l04830"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#ac20e10f9126f4a5d37cd442573b78caf">04830</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#ac20e10f9126f4a5d37cd442573b78caf">reserved_20_23</a>               : 4;
<a name="l04831"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#abf8430fca0dabe5e10cf76a6f0933bf4">04831</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#abf8430fca0dabe5e10cf76a6f0933bf4">m2s0_ncbi</a>                    : 4;
<a name="l04832"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a53d2e8c9fafec2bc2fe1b941f498d1ec">04832</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#a53d2e8c9fafec2bc2fe1b941f498d1ec">m2s1_ncbi</a>                    : 4;
<a name="l04833"></a><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#aa31cd8f4beaa95e30aa514cb6777f33a">04833</a>     uint64_t <a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html#aa31cd8f4beaa95e30aa514cb6777f33a">reserved_32_63</a>               : 32;
<a name="l04834"></a>04834 <span class="preprocessor">#endif</span>
<a name="l04835"></a>04835 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__ctl__status.html#a0b7d71dc10fb7c69c2609ee01556206a">cn73xx</a>;
<a name="l04836"></a><a class="code" href="unioncvmx__sli__ctl__status.html#a1ec9cc9b3ab326e239356dd3a6932987">04836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html">cvmx_sli_ctl_status_s</a>          <a class="code" href="unioncvmx__sli__ctl__status.html#a1ec9cc9b3ab326e239356dd3a6932987">cn78xx</a>;
<a name="l04837"></a><a class="code" href="unioncvmx__sli__ctl__status.html#abd78020db0e3f8e551b15725a26b7608">04837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__s.html">cvmx_sli_ctl_status_s</a>          <a class="code" href="unioncvmx__sli__ctl__status.html#abd78020db0e3f8e551b15725a26b7608">cn78xxp1</a>;
<a name="l04838"></a><a class="code" href="unioncvmx__sli__ctl__status.html#ac58073cfc73cdde14def5dd5362a4ef0">04838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn61xx.html">cvmx_sli_ctl_status_cn61xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#ac58073cfc73cdde14def5dd5362a4ef0">cnf71xx</a>;
<a name="l04839"></a><a class="code" href="unioncvmx__sli__ctl__status.html#a11954832a54cc022b29ec5ecfae0a14b">04839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__ctl__status_1_1cvmx__sli__ctl__status__cn73xx.html">cvmx_sli_ctl_status_cn73xx</a>     <a class="code" href="unioncvmx__sli__ctl__status.html#a11954832a54cc022b29ec5ecfae0a14b">cnf75xx</a>;
<a name="l04840"></a>04840 };
<a name="l04841"></a><a class="code" href="cvmx-sli-defs_8h.html#a5cef5af07ab0c8b1b308ce30a3d7a7bf">04841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__ctl__status.html" title="cvmx_sli_ctl_status">cvmx_sli_ctl_status</a> <a class="code" href="unioncvmx__sli__ctl__status.html" title="cvmx_sli_ctl_status">cvmx_sli_ctl_status_t</a>;
<a name="l04842"></a>04842 <span class="comment"></span>
<a name="l04843"></a>04843 <span class="comment">/**</span>
<a name="l04844"></a>04844 <span class="comment"> * cvmx_sli_data_out_cnt</span>
<a name="l04845"></a>04845 <span class="comment"> *</span>
<a name="l04846"></a>04846 <span class="comment"> * This register contains the EXEC data out FIFO count and the data unload counter.</span>
<a name="l04847"></a>04847 <span class="comment"> *</span>
<a name="l04848"></a>04848 <span class="comment"> */</span>
<a name="l04849"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html">04849</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__data__out__cnt.html" title="cvmx_sli_data_out_cnt">cvmx_sli_data_out_cnt</a> {
<a name="l04850"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a00fdc626dd6de11e24ef187b2dc20259">04850</a>     uint64_t <a class="code" href="unioncvmx__sli__data__out__cnt.html#a00fdc626dd6de11e24ef187b2dc20259">u64</a>;
<a name="l04851"></a><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">04851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a> {
<a name="l04852"></a>04852 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04853"></a>04853 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#abd943f4b2796e8d6691b42cfd583a7e4">reserved_44_63</a>               : 20;
<a name="l04854"></a>04854     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#aa1f6633b508e2a5b256fa150664e7bb0">p1_ucnt</a>                      : 16; <span class="comment">/**&lt; FIFO1 unload count. This counter is incremented by 1 every time a word is removed from</span>
<a name="l04855"></a>04855 <span class="comment">                                                         data out FIFO1, whose count is shown in P1_FCNT. */</span>
<a name="l04856"></a>04856     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#ad575b4bb82289aa8f525c6875f8af74a">p1_fcnt</a>                      : 6;  <span class="comment">/**&lt; FIFO1 data out count. Number of address data words presently buffered in the FIFO1. MACs</span>
<a name="l04857"></a>04857 <span class="comment">                                                         associated with FIFO1: SRIO0, SRIO1. */</span>
<a name="l04858"></a>04858     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#a71916f0b69768887d55153d61bd06ad1">p0_ucnt</a>                      : 16; <span class="comment">/**&lt; FIFO0 unload count. This counter is incremented by 1 every time a word is removed from</span>
<a name="l04859"></a>04859 <span class="comment">                                                         data out FIFO0, whose count is shown in P0_FCNT. */</span>
<a name="l04860"></a>04860     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#adaf8bf36fe37bfef98650315517b77dd">p0_fcnt</a>                      : 6;  <span class="comment">/**&lt; FIFO0 data out count. Number of address data words presently buffered in the FIFO0. MACs</span>
<a name="l04861"></a>04861 <span class="comment">                                                         associated with FIFO0: PCIe0, PCIe1. */</span>
<a name="l04862"></a>04862 <span class="preprocessor">#else</span>
<a name="l04863"></a><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#adaf8bf36fe37bfef98650315517b77dd">04863</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#adaf8bf36fe37bfef98650315517b77dd">p0_fcnt</a>                      : 6;
<a name="l04864"></a><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#a71916f0b69768887d55153d61bd06ad1">04864</a>     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#a71916f0b69768887d55153d61bd06ad1">p0_ucnt</a>                      : 16;
<a name="l04865"></a><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#ad575b4bb82289aa8f525c6875f8af74a">04865</a>     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#ad575b4bb82289aa8f525c6875f8af74a">p1_fcnt</a>                      : 6;
<a name="l04866"></a><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#aa1f6633b508e2a5b256fa150664e7bb0">04866</a>     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#aa1f6633b508e2a5b256fa150664e7bb0">p1_ucnt</a>                      : 16;
<a name="l04867"></a><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#abd943f4b2796e8d6691b42cfd583a7e4">04867</a>     uint64_t <a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html#abd943f4b2796e8d6691b42cfd583a7e4">reserved_44_63</a>               : 20;
<a name="l04868"></a>04868 <span class="preprocessor">#endif</span>
<a name="l04869"></a>04869 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__data__out__cnt.html#ae5e427b253766af8788ccd69c4963265">s</a>;
<a name="l04870"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a25fd6374c3d211239c3f986dce24822f">04870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a25fd6374c3d211239c3f986dce24822f">cn61xx</a>;
<a name="l04871"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a0ea9c8c61ea11105b385455a8e3c6d68">04871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a0ea9c8c61ea11105b385455a8e3c6d68">cn63xx</a>;
<a name="l04872"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#af1a37aff29b85c8accee85425a9f7165">04872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#af1a37aff29b85c8accee85425a9f7165">cn63xxp1</a>;
<a name="l04873"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a9740b6f62ff4e4b48ebfba64f6fd8f0b">04873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a9740b6f62ff4e4b48ebfba64f6fd8f0b">cn66xx</a>;
<a name="l04874"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a5ce87f05760acc501324839a8c58cb78">04874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a5ce87f05760acc501324839a8c58cb78">cn68xx</a>;
<a name="l04875"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a07d0b3982a84f0dcbc93de6b93f7577b">04875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a07d0b3982a84f0dcbc93de6b93f7577b">cn68xxp1</a>;
<a name="l04876"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#ae11a3aaf7d6b6e1c033eb45cebfeb0b6">04876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#ae11a3aaf7d6b6e1c033eb45cebfeb0b6">cn70xx</a>;
<a name="l04877"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#ae2031b73a2ff9ec2d5d22d30015bc3e8">04877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#ae2031b73a2ff9ec2d5d22d30015bc3e8">cn70xxp1</a>;
<a name="l04878"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a75c3e372b58dba8191cba172f5c68a3f">04878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a75c3e372b58dba8191cba172f5c68a3f">cn73xx</a>;
<a name="l04879"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#ae37bd97796d029f42d7874c1b2e0b141">04879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#ae37bd97796d029f42d7874c1b2e0b141">cn78xx</a>;
<a name="l04880"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a49285f5dc3d9a47395af543188d4b4f4">04880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a49285f5dc3d9a47395af543188d4b4f4">cn78xxp1</a>;
<a name="l04881"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a98b7c81479636a4d7929ea0a0c36fa60">04881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a98b7c81479636a4d7929ea0a0c36fa60">cnf71xx</a>;
<a name="l04882"></a><a class="code" href="unioncvmx__sli__data__out__cnt.html#a92ba848309bfd2a0dc7d14d273660282">04882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__data__out__cnt_1_1cvmx__sli__data__out__cnt__s.html">cvmx_sli_data_out_cnt_s</a>        <a class="code" href="unioncvmx__sli__data__out__cnt.html#a92ba848309bfd2a0dc7d14d273660282">cnf75xx</a>;
<a name="l04883"></a>04883 };
<a name="l04884"></a><a class="code" href="cvmx-sli-defs_8h.html#abc800fdec2fc0f6dc4eda0d49c63ff59">04884</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__data__out__cnt.html" title="cvmx_sli_data_out_cnt">cvmx_sli_data_out_cnt</a> <a class="code" href="unioncvmx__sli__data__out__cnt.html" title="cvmx_sli_data_out_cnt">cvmx_sli_data_out_cnt_t</a>;
<a name="l04885"></a>04885 <span class="comment"></span>
<a name="l04886"></a>04886 <span class="comment">/**</span>
<a name="l04887"></a>04887 <span class="comment"> * cvmx_sli_dbg_data</span>
<a name="l04888"></a>04888 <span class="comment"> *</span>
<a name="l04889"></a>04889 <span class="comment"> * SLI_DBG_DATA = SLI Debug Data Register</span>
<a name="l04890"></a>04890 <span class="comment"> *</span>
<a name="l04891"></a>04891 <span class="comment"> * Value returned on the debug-data lines from the RSLs</span>
<a name="l04892"></a>04892 <span class="comment"> */</span>
<a name="l04893"></a><a class="code" href="unioncvmx__sli__dbg__data.html">04893</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dbg__data.html" title="cvmx_sli_dbg_data">cvmx_sli_dbg_data</a> {
<a name="l04894"></a><a class="code" href="unioncvmx__sli__dbg__data.html#aaba3be265a8286e58aca6ab9c454205a">04894</a>     uint64_t <a class="code" href="unioncvmx__sli__dbg__data.html#aaba3be265a8286e58aca6ab9c454205a">u64</a>;
<a name="l04895"></a><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">04895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a> {
<a name="l04896"></a>04896 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04897"></a>04897 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#a74628295d5537bbcf78bde4468302209">reserved_18_63</a>               : 46;
<a name="l04898"></a>04898     uint64_t <a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#adafe0dfbcf4f8cf08bde6d133aa61d5a">dsel_ext</a>                     : 1;  <span class="comment">/**&lt; Allows changes in the external pins to set the</span>
<a name="l04899"></a>04899 <span class="comment">                                                         debug select value. */</span>
<a name="l04900"></a>04900     uint64_t <a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#ae1dd83bc8e270cb2ca3ea55029996fe1">data</a>                         : 17; <span class="comment">/**&lt; Value on the debug data lines. */</span>
<a name="l04901"></a>04901 <span class="preprocessor">#else</span>
<a name="l04902"></a><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#ae1dd83bc8e270cb2ca3ea55029996fe1">04902</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#ae1dd83bc8e270cb2ca3ea55029996fe1">data</a>                         : 17;
<a name="l04903"></a><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#adafe0dfbcf4f8cf08bde6d133aa61d5a">04903</a>     uint64_t <a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#adafe0dfbcf4f8cf08bde6d133aa61d5a">dsel_ext</a>                     : 1;
<a name="l04904"></a><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#a74628295d5537bbcf78bde4468302209">04904</a>     uint64_t <a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html#a74628295d5537bbcf78bde4468302209">reserved_18_63</a>               : 46;
<a name="l04905"></a>04905 <span class="preprocessor">#endif</span>
<a name="l04906"></a>04906 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__dbg__data.html#a3aabf99fcb066274034fc3d6ee13bf3a">s</a>;
<a name="l04907"></a><a class="code" href="unioncvmx__sli__dbg__data.html#aba8d6341d6444e0aa178773442973784">04907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a>            <a class="code" href="unioncvmx__sli__dbg__data.html#aba8d6341d6444e0aa178773442973784">cn61xx</a>;
<a name="l04908"></a><a class="code" href="unioncvmx__sli__dbg__data.html#aa915e9c15060fdfd626f74a75abf6130">04908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a>            <a class="code" href="unioncvmx__sli__dbg__data.html#aa915e9c15060fdfd626f74a75abf6130">cn63xx</a>;
<a name="l04909"></a><a class="code" href="unioncvmx__sli__dbg__data.html#a95a167fa9991bbf2fdf8bb4da9a41356">04909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a>            <a class="code" href="unioncvmx__sli__dbg__data.html#a95a167fa9991bbf2fdf8bb4da9a41356">cn63xxp1</a>;
<a name="l04910"></a><a class="code" href="unioncvmx__sli__dbg__data.html#a016129d4a4fae17006e122fd96e5124a">04910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a>            <a class="code" href="unioncvmx__sli__dbg__data.html#a016129d4a4fae17006e122fd96e5124a">cn66xx</a>;
<a name="l04911"></a><a class="code" href="unioncvmx__sli__dbg__data.html#a5c4d18a2abe04e766a42607ea4b833fc">04911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a>            <a class="code" href="unioncvmx__sli__dbg__data.html#a5c4d18a2abe04e766a42607ea4b833fc">cn68xx</a>;
<a name="l04912"></a><a class="code" href="unioncvmx__sli__dbg__data.html#a64ca96d8de4e99b898fe55651f2f85bd">04912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a>            <a class="code" href="unioncvmx__sli__dbg__data.html#a64ca96d8de4e99b898fe55651f2f85bd">cn68xxp1</a>;
<a name="l04913"></a><a class="code" href="unioncvmx__sli__dbg__data.html#aa013482baa5993e149c8c46ef3e45cf1">04913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__data_1_1cvmx__sli__dbg__data__s.html">cvmx_sli_dbg_data_s</a>            <a class="code" href="unioncvmx__sli__dbg__data.html#aa013482baa5993e149c8c46ef3e45cf1">cnf71xx</a>;
<a name="l04914"></a>04914 };
<a name="l04915"></a><a class="code" href="cvmx-sli-defs_8h.html#a26a3e5ad86266d5d9e6a7413f597bc86">04915</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dbg__data.html" title="cvmx_sli_dbg_data">cvmx_sli_dbg_data</a> <a class="code" href="unioncvmx__sli__dbg__data.html" title="cvmx_sli_dbg_data">cvmx_sli_dbg_data_t</a>;
<a name="l04916"></a>04916 <span class="comment"></span>
<a name="l04917"></a>04917 <span class="comment">/**</span>
<a name="l04918"></a>04918 <span class="comment"> * cvmx_sli_dbg_select</span>
<a name="l04919"></a>04919 <span class="comment"> *</span>
<a name="l04920"></a>04920 <span class="comment"> * SLI_DBG_SELECT = Debug Select Register</span>
<a name="l04921"></a>04921 <span class="comment"> *</span>
<a name="l04922"></a>04922 <span class="comment"> * Contains the debug select value last written to the RSLs.</span>
<a name="l04923"></a>04923 <span class="comment"> */</span>
<a name="l04924"></a><a class="code" href="unioncvmx__sli__dbg__select.html">04924</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dbg__select.html" title="cvmx_sli_dbg_select">cvmx_sli_dbg_select</a> {
<a name="l04925"></a><a class="code" href="unioncvmx__sli__dbg__select.html#aadab970032bfe69daa23a5a031678dc8">04925</a>     uint64_t <a class="code" href="unioncvmx__sli__dbg__select.html#aadab970032bfe69daa23a5a031678dc8">u64</a>;
<a name="l04926"></a><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">04926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a> {
<a name="l04927"></a>04927 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04928"></a>04928 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#a5a70951cec806d7d045643b049d2b764">reserved_33_63</a>               : 31;
<a name="l04929"></a>04929     uint64_t <a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#a790c57713875c3ab4aab91660823bfb1">adbg_sel</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the SLI_DBG_DATA[DATA] will only be</span>
<a name="l04930"></a>04930 <span class="comment">                                                         loaded when SLI_DBG_DATA[DATA] bit [16] is a &apos;1&apos;.</span>
<a name="l04931"></a>04931 <span class="comment">                                                         When the debug data comes from an Async-RSL bit</span>
<a name="l04932"></a>04932 <span class="comment">                                                         16 is used to tell that the data present is valid. */</span>
<a name="l04933"></a>04933     uint64_t <a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#ad4abaf7bee0ee8aadbe6b0b613a1bee4">dbg_sel</a>                      : 32; <span class="comment">/**&lt; When this register is written the RML will write</span>
<a name="l04934"></a>04934 <span class="comment">                                                         all &quot;F&quot;s to the previous RTL to disable it from</span>
<a name="l04935"></a>04935 <span class="comment">                                                         sending Debug-Data. The RML will then send a write</span>
<a name="l04936"></a>04936 <span class="comment">                                                         to the new RSL with the supplied Debug-Select</span>
<a name="l04937"></a>04937 <span class="comment">                                                         value. Because it takes time for the new Debug</span>
<a name="l04938"></a>04938 <span class="comment">                                                         Select value to take effect and the requested</span>
<a name="l04939"></a>04939 <span class="comment">                                                         Debug-Data to return, time is needed to the new</span>
<a name="l04940"></a>04940 <span class="comment">                                                         Debug-Data to arrive.  The inititator of the Debug</span>
<a name="l04941"></a>04941 <span class="comment">                                                         Select should issue a read to a CSR before reading</span>
<a name="l04942"></a>04942 <span class="comment">                                                         the Debug Data (this read could also be to the</span>
<a name="l04943"></a>04943 <span class="comment">                                                         SLI_DBG_DATA but the returned value for the first</span>
<a name="l04944"></a>04944 <span class="comment">                                                         read will return NS data. */</span>
<a name="l04945"></a>04945 <span class="preprocessor">#else</span>
<a name="l04946"></a><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#ad4abaf7bee0ee8aadbe6b0b613a1bee4">04946</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#ad4abaf7bee0ee8aadbe6b0b613a1bee4">dbg_sel</a>                      : 32;
<a name="l04947"></a><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#a790c57713875c3ab4aab91660823bfb1">04947</a>     uint64_t <a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#a790c57713875c3ab4aab91660823bfb1">adbg_sel</a>                     : 1;
<a name="l04948"></a><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#a5a70951cec806d7d045643b049d2b764">04948</a>     uint64_t <a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html#a5a70951cec806d7d045643b049d2b764">reserved_33_63</a>               : 31;
<a name="l04949"></a>04949 <span class="preprocessor">#endif</span>
<a name="l04950"></a>04950 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__dbg__select.html#a74bce239b47cdab6ea37d67a8848a5d1">s</a>;
<a name="l04951"></a><a class="code" href="unioncvmx__sli__dbg__select.html#a43577bbf9034aa77efa69b8b60736b67">04951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a>          <a class="code" href="unioncvmx__sli__dbg__select.html#a43577bbf9034aa77efa69b8b60736b67">cn61xx</a>;
<a name="l04952"></a><a class="code" href="unioncvmx__sli__dbg__select.html#afec75aeacd48ebce96a6ce5f2ba1a03b">04952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a>          <a class="code" href="unioncvmx__sli__dbg__select.html#afec75aeacd48ebce96a6ce5f2ba1a03b">cn63xx</a>;
<a name="l04953"></a><a class="code" href="unioncvmx__sli__dbg__select.html#acac8cde9d77cb0e87eccf03aab5f4f8f">04953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a>          <a class="code" href="unioncvmx__sli__dbg__select.html#acac8cde9d77cb0e87eccf03aab5f4f8f">cn63xxp1</a>;
<a name="l04954"></a><a class="code" href="unioncvmx__sli__dbg__select.html#aaa18a1d1f2544be1d0faca3c19f65e80">04954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a>          <a class="code" href="unioncvmx__sli__dbg__select.html#aaa18a1d1f2544be1d0faca3c19f65e80">cn66xx</a>;
<a name="l04955"></a><a class="code" href="unioncvmx__sli__dbg__select.html#aa114b1933abb2d8a70a243786f57cfd1">04955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a>          <a class="code" href="unioncvmx__sli__dbg__select.html#aa114b1933abb2d8a70a243786f57cfd1">cn68xx</a>;
<a name="l04956"></a><a class="code" href="unioncvmx__sli__dbg__select.html#a7befc1cce4cef8e6467194851e4e23f6">04956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a>          <a class="code" href="unioncvmx__sli__dbg__select.html#a7befc1cce4cef8e6467194851e4e23f6">cn68xxp1</a>;
<a name="l04957"></a><a class="code" href="unioncvmx__sli__dbg__select.html#aee8dba778eb2f52c461023fb93d42f53">04957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dbg__select_1_1cvmx__sli__dbg__select__s.html">cvmx_sli_dbg_select_s</a>          <a class="code" href="unioncvmx__sli__dbg__select.html#aee8dba778eb2f52c461023fb93d42f53">cnf71xx</a>;
<a name="l04958"></a>04958 };
<a name="l04959"></a><a class="code" href="cvmx-sli-defs_8h.html#a196331c462cd1db8913b1bc1d8b1ce54">04959</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dbg__select.html" title="cvmx_sli_dbg_select">cvmx_sli_dbg_select</a> <a class="code" href="unioncvmx__sli__dbg__select.html" title="cvmx_sli_dbg_select">cvmx_sli_dbg_select_t</a>;
<a name="l04960"></a>04960 <span class="comment"></span>
<a name="l04961"></a>04961 <span class="comment">/**</span>
<a name="l04962"></a>04962 <span class="comment"> * cvmx_sli_dma#_cnt</span>
<a name="l04963"></a>04963 <span class="comment"> *</span>
<a name="l04964"></a>04964 <span class="comment"> * These registers contain the DMA count values.</span>
<a name="l04965"></a>04965 <span class="comment"> *</span>
<a name="l04966"></a>04966 <span class="comment"> */</span>
<a name="l04967"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html">04967</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dmax__cnt.html" title="cvmx_sli_dma::_cnt">cvmx_sli_dmax_cnt</a> {
<a name="l04968"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a2ecd012a96b25b9d2cac14c6f74fbb7c">04968</a>     uint64_t <a class="code" href="unioncvmx__sli__dmax__cnt.html#a2ecd012a96b25b9d2cac14c6f74fbb7c">u64</a>;
<a name="l04969"></a><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">04969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a> {
<a name="l04970"></a>04970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04971"></a>04971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html#a81bda65f4cf2de9389031be022597b8b">reserved_32_63</a>               : 32;
<a name="l04972"></a>04972     uint64_t <a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html#a3fba50132373c6cc71d816c6ce010bc0">cnt</a>                          : 32; <span class="comment">/**&lt; The DMA counter. SLI/DPI hardware subtracts the written value from</span>
<a name="l04973"></a>04973 <span class="comment">                                                         the counter whenever software writes this CSR. SLI/DPI hardware increments this</span>
<a name="l04974"></a>04974 <span class="comment">                                                         counter after completing an OUTBOUND or EXTERNAL-ONLY DMA instruction</span>
<a name="l04975"></a>04975 <span class="comment">                                                         with DPI_DMA_INSTR_HDR_S[CA] set DPI_DMA_INSTR_HDR_S[CSEL] equal to this</span>
<a name="l04976"></a>04976 <span class="comment">                                                         CSR index. These increments may cause interrupts.</span>
<a name="l04977"></a>04977 <span class="comment">                                                         See SLI_DMA()_INT_LEVEL and SLI_MAC()_PF()_INT_SUM[DCNT,DTIME]. */</span>
<a name="l04978"></a>04978 <span class="preprocessor">#else</span>
<a name="l04979"></a><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html#a3fba50132373c6cc71d816c6ce010bc0">04979</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html#a3fba50132373c6cc71d816c6ce010bc0">cnt</a>                          : 32;
<a name="l04980"></a><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html#a81bda65f4cf2de9389031be022597b8b">04980</a>     uint64_t <a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html#a81bda65f4cf2de9389031be022597b8b">reserved_32_63</a>               : 32;
<a name="l04981"></a>04981 <span class="preprocessor">#endif</span>
<a name="l04982"></a>04982 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__dmax__cnt.html#a5881388f147e7321449f31d88cc7f34e">s</a>;
<a name="l04983"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a0786b852e8a3fc368424c9bd54b89bf9">04983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#a0786b852e8a3fc368424c9bd54b89bf9">cn61xx</a>;
<a name="l04984"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a0599df46630f1ab61975bda40a744e66">04984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#a0599df46630f1ab61975bda40a744e66">cn63xx</a>;
<a name="l04985"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a4e97b8b5836ecbd455dbedd05e7b4130">04985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#a4e97b8b5836ecbd455dbedd05e7b4130">cn63xxp1</a>;
<a name="l04986"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a6cc9a293e67ff267a2cdc7ab8cd8ce3f">04986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#a6cc9a293e67ff267a2cdc7ab8cd8ce3f">cn66xx</a>;
<a name="l04987"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#ac84f04404d17039b4d245d71735085ba">04987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#ac84f04404d17039b4d245d71735085ba">cn68xx</a>;
<a name="l04988"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#aa3421bbd9cf45c262cd076a9687d41ef">04988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#aa3421bbd9cf45c262cd076a9687d41ef">cn68xxp1</a>;
<a name="l04989"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a65e735792af0211cbb4c062e569f0730">04989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#a65e735792af0211cbb4c062e569f0730">cn70xx</a>;
<a name="l04990"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#acd38c45707e9e71f9caab2019d0280b5">04990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#acd38c45707e9e71f9caab2019d0280b5">cn70xxp1</a>;
<a name="l04991"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a29408bd823ad90404dee944a24891d60">04991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#a29408bd823ad90404dee944a24891d60">cn73xx</a>;
<a name="l04992"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#a43d26732287529c01718e723de57f09f">04992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#a43d26732287529c01718e723de57f09f">cn78xx</a>;
<a name="l04993"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#af96fb56fbfa6b4f61dd9b9aef862b011">04993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#af96fb56fbfa6b4f61dd9b9aef862b011">cn78xxp1</a>;
<a name="l04994"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#ac5bd403fd3a12b332d7d53ab2af4da9b">04994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#ac5bd403fd3a12b332d7d53ab2af4da9b">cnf71xx</a>;
<a name="l04995"></a><a class="code" href="unioncvmx__sli__dmax__cnt.html#aab063c8ec10ac3445e34a7096e2dd861">04995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__cnt_1_1cvmx__sli__dmax__cnt__s.html">cvmx_sli_dmax_cnt_s</a>            <a class="code" href="unioncvmx__sli__dmax__cnt.html#aab063c8ec10ac3445e34a7096e2dd861">cnf75xx</a>;
<a name="l04996"></a>04996 };
<a name="l04997"></a><a class="code" href="cvmx-sli-defs_8h.html#ac5127b02e30cacce07eb1d3924c59704">04997</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dmax__cnt.html" title="cvmx_sli_dma::_cnt">cvmx_sli_dmax_cnt</a> <a class="code" href="unioncvmx__sli__dmax__cnt.html" title="cvmx_sli_dma::_cnt">cvmx_sli_dmax_cnt_t</a>;
<a name="l04998"></a>04998 <span class="comment"></span>
<a name="l04999"></a>04999 <span class="comment">/**</span>
<a name="l05000"></a>05000 <span class="comment"> * cvmx_sli_dma#_int_level</span>
<a name="l05001"></a>05001 <span class="comment"> *</span>
<a name="l05002"></a>05002 <span class="comment"> * These registers contain the thresholds for DMA count and timer interrupts.</span>
<a name="l05003"></a>05003 <span class="comment"> *</span>
<a name="l05004"></a>05004 <span class="comment"> */</span>
<a name="l05005"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html">05005</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dmax__int__level.html" title="cvmx_sli_dma::_int_level">cvmx_sli_dmax_int_level</a> {
<a name="l05006"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#aff152e070c91690fcb09ef6be695eab7">05006</a>     uint64_t <a class="code" href="unioncvmx__sli__dmax__int__level.html#aff152e070c91690fcb09ef6be695eab7">u64</a>;
<a name="l05007"></a><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">05007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a> {
<a name="l05008"></a>05008 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05009"></a>05009 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html#a5f9cb537c9fbe0185f85ae1935f8e985">time</a>                         : 32; <span class="comment">/**&lt; Whenever the SLI_DMA()_TIM[TIM] timer exceeds this value,</span>
<a name="l05010"></a>05010 <span class="comment">                                                         SLI_MAC()_PF()_INT_SUM[DTIME&lt;x&gt;] is set. The SLI_DMA()_TIM[TIM] timer</span>
<a name="l05011"></a>05011 <span class="comment">                                                         increments every SLI clock whenever SLI_DMA()_CNT[CNT] != 0, and is cleared</span>
<a name="l05012"></a>05012 <span class="comment">                                                         when SLI_MAC()_PF()_INT_SUM[DTIME&lt;x&gt;] is written with one. */</span>
<a name="l05013"></a>05013     uint64_t <a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html#add5eb5581e5471787e0b2e903bf92474">cnt</a>                          : 32; <span class="comment">/**&lt; Whenever SLI_DMA()_CNT[CNT] exceeds this value, SLI_MAC()_PF()_INT_SUM[DCNT&lt;x&gt;]</span>
<a name="l05014"></a>05014 <span class="comment">                                                         is set. */</span>
<a name="l05015"></a>05015 <span class="preprocessor">#else</span>
<a name="l05016"></a><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html#add5eb5581e5471787e0b2e903bf92474">05016</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html#add5eb5581e5471787e0b2e903bf92474">cnt</a>                          : 32;
<a name="l05017"></a><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html#a5f9cb537c9fbe0185f85ae1935f8e985">05017</a>     uint64_t <a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html#a5f9cb537c9fbe0185f85ae1935f8e985">time</a>                         : 32;
<a name="l05018"></a>05018 <span class="preprocessor">#endif</span>
<a name="l05019"></a>05019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__dmax__int__level.html#a4d122862533c5c20c6a1c8c15df3f881">s</a>;
<a name="l05020"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a2ecee581a3bbfcfd1a9817a7829b9501">05020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a2ecee581a3bbfcfd1a9817a7829b9501">cn61xx</a>;
<a name="l05021"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#ab5874a6380b9700229421e59aba9e94b">05021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#ab5874a6380b9700229421e59aba9e94b">cn63xx</a>;
<a name="l05022"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a83618e965484854a586f0439b117d215">05022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a83618e965484854a586f0439b117d215">cn63xxp1</a>;
<a name="l05023"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#aba890f0fc25d6f2cd34d636b420ffc92">05023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#aba890f0fc25d6f2cd34d636b420ffc92">cn66xx</a>;
<a name="l05024"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a79d6405059a52ab9ae88d5d668b48cbd">05024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a79d6405059a52ab9ae88d5d668b48cbd">cn68xx</a>;
<a name="l05025"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a84028d95b97f5f073f4a4fc48c81d24a">05025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a84028d95b97f5f073f4a4fc48c81d24a">cn68xxp1</a>;
<a name="l05026"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a06640c447fac0dc0ff029eb6d6f4c7b4">05026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a06640c447fac0dc0ff029eb6d6f4c7b4">cn70xx</a>;
<a name="l05027"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#ade2c9b83ddb34e25edccd9b0e9c2a038">05027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#ade2c9b83ddb34e25edccd9b0e9c2a038">cn70xxp1</a>;
<a name="l05028"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a1e90bf1ef42cf3c7712c5a9985f7954c">05028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a1e90bf1ef42cf3c7712c5a9985f7954c">cn73xx</a>;
<a name="l05029"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a7794bb9e12a92f1c6d63b4a81fb7ec94">05029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a7794bb9e12a92f1c6d63b4a81fb7ec94">cn78xx</a>;
<a name="l05030"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#af0e9d9a91c39bf69e56e5159588a20d4">05030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#af0e9d9a91c39bf69e56e5159588a20d4">cn78xxp1</a>;
<a name="l05031"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a60517ce3936d96f28f2ad8f97f913227">05031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a60517ce3936d96f28f2ad8f97f913227">cnf71xx</a>;
<a name="l05032"></a><a class="code" href="unioncvmx__sli__dmax__int__level.html#a257eb0d8ee6c30d6bbc9861c0488cfa2">05032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__int__level_1_1cvmx__sli__dmax__int__level__s.html">cvmx_sli_dmax_int_level_s</a>      <a class="code" href="unioncvmx__sli__dmax__int__level.html#a257eb0d8ee6c30d6bbc9861c0488cfa2">cnf75xx</a>;
<a name="l05033"></a>05033 };
<a name="l05034"></a><a class="code" href="cvmx-sli-defs_8h.html#acc883f4844aa602ffde9389dcee5fa00">05034</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dmax__int__level.html" title="cvmx_sli_dma::_int_level">cvmx_sli_dmax_int_level</a> <a class="code" href="unioncvmx__sli__dmax__int__level.html" title="cvmx_sli_dma::_int_level">cvmx_sli_dmax_int_level_t</a>;
<a name="l05035"></a>05035 <span class="comment"></span>
<a name="l05036"></a>05036 <span class="comment">/**</span>
<a name="l05037"></a>05037 <span class="comment"> * cvmx_sli_dma#_tim</span>
<a name="l05038"></a>05038 <span class="comment"> *</span>
<a name="l05039"></a>05039 <span class="comment"> * These registers contain the DMA timer values.</span>
<a name="l05040"></a>05040 <span class="comment"> *</span>
<a name="l05041"></a>05041 <span class="comment"> */</span>
<a name="l05042"></a><a class="code" href="unioncvmx__sli__dmax__tim.html">05042</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dmax__tim.html" title="cvmx_sli_dma::_tim">cvmx_sli_dmax_tim</a> {
<a name="l05043"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a8b192bbdad71cdab216c144bdffd2817">05043</a>     uint64_t <a class="code" href="unioncvmx__sli__dmax__tim.html#a8b192bbdad71cdab216c144bdffd2817">u64</a>;
<a name="l05044"></a><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">05044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a> {
<a name="l05045"></a>05045 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05046"></a>05046 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html#a72a6902794c87b09742e69cd4654f786">reserved_32_63</a>               : 32;
<a name="l05047"></a>05047     uint64_t <a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html#a7c60f8902ef9be6bedefbee5b9655887">tim</a>                          : 32; <span class="comment">/**&lt; The DMA timer value. The timer increments when</span>
<a name="l05048"></a>05048 <span class="comment">                                                         SLI_DMA()_CNT[CNT]!=0 and clears when SLI_DMA()_CNT[CNT]=0. */</span>
<a name="l05049"></a>05049 <span class="preprocessor">#else</span>
<a name="l05050"></a><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html#a7c60f8902ef9be6bedefbee5b9655887">05050</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html#a7c60f8902ef9be6bedefbee5b9655887">tim</a>                          : 32;
<a name="l05051"></a><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html#a72a6902794c87b09742e69cd4654f786">05051</a>     uint64_t <a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html#a72a6902794c87b09742e69cd4654f786">reserved_32_63</a>               : 32;
<a name="l05052"></a>05052 <span class="preprocessor">#endif</span>
<a name="l05053"></a>05053 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__dmax__tim.html#af114f4e9191cd58731265dea619f571f">s</a>;
<a name="l05054"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#af4ef85ce21d4c845e2dd7fe2ceac3ca1">05054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#af4ef85ce21d4c845e2dd7fe2ceac3ca1">cn61xx</a>;
<a name="l05055"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#adc7d003ca9695928040733a936b95578">05055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#adc7d003ca9695928040733a936b95578">cn63xx</a>;
<a name="l05056"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a69e296caddc17e286847d2c22e02c45e">05056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a69e296caddc17e286847d2c22e02c45e">cn63xxp1</a>;
<a name="l05057"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a2749801bff3fca62a1648f60fb8874e4">05057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a2749801bff3fca62a1648f60fb8874e4">cn66xx</a>;
<a name="l05058"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a6f0e9886b6b63f3e86d030c9490c3b13">05058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a6f0e9886b6b63f3e86d030c9490c3b13">cn68xx</a>;
<a name="l05059"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a8caeed618e269b937eb4d990ed60f58c">05059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a8caeed618e269b937eb4d990ed60f58c">cn68xxp1</a>;
<a name="l05060"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a581874b355bb567493bf50d6af806470">05060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a581874b355bb567493bf50d6af806470">cn70xx</a>;
<a name="l05061"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a295f1e6955cd70e101b2eb3cf4908c6d">05061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a295f1e6955cd70e101b2eb3cf4908c6d">cn70xxp1</a>;
<a name="l05062"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a053bd2dbf203600bb5670172bb6de9ee">05062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a053bd2dbf203600bb5670172bb6de9ee">cn73xx</a>;
<a name="l05063"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a4dd3046cc10c8c32f4f07965ae7b5ee6">05063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a4dd3046cc10c8c32f4f07965ae7b5ee6">cn78xx</a>;
<a name="l05064"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a23ea4ef95382b2b715689f8ad2de5fe8">05064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a23ea4ef95382b2b715689f8ad2de5fe8">cn78xxp1</a>;
<a name="l05065"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#a6d310096ec90ce65b855571cf2c832ff">05065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#a6d310096ec90ce65b855571cf2c832ff">cnf71xx</a>;
<a name="l05066"></a><a class="code" href="unioncvmx__sli__dmax__tim.html#ad6a747f877c1a22ccb87253f78706933">05066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__dmax__tim_1_1cvmx__sli__dmax__tim__s.html">cvmx_sli_dmax_tim_s</a>            <a class="code" href="unioncvmx__sli__dmax__tim.html#ad6a747f877c1a22ccb87253f78706933">cnf75xx</a>;
<a name="l05067"></a>05067 };
<a name="l05068"></a><a class="code" href="cvmx-sli-defs_8h.html#a3b330a83d55914bdd8cccd8f5cbb0249">05068</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__dmax__tim.html" title="cvmx_sli_dma::_tim">cvmx_sli_dmax_tim</a> <a class="code" href="unioncvmx__sli__dmax__tim.html" title="cvmx_sli_dma::_tim">cvmx_sli_dmax_tim_t</a>;
<a name="l05069"></a>05069 <span class="comment"></span>
<a name="l05070"></a>05070 <span class="comment">/**</span>
<a name="l05071"></a>05071 <span class="comment"> * cvmx_sli_int_enb_ciu</span>
<a name="l05072"></a>05072 <span class="comment"> *</span>
<a name="l05073"></a>05073 <span class="comment"> * Used to enable the various interrupting conditions of SLI</span>
<a name="l05074"></a>05074 <span class="comment"> *</span>
<a name="l05075"></a>05075 <span class="comment"> */</span>
<a name="l05076"></a><a class="code" href="unioncvmx__sli__int__enb__ciu.html">05076</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__int__enb__ciu.html" title="cvmx_sli_int_enb_ciu">cvmx_sli_int_enb_ciu</a> {
<a name="l05077"></a><a class="code" href="unioncvmx__sli__int__enb__ciu.html#ad43bb19263a1f57dc6693e89951052c1">05077</a>     uint64_t <a class="code" href="unioncvmx__sli__int__enb__ciu.html#ad43bb19263a1f57dc6693e89951052c1">u64</a>;
<a name="l05078"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html">05078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html">cvmx_sli_int_enb_ciu_s</a> {
<a name="l05079"></a>05079 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05080"></a>05080 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a4420b963aed47f42b61b89cf4cc1d010">reserved_62_63</a>               : 2;
<a name="l05081"></a>05081     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a93ba2a69d85c72b31fb6011644765065">pipe_err</a>                     : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05082"></a>05082     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a7fefb4f3de02f28a976e1a713627f6f6">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05083"></a>05083     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a80051a0bc93bd5c6b3af55a4639c00c0">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 3. */</span>
<a name="l05084"></a>05084     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aea34ab8b9904515f7c2a9c1e050cbaa8">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 2. */</span>
<a name="l05085"></a>05085     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5041cb1f071f300cf67f43b0f7c895b7">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05086"></a>05086     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a62d274aeccc90da73cd8fc8d68430678">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05087"></a>05087     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a98afc4892d437c62ceab4c53aec5eb0a">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05088"></a>05088     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a877e96b2757801dd9af5b520fce04ef6">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05089"></a>05089     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa652dca4321cb6a2979b95b0b65ad9ad">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05090"></a>05090     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ad1da372bf2b3018829618c8b1187d830">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05091"></a>05091     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a348d6ea0f97598a6e21676ff5ff36066">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l05092"></a>05092     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5791a1ef8119f4aa697eb738b622b141">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05093"></a>05093     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a28bc3b7ad7952f540512add916af2cd6">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05094"></a>05094     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#af6405bc001e75dbacc1c635c1cec3276">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05095"></a>05095     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a50beed629ec8fcc13f571db13e84048f">reserved_38_47</a>               : 10;
<a name="l05096"></a>05096     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a1ac6570c01fbc26fea06b016baec0b9c">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05097"></a>05097     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a110347b49feda6e034095f9d0c2afa5c">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05098"></a>05098     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a0f7f9701b5310e130525bbe0ef0eb3c5">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05099"></a>05099     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a86534288ac8216790c4f92ff4813c8d0">reserved_29_31</a>               : 3;
<a name="l05100"></a>05100     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ad1e5757e7258c33e55308e38bbde290c">mio_int2</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[28] to generate an</span>
<a name="l05101"></a>05101 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05102"></a>05102 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05103"></a>05103     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#acfcb4fef77dd2ce42068c2d12f848dd5">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05104"></a>05104     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#abe89699d094b009a34ceba09c86ef796">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05105"></a>05105     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a7f5bd45bfa8a7c9dd678f783402112cb">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05106"></a>05106     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a8d3ff60c9370bfd23935900982890a89">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05107"></a>05107     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ae5826e69e89ebd77ef857ad1222cce90">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05108"></a>05108     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a0269a83317926ea92dff58c7b1853d1d">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05109"></a>05109     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a77f461089f517a9ec58118d38b4882e5">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05110"></a>05110     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5e2f7af84893937f0de2ea5de1c8672f">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05111"></a>05111     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a38ce6ed5f1732d35e8a37a1000e453b4">reserved_18_19</a>               : 2;
<a name="l05112"></a>05112     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a17423dad78469c89249849b64498fdd7">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05113"></a>05113 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05114"></a>05114 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05115"></a>05115     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a62336293e06f3c1363209317d9778221">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05116"></a>05116 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05117"></a>05117 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05118"></a>05118     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a9bfd1b8e2a58197b01e772cde35168d1">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05119"></a>05119 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05120"></a>05120     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a978e511199a57a648f6f78fc7fc3f0e1">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05121"></a>05121 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05122"></a>05122     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a494cb50ab29471866735d8bc92063543">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05123"></a>05123 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05124"></a>05124     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa9670c79fe3860fa12a155fe386f4ea4">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05125"></a>05125 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05126"></a>05126     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a8cf5c3e95abc1174494a7fbf333ff23e">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05127"></a>05127 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05128"></a>05128     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a71c46e3d861f1b943214862cd892a1fb">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05129"></a>05129 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05130"></a>05130     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ab474d85f8e96ea23122aca94a02d48e1">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05131"></a>05131 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05132"></a>05132     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ac01d63f485ea7e4303e1166b1f5cf351">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05133"></a>05133 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05134"></a>05134     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa4cb1d4fdf487515894baee78da58e14">reserved_6_7</a>                 : 2;
<a name="l05135"></a>05135     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ae287f113a2f8dd892b7534648ee1a40d">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05136"></a>05136 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05137"></a>05137     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ac9320f4929bd1890495385edaa8d79e7">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05138"></a>05138 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05139"></a>05139     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#afea56361a9a19bb9b04388a9dd4b5e4e">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05140"></a>05140 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05141"></a>05141     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#af225822a0ab6f12b49049d985dab7b10">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05142"></a>05142 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05143"></a>05143     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#abad0118cd4659846efb24a4c8e9b4f22">reserved_1_1</a>                 : 1;
<a name="l05144"></a>05144     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a90a2e2ff95c81bb6e69791da10756c6e">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05145"></a>05145 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05146"></a>05146 <span class="preprocessor">#else</span>
<a name="l05147"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a90a2e2ff95c81bb6e69791da10756c6e">05147</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a90a2e2ff95c81bb6e69791da10756c6e">rml_to</a>                       : 1;
<a name="l05148"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#abad0118cd4659846efb24a4c8e9b4f22">05148</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#abad0118cd4659846efb24a4c8e9b4f22">reserved_1_1</a>                 : 1;
<a name="l05149"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#af225822a0ab6f12b49049d985dab7b10">05149</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#af225822a0ab6f12b49049d985dab7b10">bar0_to</a>                      : 1;
<a name="l05150"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#afea56361a9a19bb9b04388a9dd4b5e4e">05150</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#afea56361a9a19bb9b04388a9dd4b5e4e">iob2big</a>                      : 1;
<a name="l05151"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ac9320f4929bd1890495385edaa8d79e7">05151</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ac9320f4929bd1890495385edaa8d79e7">pcnt</a>                         : 1;
<a name="l05152"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ae287f113a2f8dd892b7534648ee1a40d">05152</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ae287f113a2f8dd892b7534648ee1a40d">ptime</a>                        : 1;
<a name="l05153"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa4cb1d4fdf487515894baee78da58e14">05153</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa4cb1d4fdf487515894baee78da58e14">reserved_6_7</a>                 : 2;
<a name="l05154"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ac01d63f485ea7e4303e1166b1f5cf351">05154</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ac01d63f485ea7e4303e1166b1f5cf351">m0_up_b0</a>                     : 1;
<a name="l05155"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ab474d85f8e96ea23122aca94a02d48e1">05155</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ab474d85f8e96ea23122aca94a02d48e1">m0_up_wi</a>                     : 1;
<a name="l05156"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a71c46e3d861f1b943214862cd892a1fb">05156</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a71c46e3d861f1b943214862cd892a1fb">m0_un_b0</a>                     : 1;
<a name="l05157"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a8cf5c3e95abc1174494a7fbf333ff23e">05157</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a8cf5c3e95abc1174494a7fbf333ff23e">m0_un_wi</a>                     : 1;
<a name="l05158"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa9670c79fe3860fa12a155fe386f4ea4">05158</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa9670c79fe3860fa12a155fe386f4ea4">m1_up_b0</a>                     : 1;
<a name="l05159"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a494cb50ab29471866735d8bc92063543">05159</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a494cb50ab29471866735d8bc92063543">m1_up_wi</a>                     : 1;
<a name="l05160"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a978e511199a57a648f6f78fc7fc3f0e1">05160</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a978e511199a57a648f6f78fc7fc3f0e1">m1_un_b0</a>                     : 1;
<a name="l05161"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a9bfd1b8e2a58197b01e772cde35168d1">05161</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a9bfd1b8e2a58197b01e772cde35168d1">m1_un_wi</a>                     : 1;
<a name="l05162"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a62336293e06f3c1363209317d9778221">05162</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a62336293e06f3c1363209317d9778221">mio_int0</a>                     : 1;
<a name="l05163"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a17423dad78469c89249849b64498fdd7">05163</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a17423dad78469c89249849b64498fdd7">mio_int1</a>                     : 1;
<a name="l05164"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a38ce6ed5f1732d35e8a37a1000e453b4">05164</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a38ce6ed5f1732d35e8a37a1000e453b4">reserved_18_19</a>               : 2;
<a name="l05165"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5e2f7af84893937f0de2ea5de1c8672f">05165</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5e2f7af84893937f0de2ea5de1c8672f">m2_up_b0</a>                     : 1;
<a name="l05166"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a77f461089f517a9ec58118d38b4882e5">05166</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a77f461089f517a9ec58118d38b4882e5">m2_up_wi</a>                     : 1;
<a name="l05167"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a0269a83317926ea92dff58c7b1853d1d">05167</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a0269a83317926ea92dff58c7b1853d1d">m2_un_b0</a>                     : 1;
<a name="l05168"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ae5826e69e89ebd77ef857ad1222cce90">05168</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ae5826e69e89ebd77ef857ad1222cce90">m2_un_wi</a>                     : 1;
<a name="l05169"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a8d3ff60c9370bfd23935900982890a89">05169</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a8d3ff60c9370bfd23935900982890a89">m3_up_b0</a>                     : 1;
<a name="l05170"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a7f5bd45bfa8a7c9dd678f783402112cb">05170</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a7f5bd45bfa8a7c9dd678f783402112cb">m3_up_wi</a>                     : 1;
<a name="l05171"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#abe89699d094b009a34ceba09c86ef796">05171</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#abe89699d094b009a34ceba09c86ef796">m3_un_b0</a>                     : 1;
<a name="l05172"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#acfcb4fef77dd2ce42068c2d12f848dd5">05172</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#acfcb4fef77dd2ce42068c2d12f848dd5">m3_un_wi</a>                     : 1;
<a name="l05173"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ad1e5757e7258c33e55308e38bbde290c">05173</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ad1e5757e7258c33e55308e38bbde290c">mio_int2</a>                     : 1;
<a name="l05174"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a86534288ac8216790c4f92ff4813c8d0">05174</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a86534288ac8216790c4f92ff4813c8d0">reserved_29_31</a>               : 3;
<a name="l05175"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a0f7f9701b5310e130525bbe0ef0eb3c5">05175</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a0f7f9701b5310e130525bbe0ef0eb3c5">dmafi</a>                        : 2;
<a name="l05176"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a110347b49feda6e034095f9d0c2afa5c">05176</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a110347b49feda6e034095f9d0c2afa5c">dcnt</a>                         : 2;
<a name="l05177"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a1ac6570c01fbc26fea06b016baec0b9c">05177</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a1ac6570c01fbc26fea06b016baec0b9c">dtime</a>                        : 2;
<a name="l05178"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a50beed629ec8fcc13f571db13e84048f">05178</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a50beed629ec8fcc13f571db13e84048f">reserved_38_47</a>               : 10;
<a name="l05179"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#af6405bc001e75dbacc1c635c1cec3276">05179</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#af6405bc001e75dbacc1c635c1cec3276">pidbof</a>                       : 1;
<a name="l05180"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a28bc3b7ad7952f540512add916af2cd6">05180</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a28bc3b7ad7952f540512add916af2cd6">psldbof</a>                      : 1;
<a name="l05181"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5791a1ef8119f4aa697eb738b622b141">05181</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5791a1ef8119f4aa697eb738b622b141">pout_err</a>                     : 1;
<a name="l05182"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a348d6ea0f97598a6e21676ff5ff36066">05182</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a348d6ea0f97598a6e21676ff5ff36066">pin_bp</a>                       : 1;
<a name="l05183"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ad1da372bf2b3018829618c8b1187d830">05183</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#ad1da372bf2b3018829618c8b1187d830">pgl_err</a>                      : 1;
<a name="l05184"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa652dca4321cb6a2979b95b0b65ad9ad">05184</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aa652dca4321cb6a2979b95b0b65ad9ad">pdi_err</a>                      : 1;
<a name="l05185"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a877e96b2757801dd9af5b520fce04ef6">05185</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a877e96b2757801dd9af5b520fce04ef6">pop_err</a>                      : 1;
<a name="l05186"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a98afc4892d437c62ceab4c53aec5eb0a">05186</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a98afc4892d437c62ceab4c53aec5eb0a">pins_err</a>                     : 1;
<a name="l05187"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a62d274aeccc90da73cd8fc8d68430678">05187</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a62d274aeccc90da73cd8fc8d68430678">sprt0_err</a>                    : 1;
<a name="l05188"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5041cb1f071f300cf67f43b0f7c895b7">05188</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a5041cb1f071f300cf67f43b0f7c895b7">sprt1_err</a>                    : 1;
<a name="l05189"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aea34ab8b9904515f7c2a9c1e050cbaa8">05189</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#aea34ab8b9904515f7c2a9c1e050cbaa8">sprt2_err</a>                    : 1;
<a name="l05190"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a80051a0bc93bd5c6b3af55a4639c00c0">05190</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a80051a0bc93bd5c6b3af55a4639c00c0">sprt3_err</a>                    : 1;
<a name="l05191"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a7fefb4f3de02f28a976e1a713627f6f6">05191</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a7fefb4f3de02f28a976e1a713627f6f6">ill_pad</a>                      : 1;
<a name="l05192"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a93ba2a69d85c72b31fb6011644765065">05192</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a93ba2a69d85c72b31fb6011644765065">pipe_err</a>                     : 1;
<a name="l05193"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a4420b963aed47f42b61b89cf4cc1d010">05193</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__s.html#a4420b963aed47f42b61b89cf4cc1d010">reserved_62_63</a>               : 2;
<a name="l05194"></a>05194 <span class="preprocessor">#endif</span>
<a name="l05195"></a>05195 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__ciu.html#af441ce6983baf5823143f29b35ab732b">s</a>;
<a name="l05196"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html">05196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html">cvmx_sli_int_enb_ciu_cn61xx</a> {
<a name="l05197"></a>05197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05198"></a>05198 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a1c7d712c48a18cbd894ace66e6c5a1eb">reserved_61_63</a>               : 3;
<a name="l05199"></a>05199     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aa6727b7666827738c5d1d939435c0cb6">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05200"></a>05200     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae0cb72a2274de7bae7b4b776d1d11086">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 3. */</span>
<a name="l05201"></a>05201     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a0ded29557dafdb336a18ff18b91d4231">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 2. */</span>
<a name="l05202"></a>05202     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ac1802d432de58abbd4eb0abe9cc88b20">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05203"></a>05203     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a939d86e46d49b890dac9d86048bbaa68">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05204"></a>05204     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#abda2dd68a806fe3efcdefd3149621e3e">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05205"></a>05205     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae136af000b1deb953f432f6c869c7a6b">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05206"></a>05206     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ab72486e7536e195196da828bca0ca15b">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05207"></a>05207     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a1c8fddc248cae1019f84817de3af32b7">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05208"></a>05208     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae398ae8f2a9ae51c9a833ac7d472be71">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l05209"></a>05209     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a30e3c2209b6aa4b134ce108338a35599">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05210"></a>05210     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#acb079dd68c1a6df730be94c6532abc5e">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05211"></a>05211     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae7c4c562de2e2fb795ce0542aeae08a4">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05212"></a>05212     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a5d8ecc79532ccea4b42786eae641b1e5">reserved_38_47</a>               : 10;
<a name="l05213"></a>05213     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a6a0bbfbfd3c47367eeea37aafe722d16">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05214"></a>05214     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a4d710da4df858eb6b764179216d447db">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05215"></a>05215     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ad0c9ce1dcd56815ace99e554a09d22d7">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05216"></a>05216     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ac0e533b77e529be6507d7bef750f161b">reserved_28_31</a>               : 4;
<a name="l05217"></a>05217     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a9ac0530ca4bb8fe68bdb8eb11fdd24ba">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05218"></a>05218     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a199c804a7730a16696d2864675b41137">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05219"></a>05219     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a8f8c3344a60731e4cdf5c2d11e1ddf5d">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05220"></a>05220     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a16c1a1e7a36be8d202741ee75c4990b1">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05221"></a>05221     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#adb49cc8154c7dda7de4868e6bbb2d89f">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05222"></a>05222     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a2c097cc356a4c33fdd4df36fa1faa258">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05223"></a>05223     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a4c22d7a6d580da68e033e3f7be336623">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05224"></a>05224     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a3164cff763c396d6416e2c16d479c082">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05225"></a>05225     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ad4139fc4cfd67ef1fe0b5e3ad72f8314">reserved_18_19</a>               : 2;
<a name="l05226"></a>05226     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a753aab6a831d7147df2fd3b7b3858371">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05227"></a>05227 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05228"></a>05228 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05229"></a>05229     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a7ef148752357b7afe5001685d4b8480b">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05230"></a>05230 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05231"></a>05231 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05232"></a>05232     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aa9a1bc586e5810d89aa4b0bd666749ab">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05233"></a>05233 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05234"></a>05234     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a48ac1030258d665aab2bf28d3f82219e">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05235"></a>05235 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05236"></a>05236     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aaaeb63105ee7ef392afc11040b7b9072">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05237"></a>05237 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05238"></a>05238     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a35b441faf2933099c82c2aa516691452">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05239"></a>05239 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05240"></a>05240     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#abc15081605dda4483bed99ff02aaff50">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05241"></a>05241 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05242"></a>05242     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a007b618e9a4d894b69642eb31d28fbdb">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05243"></a>05243 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05244"></a>05244     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a32820f9ff8c152fdc63d3efee58ca3da">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05245"></a>05245 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05246"></a>05246     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aae2821ecaf68a99b6ec649fc131202b1">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05247"></a>05247 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05248"></a>05248     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#afe63820fb214872ed77d431932bb609c">reserved_6_7</a>                 : 2;
<a name="l05249"></a>05249     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a33cbcaacfac1e76eac902e62be411f86">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05250"></a>05250 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05251"></a>05251     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a909113a2377878e2cd743dd828da2aad">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05252"></a>05252 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05253"></a>05253     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a162296bb8c6264d6441eb2534aecf08f">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05254"></a>05254 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05255"></a>05255     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a971c23ef92736df02e2ea31a5932acc5">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05256"></a>05256 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05257"></a>05257     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a08b9e0423d03a9f31da6e98c5cf908a4">reserved_1_1</a>                 : 1;
<a name="l05258"></a>05258     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a9e171228537b97ebc215bcbef7d3ded3">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05259"></a>05259 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05260"></a>05260 <span class="preprocessor">#else</span>
<a name="l05261"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a9e171228537b97ebc215bcbef7d3ded3">05261</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a9e171228537b97ebc215bcbef7d3ded3">rml_to</a>                       : 1;
<a name="l05262"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a08b9e0423d03a9f31da6e98c5cf908a4">05262</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a08b9e0423d03a9f31da6e98c5cf908a4">reserved_1_1</a>                 : 1;
<a name="l05263"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a971c23ef92736df02e2ea31a5932acc5">05263</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a971c23ef92736df02e2ea31a5932acc5">bar0_to</a>                      : 1;
<a name="l05264"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a162296bb8c6264d6441eb2534aecf08f">05264</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a162296bb8c6264d6441eb2534aecf08f">iob2big</a>                      : 1;
<a name="l05265"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a909113a2377878e2cd743dd828da2aad">05265</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a909113a2377878e2cd743dd828da2aad">pcnt</a>                         : 1;
<a name="l05266"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a33cbcaacfac1e76eac902e62be411f86">05266</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a33cbcaacfac1e76eac902e62be411f86">ptime</a>                        : 1;
<a name="l05267"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#afe63820fb214872ed77d431932bb609c">05267</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#afe63820fb214872ed77d431932bb609c">reserved_6_7</a>                 : 2;
<a name="l05268"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aae2821ecaf68a99b6ec649fc131202b1">05268</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aae2821ecaf68a99b6ec649fc131202b1">m0_up_b0</a>                     : 1;
<a name="l05269"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a32820f9ff8c152fdc63d3efee58ca3da">05269</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a32820f9ff8c152fdc63d3efee58ca3da">m0_up_wi</a>                     : 1;
<a name="l05270"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a007b618e9a4d894b69642eb31d28fbdb">05270</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a007b618e9a4d894b69642eb31d28fbdb">m0_un_b0</a>                     : 1;
<a name="l05271"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#abc15081605dda4483bed99ff02aaff50">05271</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#abc15081605dda4483bed99ff02aaff50">m0_un_wi</a>                     : 1;
<a name="l05272"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a35b441faf2933099c82c2aa516691452">05272</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a35b441faf2933099c82c2aa516691452">m1_up_b0</a>                     : 1;
<a name="l05273"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aaaeb63105ee7ef392afc11040b7b9072">05273</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aaaeb63105ee7ef392afc11040b7b9072">m1_up_wi</a>                     : 1;
<a name="l05274"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a48ac1030258d665aab2bf28d3f82219e">05274</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a48ac1030258d665aab2bf28d3f82219e">m1_un_b0</a>                     : 1;
<a name="l05275"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aa9a1bc586e5810d89aa4b0bd666749ab">05275</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aa9a1bc586e5810d89aa4b0bd666749ab">m1_un_wi</a>                     : 1;
<a name="l05276"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a7ef148752357b7afe5001685d4b8480b">05276</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a7ef148752357b7afe5001685d4b8480b">mio_int0</a>                     : 1;
<a name="l05277"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a753aab6a831d7147df2fd3b7b3858371">05277</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a753aab6a831d7147df2fd3b7b3858371">mio_int1</a>                     : 1;
<a name="l05278"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ad4139fc4cfd67ef1fe0b5e3ad72f8314">05278</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ad4139fc4cfd67ef1fe0b5e3ad72f8314">reserved_18_19</a>               : 2;
<a name="l05279"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a3164cff763c396d6416e2c16d479c082">05279</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a3164cff763c396d6416e2c16d479c082">m2_up_b0</a>                     : 1;
<a name="l05280"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a4c22d7a6d580da68e033e3f7be336623">05280</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a4c22d7a6d580da68e033e3f7be336623">m2_up_wi</a>                     : 1;
<a name="l05281"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a2c097cc356a4c33fdd4df36fa1faa258">05281</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a2c097cc356a4c33fdd4df36fa1faa258">m2_un_b0</a>                     : 1;
<a name="l05282"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#adb49cc8154c7dda7de4868e6bbb2d89f">05282</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#adb49cc8154c7dda7de4868e6bbb2d89f">m2_un_wi</a>                     : 1;
<a name="l05283"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a16c1a1e7a36be8d202741ee75c4990b1">05283</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a16c1a1e7a36be8d202741ee75c4990b1">m3_up_b0</a>                     : 1;
<a name="l05284"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a8f8c3344a60731e4cdf5c2d11e1ddf5d">05284</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a8f8c3344a60731e4cdf5c2d11e1ddf5d">m3_up_wi</a>                     : 1;
<a name="l05285"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a199c804a7730a16696d2864675b41137">05285</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a199c804a7730a16696d2864675b41137">m3_un_b0</a>                     : 1;
<a name="l05286"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a9ac0530ca4bb8fe68bdb8eb11fdd24ba">05286</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a9ac0530ca4bb8fe68bdb8eb11fdd24ba">m3_un_wi</a>                     : 1;
<a name="l05287"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ac0e533b77e529be6507d7bef750f161b">05287</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ac0e533b77e529be6507d7bef750f161b">reserved_28_31</a>               : 4;
<a name="l05288"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ad0c9ce1dcd56815ace99e554a09d22d7">05288</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ad0c9ce1dcd56815ace99e554a09d22d7">dmafi</a>                        : 2;
<a name="l05289"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a4d710da4df858eb6b764179216d447db">05289</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a4d710da4df858eb6b764179216d447db">dcnt</a>                         : 2;
<a name="l05290"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a6a0bbfbfd3c47367eeea37aafe722d16">05290</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a6a0bbfbfd3c47367eeea37aafe722d16">dtime</a>                        : 2;
<a name="l05291"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a5d8ecc79532ccea4b42786eae641b1e5">05291</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a5d8ecc79532ccea4b42786eae641b1e5">reserved_38_47</a>               : 10;
<a name="l05292"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae7c4c562de2e2fb795ce0542aeae08a4">05292</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae7c4c562de2e2fb795ce0542aeae08a4">pidbof</a>                       : 1;
<a name="l05293"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#acb079dd68c1a6df730be94c6532abc5e">05293</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#acb079dd68c1a6df730be94c6532abc5e">psldbof</a>                      : 1;
<a name="l05294"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a30e3c2209b6aa4b134ce108338a35599">05294</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a30e3c2209b6aa4b134ce108338a35599">pout_err</a>                     : 1;
<a name="l05295"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae398ae8f2a9ae51c9a833ac7d472be71">05295</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae398ae8f2a9ae51c9a833ac7d472be71">pin_bp</a>                       : 1;
<a name="l05296"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a1c8fddc248cae1019f84817de3af32b7">05296</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a1c8fddc248cae1019f84817de3af32b7">pgl_err</a>                      : 1;
<a name="l05297"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ab72486e7536e195196da828bca0ca15b">05297</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ab72486e7536e195196da828bca0ca15b">pdi_err</a>                      : 1;
<a name="l05298"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae136af000b1deb953f432f6c869c7a6b">05298</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae136af000b1deb953f432f6c869c7a6b">pop_err</a>                      : 1;
<a name="l05299"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#abda2dd68a806fe3efcdefd3149621e3e">05299</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#abda2dd68a806fe3efcdefd3149621e3e">pins_err</a>                     : 1;
<a name="l05300"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a939d86e46d49b890dac9d86048bbaa68">05300</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a939d86e46d49b890dac9d86048bbaa68">sprt0_err</a>                    : 1;
<a name="l05301"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ac1802d432de58abbd4eb0abe9cc88b20">05301</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ac1802d432de58abbd4eb0abe9cc88b20">sprt1_err</a>                    : 1;
<a name="l05302"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a0ded29557dafdb336a18ff18b91d4231">05302</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a0ded29557dafdb336a18ff18b91d4231">sprt2_err</a>                    : 1;
<a name="l05303"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae0cb72a2274de7bae7b4b776d1d11086">05303</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#ae0cb72a2274de7bae7b4b776d1d11086">sprt3_err</a>                    : 1;
<a name="l05304"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aa6727b7666827738c5d1d939435c0cb6">05304</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#aa6727b7666827738c5d1d939435c0cb6">ill_pad</a>                      : 1;
<a name="l05305"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a1c7d712c48a18cbd894ace66e6c5a1eb">05305</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html#a1c7d712c48a18cbd894ace66e6c5a1eb">reserved_61_63</a>               : 3;
<a name="l05306"></a>05306 <span class="preprocessor">#endif</span>
<a name="l05307"></a>05307 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__ciu.html#add8edd35dd2f653bc6909ee4d82f3757">cn61xx</a>;
<a name="l05308"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html">05308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html">cvmx_sli_int_enb_ciu_cn63xx</a> {
<a name="l05309"></a>05309 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05310"></a>05310 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a84bf9e120fec251378b9004f7493cb65">reserved_61_63</a>               : 3;
<a name="l05311"></a>05311     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a9c9c6b65d158ae9fe98879c744f31ed0">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05312"></a>05312     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#adb39fde4e0471412cbf75e0aa4e75209">reserved_58_59</a>               : 2;
<a name="l05313"></a>05313     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3f18ea40f7d3fc2108bb06d08c94ab79">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05314"></a>05314     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac375780a7ac0f831d31c7d9b350f5a82">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05315"></a>05315     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a35c89fda81df384afc945edd8d5e1d07">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05316"></a>05316     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a5c3dccff9fd3c4efe0af7c3fe9a7f51f">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05317"></a>05317     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#aaddbbe60a3cc22032b8e8c22f1966d4b">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05318"></a>05318     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac813467523edee83f743bee867d3d4b9">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05319"></a>05319     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0e37268712d0bbf32b9deb0c1a5c2c21">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l05320"></a>05320     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ad1c39ae4a95b498785a16d3f28f55710">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05321"></a>05321     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a4da45ebb9c81fcc82063d7ac3f14db95">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05322"></a>05322     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac6f2b7c97be53e886490219067ad4632">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05323"></a>05323     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a7353afc287f4577221c5f2d7fe8ce7a0">reserved_38_47</a>               : 10;
<a name="l05324"></a>05324     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a6b11c06473b4327e52943dd388e7795c">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05325"></a>05325     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a61bd1f8f49fad477f102f6a39e1e055c">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05326"></a>05326     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a4f4ff00ec56a94d2b5d741a9f1230a3d">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05327"></a>05327     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3a32443892ea9206b11a6e85ee37fcff">reserved_18_31</a>               : 14;
<a name="l05328"></a>05328     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#aa69ea696a12f3266fc27d835423dcf82">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05329"></a>05329 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05330"></a>05330 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05331"></a>05331     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#abab63db01c84974696fc37ba6727befc">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05332"></a>05332 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05333"></a>05333 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05334"></a>05334     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#afdf856095d75a29fd2c7bf3dd731b68c">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05335"></a>05335 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05336"></a>05336     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ae6b81aedd3e242c1eaf921f5da59bc86">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05337"></a>05337 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05338"></a>05338     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a72f058ed9c470c6abfac5f585dec1917">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05339"></a>05339 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05340"></a>05340     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0cd816bb918268f321439d7505abf8f7">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05341"></a>05341 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05342"></a>05342     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a9bfd3e3792d5587c6a66e1ed76c45562">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05343"></a>05343 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05344"></a>05344     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a022f3857cf13ee92580fb5e9ce71ab0c">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05345"></a>05345 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05346"></a>05346     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ad38614c4837cf2e29e6a8a3cd903e4e5">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05347"></a>05347 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05348"></a>05348     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#af1c04b83f4ba131da5423f38ebda2880">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05349"></a>05349 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05350"></a>05350     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a699d30a7d194cfca454d4800a3e8f17d">reserved_6_7</a>                 : 2;
<a name="l05351"></a>05351     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a41fc3b3d085cfd901f4c72e362a4226f">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05352"></a>05352 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05353"></a>05353     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac869ab5224138e2ae04e2bca6e9ae0a2">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05354"></a>05354 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05355"></a>05355     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0b2a9eedd0c211eeaf40b1adeb4b2317">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05356"></a>05356 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05357"></a>05357     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ae49c698be620e1409e4821a55fe2e286">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05358"></a>05358 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05359"></a>05359     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3fc71c1b0409f39fbddbed15b851f9ce">reserved_1_1</a>                 : 1;
<a name="l05360"></a>05360     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#abd94b5195ff17f4aa9bf91c606260a1c">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05361"></a>05361 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05362"></a>05362 <span class="preprocessor">#else</span>
<a name="l05363"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#abd94b5195ff17f4aa9bf91c606260a1c">05363</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#abd94b5195ff17f4aa9bf91c606260a1c">rml_to</a>                       : 1;
<a name="l05364"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3fc71c1b0409f39fbddbed15b851f9ce">05364</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3fc71c1b0409f39fbddbed15b851f9ce">reserved_1_1</a>                 : 1;
<a name="l05365"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ae49c698be620e1409e4821a55fe2e286">05365</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ae49c698be620e1409e4821a55fe2e286">bar0_to</a>                      : 1;
<a name="l05366"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0b2a9eedd0c211eeaf40b1adeb4b2317">05366</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0b2a9eedd0c211eeaf40b1adeb4b2317">iob2big</a>                      : 1;
<a name="l05367"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac869ab5224138e2ae04e2bca6e9ae0a2">05367</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac869ab5224138e2ae04e2bca6e9ae0a2">pcnt</a>                         : 1;
<a name="l05368"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a41fc3b3d085cfd901f4c72e362a4226f">05368</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a41fc3b3d085cfd901f4c72e362a4226f">ptime</a>                        : 1;
<a name="l05369"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a699d30a7d194cfca454d4800a3e8f17d">05369</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a699d30a7d194cfca454d4800a3e8f17d">reserved_6_7</a>                 : 2;
<a name="l05370"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#af1c04b83f4ba131da5423f38ebda2880">05370</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#af1c04b83f4ba131da5423f38ebda2880">m0_up_b0</a>                     : 1;
<a name="l05371"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ad38614c4837cf2e29e6a8a3cd903e4e5">05371</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ad38614c4837cf2e29e6a8a3cd903e4e5">m0_up_wi</a>                     : 1;
<a name="l05372"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a022f3857cf13ee92580fb5e9ce71ab0c">05372</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a022f3857cf13ee92580fb5e9ce71ab0c">m0_un_b0</a>                     : 1;
<a name="l05373"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a9bfd3e3792d5587c6a66e1ed76c45562">05373</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a9bfd3e3792d5587c6a66e1ed76c45562">m0_un_wi</a>                     : 1;
<a name="l05374"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0cd816bb918268f321439d7505abf8f7">05374</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0cd816bb918268f321439d7505abf8f7">m1_up_b0</a>                     : 1;
<a name="l05375"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a72f058ed9c470c6abfac5f585dec1917">05375</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a72f058ed9c470c6abfac5f585dec1917">m1_up_wi</a>                     : 1;
<a name="l05376"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ae6b81aedd3e242c1eaf921f5da59bc86">05376</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ae6b81aedd3e242c1eaf921f5da59bc86">m1_un_b0</a>                     : 1;
<a name="l05377"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#afdf856095d75a29fd2c7bf3dd731b68c">05377</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#afdf856095d75a29fd2c7bf3dd731b68c">m1_un_wi</a>                     : 1;
<a name="l05378"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#abab63db01c84974696fc37ba6727befc">05378</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#abab63db01c84974696fc37ba6727befc">mio_int0</a>                     : 1;
<a name="l05379"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#aa69ea696a12f3266fc27d835423dcf82">05379</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#aa69ea696a12f3266fc27d835423dcf82">mio_int1</a>                     : 1;
<a name="l05380"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3a32443892ea9206b11a6e85ee37fcff">05380</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3a32443892ea9206b11a6e85ee37fcff">reserved_18_31</a>               : 14;
<a name="l05381"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a4f4ff00ec56a94d2b5d741a9f1230a3d">05381</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a4f4ff00ec56a94d2b5d741a9f1230a3d">dmafi</a>                        : 2;
<a name="l05382"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a61bd1f8f49fad477f102f6a39e1e055c">05382</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a61bd1f8f49fad477f102f6a39e1e055c">dcnt</a>                         : 2;
<a name="l05383"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a6b11c06473b4327e52943dd388e7795c">05383</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a6b11c06473b4327e52943dd388e7795c">dtime</a>                        : 2;
<a name="l05384"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a7353afc287f4577221c5f2d7fe8ce7a0">05384</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a7353afc287f4577221c5f2d7fe8ce7a0">reserved_38_47</a>               : 10;
<a name="l05385"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac6f2b7c97be53e886490219067ad4632">05385</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac6f2b7c97be53e886490219067ad4632">pidbof</a>                       : 1;
<a name="l05386"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a4da45ebb9c81fcc82063d7ac3f14db95">05386</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a4da45ebb9c81fcc82063d7ac3f14db95">psldbof</a>                      : 1;
<a name="l05387"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ad1c39ae4a95b498785a16d3f28f55710">05387</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ad1c39ae4a95b498785a16d3f28f55710">pout_err</a>                     : 1;
<a name="l05388"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0e37268712d0bbf32b9deb0c1a5c2c21">05388</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a0e37268712d0bbf32b9deb0c1a5c2c21">pin_bp</a>                       : 1;
<a name="l05389"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac813467523edee83f743bee867d3d4b9">05389</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac813467523edee83f743bee867d3d4b9">pgl_err</a>                      : 1;
<a name="l05390"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#aaddbbe60a3cc22032b8e8c22f1966d4b">05390</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#aaddbbe60a3cc22032b8e8c22f1966d4b">pdi_err</a>                      : 1;
<a name="l05391"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a5c3dccff9fd3c4efe0af7c3fe9a7f51f">05391</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a5c3dccff9fd3c4efe0af7c3fe9a7f51f">pop_err</a>                      : 1;
<a name="l05392"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a35c89fda81df384afc945edd8d5e1d07">05392</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a35c89fda81df384afc945edd8d5e1d07">pins_err</a>                     : 1;
<a name="l05393"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac375780a7ac0f831d31c7d9b350f5a82">05393</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#ac375780a7ac0f831d31c7d9b350f5a82">sprt0_err</a>                    : 1;
<a name="l05394"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3f18ea40f7d3fc2108bb06d08c94ab79">05394</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a3f18ea40f7d3fc2108bb06d08c94ab79">sprt1_err</a>                    : 1;
<a name="l05395"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#adb39fde4e0471412cbf75e0aa4e75209">05395</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#adb39fde4e0471412cbf75e0aa4e75209">reserved_58_59</a>               : 2;
<a name="l05396"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a9c9c6b65d158ae9fe98879c744f31ed0">05396</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a9c9c6b65d158ae9fe98879c744f31ed0">ill_pad</a>                      : 1;
<a name="l05397"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a84bf9e120fec251378b9004f7493cb65">05397</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html#a84bf9e120fec251378b9004f7493cb65">reserved_61_63</a>               : 3;
<a name="l05398"></a>05398 <span class="preprocessor">#endif</span>
<a name="l05399"></a>05399 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__ciu.html#a687a763cca392715e289f43cdcd295ee">cn63xx</a>;
<a name="l05400"></a><a class="code" href="unioncvmx__sli__int__enb__ciu.html#a5f088ead0a575c13967bdac2744b135e">05400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn63xx.html">cvmx_sli_int_enb_ciu_cn63xx</a>    <a class="code" href="unioncvmx__sli__int__enb__ciu.html#a5f088ead0a575c13967bdac2744b135e">cn63xxp1</a>;
<a name="l05401"></a><a class="code" href="unioncvmx__sli__int__enb__ciu.html#afbf2200ae74f80b887b10673671db7ab">05401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html">cvmx_sli_int_enb_ciu_cn61xx</a>    <a class="code" href="unioncvmx__sli__int__enb__ciu.html#afbf2200ae74f80b887b10673671db7ab">cn66xx</a>;
<a name="l05402"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html">05402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html">cvmx_sli_int_enb_ciu_cn68xx</a> {
<a name="l05403"></a>05403 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05404"></a>05404 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ab1c03e00526c8cd916a71ed24e7b9908">reserved_62_63</a>               : 2;
<a name="l05405"></a>05405     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a22bf9e8389c4d0a278d87fb2d4fc8da8">pipe_err</a>                     : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05406"></a>05406     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae420eb4e7a14fb25c7941cb086569287">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05407"></a>05407     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ab1f1e4b6b026bdb4f84d1123c84f4ec3">reserved_58_59</a>               : 2;
<a name="l05408"></a>05408     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2c0f97cfcd7835207dbff2ec226e5c1f">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05409"></a>05409     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#adebc6bb5391cd57889acff077ae71880">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05410"></a>05410     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a90b707ab9baf76d8104e54011fc3a9a2">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05411"></a>05411     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a1a3d76ea1162c84fcd8448c31dbc6123">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05412"></a>05412     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#aea3fc8ee2e5aa857b33dcce745ccb7f5">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05413"></a>05413     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#af744f10d2be4ea96d7dec1414631ca34">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05414"></a>05414     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#afa9e49f591bc8d8630ffb534a1f544f9">reserved_51_51</a>               : 1;
<a name="l05415"></a>05415     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a24fbc6e112c1a09e09fa106e69efd3e4">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05416"></a>05416     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ac2597d729ba28550da8b0cfa03813401">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05417"></a>05417     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#aab77db15416815a32864496587a80ca8">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05418"></a>05418     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a92a1bfb7f089e0e54831ae78fb54e518">reserved_38_47</a>               : 10;
<a name="l05419"></a>05419     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae8b5deb55c3a0f1858fcd9cd525f3c3a">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05420"></a>05420     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#af375d43599e8c2af5e6c328b64374d20">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05421"></a>05421     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a7220e4b8ad4eeb6c306d4eaceae8e8d8">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05422"></a>05422     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae20d5c9dcae3d40eb2ffaf556c8e4ab5">reserved_18_31</a>               : 14;
<a name="l05423"></a>05423     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a7c725764f872aee81b1137780101a945">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05424"></a>05424 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05425"></a>05425 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05426"></a>05426     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a20a368c76d2cc32a8ce2192a3de737f6">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05427"></a>05427 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05428"></a>05428 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05429"></a>05429     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a6bf3eb442edf6e277b43d0c0057ad610">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05430"></a>05430 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05431"></a>05431     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a1c25c47968d7999e33d05a486bbe3365">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05432"></a>05432 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05433"></a>05433     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a213465d5180c308cabacd4f3fb8a3ee5">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05434"></a>05434 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05435"></a>05435     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a39b88b0de96cbdcb2fafc4191ed47da6">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05436"></a>05436 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05437"></a>05437     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae6feb715608a518e30eb908981751309">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05438"></a>05438 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05439"></a>05439     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2f71b56d606f97a0b920157aec957f29">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05440"></a>05440 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05441"></a>05441     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae59b5abd3a75e51f882a21b07d3e6ade">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05442"></a>05442 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05443"></a>05443     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a6432e9757d03e5e5db99b85eabbad1ff">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05444"></a>05444 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05445"></a>05445     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a0ed74dfce061a3d8b42950e2d26d50ab">reserved_6_7</a>                 : 2;
<a name="l05446"></a>05446     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a5ec13fc8488e67325d135f09e9f84da0">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05447"></a>05447 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05448"></a>05448     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2daa92fefa74f81b247c68dd1034f63d">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05449"></a>05449 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05450"></a>05450     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a3c5960a3e21d40aca5ac7fb72f28cf3c">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05451"></a>05451 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05452"></a>05452     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2272a076af51af74ce2082668ae40b71">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05453"></a>05453 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05454"></a>05454     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a74a118b43c9e65dc1c8e259cb646970d">reserved_1_1</a>                 : 1;
<a name="l05455"></a>05455     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a30f656b2505071b5155443f6084639de">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05456"></a>05456 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05457"></a>05457 <span class="preprocessor">#else</span>
<a name="l05458"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a30f656b2505071b5155443f6084639de">05458</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a30f656b2505071b5155443f6084639de">rml_to</a>                       : 1;
<a name="l05459"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a74a118b43c9e65dc1c8e259cb646970d">05459</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a74a118b43c9e65dc1c8e259cb646970d">reserved_1_1</a>                 : 1;
<a name="l05460"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2272a076af51af74ce2082668ae40b71">05460</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2272a076af51af74ce2082668ae40b71">bar0_to</a>                      : 1;
<a name="l05461"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a3c5960a3e21d40aca5ac7fb72f28cf3c">05461</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a3c5960a3e21d40aca5ac7fb72f28cf3c">iob2big</a>                      : 1;
<a name="l05462"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2daa92fefa74f81b247c68dd1034f63d">05462</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2daa92fefa74f81b247c68dd1034f63d">pcnt</a>                         : 1;
<a name="l05463"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a5ec13fc8488e67325d135f09e9f84da0">05463</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a5ec13fc8488e67325d135f09e9f84da0">ptime</a>                        : 1;
<a name="l05464"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a0ed74dfce061a3d8b42950e2d26d50ab">05464</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a0ed74dfce061a3d8b42950e2d26d50ab">reserved_6_7</a>                 : 2;
<a name="l05465"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a6432e9757d03e5e5db99b85eabbad1ff">05465</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a6432e9757d03e5e5db99b85eabbad1ff">m0_up_b0</a>                     : 1;
<a name="l05466"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae59b5abd3a75e51f882a21b07d3e6ade">05466</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae59b5abd3a75e51f882a21b07d3e6ade">m0_up_wi</a>                     : 1;
<a name="l05467"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2f71b56d606f97a0b920157aec957f29">05467</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2f71b56d606f97a0b920157aec957f29">m0_un_b0</a>                     : 1;
<a name="l05468"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae6feb715608a518e30eb908981751309">05468</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae6feb715608a518e30eb908981751309">m0_un_wi</a>                     : 1;
<a name="l05469"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a39b88b0de96cbdcb2fafc4191ed47da6">05469</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a39b88b0de96cbdcb2fafc4191ed47da6">m1_up_b0</a>                     : 1;
<a name="l05470"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a213465d5180c308cabacd4f3fb8a3ee5">05470</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a213465d5180c308cabacd4f3fb8a3ee5">m1_up_wi</a>                     : 1;
<a name="l05471"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a1c25c47968d7999e33d05a486bbe3365">05471</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a1c25c47968d7999e33d05a486bbe3365">m1_un_b0</a>                     : 1;
<a name="l05472"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a6bf3eb442edf6e277b43d0c0057ad610">05472</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a6bf3eb442edf6e277b43d0c0057ad610">m1_un_wi</a>                     : 1;
<a name="l05473"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a20a368c76d2cc32a8ce2192a3de737f6">05473</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a20a368c76d2cc32a8ce2192a3de737f6">mio_int0</a>                     : 1;
<a name="l05474"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a7c725764f872aee81b1137780101a945">05474</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a7c725764f872aee81b1137780101a945">mio_int1</a>                     : 1;
<a name="l05475"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae20d5c9dcae3d40eb2ffaf556c8e4ab5">05475</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae20d5c9dcae3d40eb2ffaf556c8e4ab5">reserved_18_31</a>               : 14;
<a name="l05476"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a7220e4b8ad4eeb6c306d4eaceae8e8d8">05476</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a7220e4b8ad4eeb6c306d4eaceae8e8d8">dmafi</a>                        : 2;
<a name="l05477"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#af375d43599e8c2af5e6c328b64374d20">05477</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#af375d43599e8c2af5e6c328b64374d20">dcnt</a>                         : 2;
<a name="l05478"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae8b5deb55c3a0f1858fcd9cd525f3c3a">05478</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae8b5deb55c3a0f1858fcd9cd525f3c3a">dtime</a>                        : 2;
<a name="l05479"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a92a1bfb7f089e0e54831ae78fb54e518">05479</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a92a1bfb7f089e0e54831ae78fb54e518">reserved_38_47</a>               : 10;
<a name="l05480"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#aab77db15416815a32864496587a80ca8">05480</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#aab77db15416815a32864496587a80ca8">pidbof</a>                       : 1;
<a name="l05481"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ac2597d729ba28550da8b0cfa03813401">05481</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ac2597d729ba28550da8b0cfa03813401">psldbof</a>                      : 1;
<a name="l05482"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a24fbc6e112c1a09e09fa106e69efd3e4">05482</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a24fbc6e112c1a09e09fa106e69efd3e4">pout_err</a>                     : 1;
<a name="l05483"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#afa9e49f591bc8d8630ffb534a1f544f9">05483</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#afa9e49f591bc8d8630ffb534a1f544f9">reserved_51_51</a>               : 1;
<a name="l05484"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#af744f10d2be4ea96d7dec1414631ca34">05484</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#af744f10d2be4ea96d7dec1414631ca34">pgl_err</a>                      : 1;
<a name="l05485"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#aea3fc8ee2e5aa857b33dcce745ccb7f5">05485</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#aea3fc8ee2e5aa857b33dcce745ccb7f5">pdi_err</a>                      : 1;
<a name="l05486"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a1a3d76ea1162c84fcd8448c31dbc6123">05486</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a1a3d76ea1162c84fcd8448c31dbc6123">pop_err</a>                      : 1;
<a name="l05487"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a90b707ab9baf76d8104e54011fc3a9a2">05487</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a90b707ab9baf76d8104e54011fc3a9a2">pins_err</a>                     : 1;
<a name="l05488"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#adebc6bb5391cd57889acff077ae71880">05488</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#adebc6bb5391cd57889acff077ae71880">sprt0_err</a>                    : 1;
<a name="l05489"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2c0f97cfcd7835207dbff2ec226e5c1f">05489</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a2c0f97cfcd7835207dbff2ec226e5c1f">sprt1_err</a>                    : 1;
<a name="l05490"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ab1f1e4b6b026bdb4f84d1123c84f4ec3">05490</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ab1f1e4b6b026bdb4f84d1123c84f4ec3">reserved_58_59</a>               : 2;
<a name="l05491"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae420eb4e7a14fb25c7941cb086569287">05491</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ae420eb4e7a14fb25c7941cb086569287">ill_pad</a>                      : 1;
<a name="l05492"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a22bf9e8389c4d0a278d87fb2d4fc8da8">05492</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#a22bf9e8389c4d0a278d87fb2d4fc8da8">pipe_err</a>                     : 1;
<a name="l05493"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ab1c03e00526c8cd916a71ed24e7b9908">05493</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html#ab1c03e00526c8cd916a71ed24e7b9908">reserved_62_63</a>               : 2;
<a name="l05494"></a>05494 <span class="preprocessor">#endif</span>
<a name="l05495"></a>05495 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__ciu.html#a6a6ffbbbb8999076c4011975bb3ea352">cn68xx</a>;
<a name="l05496"></a><a class="code" href="unioncvmx__sli__int__enb__ciu.html#a9805da768805de43b79e83215f7d098a">05496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn68xx.html">cvmx_sli_int_enb_ciu_cn68xx</a>    <a class="code" href="unioncvmx__sli__int__enb__ciu.html#a9805da768805de43b79e83215f7d098a">cn68xxp1</a>;
<a name="l05497"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html">05497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html">cvmx_sli_int_enb_ciu_cn70xx</a> {
<a name="l05498"></a>05498 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05499"></a>05499 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a428ab8c7096e8f1491bfdd184d29215e">reserved_63_61</a>               : 3;
<a name="l05500"></a>05500     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ab37fb8bb3d38d7755c0959e508ed7473">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05501"></a>05501     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aa7f418d42aedaed4a81a7a75ae1ef027">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 3. */</span>
<a name="l05502"></a>05502     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a506576336b17cded66de9e51908b3aea">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 2. */</span>
<a name="l05503"></a>05503     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a8f3f67caf0fe301c4480061299663cc6">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05504"></a>05504     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a3a45a5701f48ccbfeb792c3517fa454c">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05505"></a>05505     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#af2aa29c868694485b9dce938333bd655">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05506"></a>05506     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#abacc8409cd8b4cc4f17640e84c312a16">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05507"></a>05507     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9c217610f49a53bf9d7fc5ce638eca88">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05508"></a>05508     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a02438901f14fc750f8900fed9d91aaf3">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05509"></a>05509     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a7fec37aa3bdf7a6bdaf6fa4bf3b078f7">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l05510"></a>05510     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a7e90a2a529e3144bbdfec1eb964a4f4e">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05511"></a>05511     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9abfbe3b00da1f92654ee834eb34fe96">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05512"></a>05512     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1230e1614a1e1bde486619a7085f1642">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05513"></a>05513     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1a9ec48fc6d26524148215d449b89699">reserved_47_38</a>               : 10;
<a name="l05514"></a>05514     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9dcd4f9e1764931c23c75570faf9ba64">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05515"></a>05515     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a221d0e4cdee73e9f759129ac06cad8b6">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05516"></a>05516     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a25915d21df8b55547f09ad22f68a2e09">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05517"></a>05517     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ac4529d24e42d8afc956b3fb9d3cff9a0">reserved_31_29</a>               : 3;
<a name="l05518"></a>05518     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a571fd115d2f1dadbdb648a36ea4daa24">mio_int2</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[28] to generate an</span>
<a name="l05519"></a>05519 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05520"></a>05520 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05521"></a>05521     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a10721d60ac415fbc7c65dd1f06ebcb43">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05522"></a>05522     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a866f63f46d43678e747af63eb66e2bc2">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05523"></a>05523     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a5f01e2b69900cfa1683b08a3c74bf505">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05524"></a>05524     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a64bf60c8bec44ea3c9826736468c23b0">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05525"></a>05525     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ad4cb67d45474991a9de3dfa848032a27">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[23] to generate an</span>
<a name="l05526"></a>05526 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05527"></a>05527     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a719cb5e60e5131406a7555944b707e60">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[22] to generate an</span>
<a name="l05528"></a>05528 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05529"></a>05529     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ad5236e725b07715374b23cf7d682d2f4">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[21] to generate an</span>
<a name="l05530"></a>05530 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05531"></a>05531     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aabbfa546d174661ebc2ce1d61ccc7fad">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[20] to generate an</span>
<a name="l05532"></a>05532 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05533"></a>05533     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a56786e484b52e1bd4611776e6ebe229e">reserved_19_18</a>               : 2;
<a name="l05534"></a>05534     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a79a28e629d466ec4999266103c7e85e0">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05535"></a>05535 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05536"></a>05536 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05537"></a>05537     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a27e60a7880de051fe6b09996a420b060">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05538"></a>05538 <span class="comment">                                                         interrupt on the RSL.</span>
<a name="l05539"></a>05539 <span class="comment">                                                         THIS SHOULD NEVER BE SET */</span>
<a name="l05540"></a>05540     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a6f129cfa45fef0e9728587230e9498ea">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05541"></a>05541 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05542"></a>05542     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a18d8716e58cb6385da4da47e452aeba6">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05543"></a>05543 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05544"></a>05544     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a2bd44c9dc58b537f211d4e364a54716c">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05545"></a>05545 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05546"></a>05546     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#adcb382a9324febcbecf76f27d7b63f39">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05547"></a>05547 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05548"></a>05548     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a0e2339191e0712192e032567db9dd428">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05549"></a>05549 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05550"></a>05550     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a06f721aa969b56bbbf46dde640e24e20">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05551"></a>05551 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05552"></a>05552     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ac176be8689fb40cdcbf83c2d23a94bbf">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05553"></a>05553 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05554"></a>05554     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aaf12d5779ec7667e4a37d3cc78bee56b">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05555"></a>05555 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05556"></a>05556     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1c6d5f2901abe9fefebfdf241ea7b391">reserved_7_6</a>                 : 2;
<a name="l05557"></a>05557     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aec0893c537c1687047176ff54d107697">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05558"></a>05558 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05559"></a>05559     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aec857831d763338a4da38cc332af8edc">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05560"></a>05560 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05561"></a>05561     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a40ea4f2267d49e2ec6b6745c2c53c300">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05562"></a>05562 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05563"></a>05563     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a8becbdddde97b4cf2a55e57f7bf1f004">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05564"></a>05564 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05565"></a>05565     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a64f1dd34759f4ca0750d7ccf01d8d607">reserved_1_1</a>                 : 1;
<a name="l05566"></a>05566     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a24f8ba6feee504f0c22b0136f571e59c">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05567"></a>05567 <span class="comment">                                                         interrupt on the RSL. */</span>
<a name="l05568"></a>05568 <span class="preprocessor">#else</span>
<a name="l05569"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a24f8ba6feee504f0c22b0136f571e59c">05569</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a24f8ba6feee504f0c22b0136f571e59c">rml_to</a>                       : 1;
<a name="l05570"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a64f1dd34759f4ca0750d7ccf01d8d607">05570</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a64f1dd34759f4ca0750d7ccf01d8d607">reserved_1_1</a>                 : 1;
<a name="l05571"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a8becbdddde97b4cf2a55e57f7bf1f004">05571</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a8becbdddde97b4cf2a55e57f7bf1f004">bar0_to</a>                      : 1;
<a name="l05572"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a40ea4f2267d49e2ec6b6745c2c53c300">05572</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a40ea4f2267d49e2ec6b6745c2c53c300">iob2big</a>                      : 1;
<a name="l05573"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aec857831d763338a4da38cc332af8edc">05573</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aec857831d763338a4da38cc332af8edc">pcnt</a>                         : 1;
<a name="l05574"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aec0893c537c1687047176ff54d107697">05574</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aec0893c537c1687047176ff54d107697">ptime</a>                        : 1;
<a name="l05575"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1c6d5f2901abe9fefebfdf241ea7b391">05575</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1c6d5f2901abe9fefebfdf241ea7b391">reserved_7_6</a>                 : 2;
<a name="l05576"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aaf12d5779ec7667e4a37d3cc78bee56b">05576</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aaf12d5779ec7667e4a37d3cc78bee56b">m0_up_b0</a>                     : 1;
<a name="l05577"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ac176be8689fb40cdcbf83c2d23a94bbf">05577</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ac176be8689fb40cdcbf83c2d23a94bbf">m0_up_wi</a>                     : 1;
<a name="l05578"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a06f721aa969b56bbbf46dde640e24e20">05578</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a06f721aa969b56bbbf46dde640e24e20">m0_un_b0</a>                     : 1;
<a name="l05579"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a0e2339191e0712192e032567db9dd428">05579</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a0e2339191e0712192e032567db9dd428">m0_un_wi</a>                     : 1;
<a name="l05580"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#adcb382a9324febcbecf76f27d7b63f39">05580</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#adcb382a9324febcbecf76f27d7b63f39">m1_up_b0</a>                     : 1;
<a name="l05581"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a2bd44c9dc58b537f211d4e364a54716c">05581</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a2bd44c9dc58b537f211d4e364a54716c">m1_up_wi</a>                     : 1;
<a name="l05582"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a18d8716e58cb6385da4da47e452aeba6">05582</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a18d8716e58cb6385da4da47e452aeba6">m1_un_b0</a>                     : 1;
<a name="l05583"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a6f129cfa45fef0e9728587230e9498ea">05583</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a6f129cfa45fef0e9728587230e9498ea">m1_un_wi</a>                     : 1;
<a name="l05584"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a27e60a7880de051fe6b09996a420b060">05584</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a27e60a7880de051fe6b09996a420b060">mio_int0</a>                     : 1;
<a name="l05585"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a79a28e629d466ec4999266103c7e85e0">05585</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a79a28e629d466ec4999266103c7e85e0">mio_int1</a>                     : 1;
<a name="l05586"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a56786e484b52e1bd4611776e6ebe229e">05586</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a56786e484b52e1bd4611776e6ebe229e">reserved_19_18</a>               : 2;
<a name="l05587"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aabbfa546d174661ebc2ce1d61ccc7fad">05587</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aabbfa546d174661ebc2ce1d61ccc7fad">m2_up_b0</a>                     : 1;
<a name="l05588"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ad5236e725b07715374b23cf7d682d2f4">05588</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ad5236e725b07715374b23cf7d682d2f4">m2_up_wi</a>                     : 1;
<a name="l05589"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a719cb5e60e5131406a7555944b707e60">05589</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a719cb5e60e5131406a7555944b707e60">m2_un_b0</a>                     : 1;
<a name="l05590"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ad4cb67d45474991a9de3dfa848032a27">05590</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ad4cb67d45474991a9de3dfa848032a27">m2_un_wi</a>                     : 1;
<a name="l05591"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a64bf60c8bec44ea3c9826736468c23b0">05591</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a64bf60c8bec44ea3c9826736468c23b0">m3_up_b0</a>                     : 1;
<a name="l05592"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a5f01e2b69900cfa1683b08a3c74bf505">05592</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a5f01e2b69900cfa1683b08a3c74bf505">m3_up_wi</a>                     : 1;
<a name="l05593"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a866f63f46d43678e747af63eb66e2bc2">05593</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a866f63f46d43678e747af63eb66e2bc2">m3_un_b0</a>                     : 1;
<a name="l05594"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a10721d60ac415fbc7c65dd1f06ebcb43">05594</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a10721d60ac415fbc7c65dd1f06ebcb43">m3_un_wi</a>                     : 1;
<a name="l05595"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a571fd115d2f1dadbdb648a36ea4daa24">05595</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a571fd115d2f1dadbdb648a36ea4daa24">mio_int2</a>                     : 1;
<a name="l05596"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ac4529d24e42d8afc956b3fb9d3cff9a0">05596</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ac4529d24e42d8afc956b3fb9d3cff9a0">reserved_31_29</a>               : 3;
<a name="l05597"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a25915d21df8b55547f09ad22f68a2e09">05597</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a25915d21df8b55547f09ad22f68a2e09">dmafi</a>                        : 2;
<a name="l05598"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a221d0e4cdee73e9f759129ac06cad8b6">05598</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a221d0e4cdee73e9f759129ac06cad8b6">dcnt</a>                         : 2;
<a name="l05599"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9dcd4f9e1764931c23c75570faf9ba64">05599</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9dcd4f9e1764931c23c75570faf9ba64">dtime</a>                        : 2;
<a name="l05600"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1a9ec48fc6d26524148215d449b89699">05600</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1a9ec48fc6d26524148215d449b89699">reserved_47_38</a>               : 10;
<a name="l05601"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1230e1614a1e1bde486619a7085f1642">05601</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a1230e1614a1e1bde486619a7085f1642">pidbof</a>                       : 1;
<a name="l05602"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9abfbe3b00da1f92654ee834eb34fe96">05602</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9abfbe3b00da1f92654ee834eb34fe96">psldbof</a>                      : 1;
<a name="l05603"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a7e90a2a529e3144bbdfec1eb964a4f4e">05603</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a7e90a2a529e3144bbdfec1eb964a4f4e">pout_err</a>                     : 1;
<a name="l05604"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a7fec37aa3bdf7a6bdaf6fa4bf3b078f7">05604</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a7fec37aa3bdf7a6bdaf6fa4bf3b078f7">pin_bp</a>                       : 1;
<a name="l05605"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a02438901f14fc750f8900fed9d91aaf3">05605</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a02438901f14fc750f8900fed9d91aaf3">pgl_err</a>                      : 1;
<a name="l05606"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9c217610f49a53bf9d7fc5ce638eca88">05606</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a9c217610f49a53bf9d7fc5ce638eca88">pdi_err</a>                      : 1;
<a name="l05607"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#abacc8409cd8b4cc4f17640e84c312a16">05607</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#abacc8409cd8b4cc4f17640e84c312a16">pop_err</a>                      : 1;
<a name="l05608"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#af2aa29c868694485b9dce938333bd655">05608</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#af2aa29c868694485b9dce938333bd655">pins_err</a>                     : 1;
<a name="l05609"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a3a45a5701f48ccbfeb792c3517fa454c">05609</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a3a45a5701f48ccbfeb792c3517fa454c">sprt0_err</a>                    : 1;
<a name="l05610"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a8f3f67caf0fe301c4480061299663cc6">05610</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a8f3f67caf0fe301c4480061299663cc6">sprt1_err</a>                    : 1;
<a name="l05611"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a506576336b17cded66de9e51908b3aea">05611</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a506576336b17cded66de9e51908b3aea">sprt2_err</a>                    : 1;
<a name="l05612"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aa7f418d42aedaed4a81a7a75ae1ef027">05612</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#aa7f418d42aedaed4a81a7a75ae1ef027">sprt3_err</a>                    : 1;
<a name="l05613"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ab37fb8bb3d38d7755c0959e508ed7473">05613</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#ab37fb8bb3d38d7755c0959e508ed7473">ill_pad</a>                      : 1;
<a name="l05614"></a><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a428ab8c7096e8f1491bfdd184d29215e">05614</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html#a428ab8c7096e8f1491bfdd184d29215e">reserved_63_61</a>               : 3;
<a name="l05615"></a>05615 <span class="preprocessor">#endif</span>
<a name="l05616"></a>05616 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__ciu.html#a82f5eaa616f3bad11b1243a4b5fc2837">cn70xx</a>;
<a name="l05617"></a><a class="code" href="unioncvmx__sli__int__enb__ciu.html#a41f409c14a144edaebd6760feceb5178">05617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn70xx.html">cvmx_sli_int_enb_ciu_cn70xx</a>    <a class="code" href="unioncvmx__sli__int__enb__ciu.html#a41f409c14a144edaebd6760feceb5178">cn70xxp1</a>;
<a name="l05618"></a><a class="code" href="unioncvmx__sli__int__enb__ciu.html#a9032426eda8c8c302c0b5a37e913e5d2">05618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__ciu_1_1cvmx__sli__int__enb__ciu__cn61xx.html">cvmx_sli_int_enb_ciu_cn61xx</a>    <a class="code" href="unioncvmx__sli__int__enb__ciu.html#a9032426eda8c8c302c0b5a37e913e5d2">cnf71xx</a>;
<a name="l05619"></a>05619 };
<a name="l05620"></a><a class="code" href="cvmx-sli-defs_8h.html#a2722d993edc87526848728d217bd4026">05620</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__int__enb__ciu.html" title="cvmx_sli_int_enb_ciu">cvmx_sli_int_enb_ciu</a> <a class="code" href="unioncvmx__sli__int__enb__ciu.html" title="cvmx_sli_int_enb_ciu">cvmx_sli_int_enb_ciu_t</a>;
<a name="l05621"></a>05621 <span class="comment"></span>
<a name="l05622"></a>05622 <span class="comment">/**</span>
<a name="l05623"></a>05623 <span class="comment"> * cvmx_sli_int_enb_port#</span>
<a name="l05624"></a>05624 <span class="comment"> *</span>
<a name="l05625"></a>05625 <span class="comment"> * When a field in this register is set, and a corresponding interrupt condition asserts in</span>
<a name="l05626"></a>05626 <span class="comment"> * SLI_INT_SUM, an interrupt is generated. Interrupts can be sent to PCIe0 or PCIe1.</span>
<a name="l05627"></a>05627 <span class="comment"> */</span>
<a name="l05628"></a><a class="code" href="unioncvmx__sli__int__enb__portx.html">05628</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__int__enb__portx.html" title="cvmx_sli_int_enb_port#">cvmx_sli_int_enb_portx</a> {
<a name="l05629"></a><a class="code" href="unioncvmx__sli__int__enb__portx.html#a478b72edacc218649c23522ceb2d5031">05629</a>     uint64_t <a class="code" href="unioncvmx__sli__int__enb__portx.html#a478b72edacc218649c23522ceb2d5031">u64</a>;
<a name="l05630"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html">05630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html">cvmx_sli_int_enb_portx_s</a> {
<a name="l05631"></a>05631 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05632"></a>05632 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af6d9b02ae46c4731fa030b51b61ea74c">reserved_62_63</a>               : 2;
<a name="l05633"></a>05633     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aea622799fb4684737e339489e3a16959">pipe_err</a>                     : 1;  <span class="comment">/**&lt; Out of range PIPE value. */</span>
<a name="l05634"></a>05634     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab089e8a7490036347bdb071c07d12903">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05635"></a>05635     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a04124c45a9641ba757708c774c79f44a">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 3. */</span>
<a name="l05636"></a>05636     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a4f1d4c3f9864f4ff3ca3be122a0d3a89">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 2. */</span>
<a name="l05637"></a>05637     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab13e20daa26e00d71a78da9ab5603012">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05638"></a>05638     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af9a3d4a0c2825280a6907675ddca435e">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05639"></a>05639     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aef571eacabbd3ce079ef629bc34223d7">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05640"></a>05640     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a1452119adfe42d54bed3ef9507662879">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05641"></a>05641     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6e258ed80068c87a6abc04b1b7987909">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05642"></a>05642     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a3e88a06a053582067ab2fcd6c3988ca6">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05643"></a>05643     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa2c4eb6d49880a65d2d950da5568985b">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l05644"></a>05644     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a4fd5e1af305914db023b96e3c6fc7cec">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05645"></a>05645     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a9f12baf3b030e3ac947ef18c37262282">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05646"></a>05646     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a40c2bf88e6660c5c9e83a6b69435d593">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05647"></a>05647     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a95490460a0500f61ee81bb0ac262bcea">reserved_38_47</a>               : 10;
<a name="l05648"></a>05648     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8d49eaaa14588d510f69a57ab91f361a">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05649"></a>05649     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad1490d524c7544f26843c3e03ce8f988">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05650"></a>05650     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a901732e20cbb2930c3e5fdb082be7d11">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05651"></a>05651     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad19cc277eb10b723f9a0b687b00aa85a">reserved_30_31</a>               : 2;
<a name="l05652"></a>05652     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8b77c3ef47a2ab00fea857a96f47acc9">mac2_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[29] to generate an</span>
<a name="l05653"></a>05653 <span class="comment">                                                         interrupt to the PCIE-Port2 for MSI/inta.</span>
<a name="l05654"></a>05654 <span class="comment">                                                         SLI_INT_ENB_PORT2[MAC0_INT] sould NEVER be set.</span>
<a name="l05655"></a>05655 <span class="comment">                                                         SLI_INT_ENB_PORT2[MAC1_INT] sould NEVER be set. */</span>
<a name="l05656"></a>05656     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ac328bbddaa1d678beae7cc897ccc6766">reserved_28_28</a>               : 1;
<a name="l05657"></a>05657     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af1154e583b1c5fa7280e63e063e47a8c">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05658"></a>05658     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a50cc59526dd2c64a0b7566681771ec35">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05659"></a>05659     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a193f04af7e167f8257f4f0b2df220a6a">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05660"></a>05660     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a5fd398388e440cbcb6ef673ef0ffe091">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05661"></a>05661     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a60ff596b164c871cf67a207aa770b055">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05662"></a>05662     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa56d1788b8ec5e6d1353e7501ba06be2">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05663"></a>05663     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2c3d98b8b74641cd70a331f900bc21f6">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05664"></a>05664     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#acd071d113f9bed7f46cf88f6c79385f1">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05665"></a>05665     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a62b36006495e8bd5a148a5ea8c1c17dd">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[19] to generate an</span>
<a name="l05666"></a>05666 <span class="comment">                                                         interrupt to the PCIE-Port1 for MSI/inta.</span>
<a name="l05667"></a>05667 <span class="comment">                                                         The valuse of this bit has NO effect on PCIE Port0.</span>
<a name="l05668"></a>05668 <span class="comment">                                                         SLI_INT_ENB_PORT0[MAC1_INT] sould NEVER be set. */</span>
<a name="l05669"></a>05669     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a58b8c9113fa8514b3dd8085585ab9763">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[18] to generate an</span>
<a name="l05670"></a>05670 <span class="comment">                                                         interrupt to the PCIE-Port0 for MSI/inta.</span>
<a name="l05671"></a>05671 <span class="comment">                                                         The valus of this bit has NO effect on PCIE Port1.</span>
<a name="l05672"></a>05672 <span class="comment">                                                         SLI_INT_ENB_PORT1[MAC0_INT] sould NEVER be set. */</span>
<a name="l05673"></a>05673     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a69fc85ee240dbc8a4ba118110773e1da">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05674"></a>05674 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l05675"></a>05675 <span class="comment">                                                         SLI_INT_ENB_PORT0[MIO_INT1] should NEVER be set. */</span>
<a name="l05676"></a>05676     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8030c670df7767301899f104b094d17e">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05677"></a>05677 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l05678"></a>05678 <span class="comment">                                                         SLI_INT_ENB_PORT1[MIO_INT0] should NEVER be set. */</span>
<a name="l05679"></a>05679     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a372124871cb5b283deaa881b012e25da">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05680"></a>05680 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05681"></a>05681     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a973cfffa4fb1c4ce7a06af30ce85f93d">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05682"></a>05682 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05683"></a>05683     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6a9f6800319d67b316e4237a9d671d33">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05684"></a>05684 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05685"></a>05685     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad31dd69a5ee3e65abbeded5231c8c5d8">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05686"></a>05686 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05687"></a>05687     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6a6ee2020ffb28354afa02656177b2b6">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05688"></a>05688 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05689"></a>05689     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a420b4d47aec38b6322f7611595bd2ea7">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05690"></a>05690 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05691"></a>05691     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2ba6cb4bb1190b90a471e3c2475bd210">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05692"></a>05692 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05693"></a>05693     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a7771a9faf6f9c6b8dbb4e9660eee0e8a">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05694"></a>05694 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05695"></a>05695     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab21fdb02c6578d51a3d8ba760c5efddd">mio_int3</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[MIO_INT3] to generate an interrupt to the MAC core for MSI/INTA.</span>
<a name="l05696"></a>05696 <span class="comment">                                                         MIO_INT3 should only be set in SLI_INT_ENB_PORT3. */</span>
<a name="l05697"></a>05697     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ac9cc7467d69dc98e4f05cec07274a4e6">reserved_6_6</a>                 : 1;
<a name="l05698"></a>05698     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a71c464fb92718344fce9cc24adc6124b">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05699"></a>05699 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05700"></a>05700     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa5cd377b52ff831d160094764453c7a6">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05701"></a>05701 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05702"></a>05702     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a7cc5cec010426d2c6f1018aced17f9fd">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05703"></a>05703 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05704"></a>05704     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2d35a3b36c3752454edb47814c0e2b5a">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05705"></a>05705 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05706"></a>05706     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aaf87652242679fd2ca97a0e1cbcf1aa1">reserved_1_1</a>                 : 1;
<a name="l05707"></a>05707     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aebfd1530c0f7866bdae7648b3f210e3e">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05708"></a>05708 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05709"></a>05709 <span class="preprocessor">#else</span>
<a name="l05710"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aebfd1530c0f7866bdae7648b3f210e3e">05710</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aebfd1530c0f7866bdae7648b3f210e3e">rml_to</a>                       : 1;
<a name="l05711"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aaf87652242679fd2ca97a0e1cbcf1aa1">05711</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aaf87652242679fd2ca97a0e1cbcf1aa1">reserved_1_1</a>                 : 1;
<a name="l05712"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2d35a3b36c3752454edb47814c0e2b5a">05712</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2d35a3b36c3752454edb47814c0e2b5a">bar0_to</a>                      : 1;
<a name="l05713"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a7cc5cec010426d2c6f1018aced17f9fd">05713</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a7cc5cec010426d2c6f1018aced17f9fd">iob2big</a>                      : 1;
<a name="l05714"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa5cd377b52ff831d160094764453c7a6">05714</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa5cd377b52ff831d160094764453c7a6">pcnt</a>                         : 1;
<a name="l05715"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a71c464fb92718344fce9cc24adc6124b">05715</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a71c464fb92718344fce9cc24adc6124b">ptime</a>                        : 1;
<a name="l05716"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ac9cc7467d69dc98e4f05cec07274a4e6">05716</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ac9cc7467d69dc98e4f05cec07274a4e6">reserved_6_6</a>                 : 1;
<a name="l05717"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab21fdb02c6578d51a3d8ba760c5efddd">05717</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab21fdb02c6578d51a3d8ba760c5efddd">mio_int3</a>                     : 1;
<a name="l05718"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a7771a9faf6f9c6b8dbb4e9660eee0e8a">05718</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a7771a9faf6f9c6b8dbb4e9660eee0e8a">m0_up_b0</a>                     : 1;
<a name="l05719"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2ba6cb4bb1190b90a471e3c2475bd210">05719</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2ba6cb4bb1190b90a471e3c2475bd210">m0_up_wi</a>                     : 1;
<a name="l05720"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a420b4d47aec38b6322f7611595bd2ea7">05720</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a420b4d47aec38b6322f7611595bd2ea7">m0_un_b0</a>                     : 1;
<a name="l05721"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6a6ee2020ffb28354afa02656177b2b6">05721</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6a6ee2020ffb28354afa02656177b2b6">m0_un_wi</a>                     : 1;
<a name="l05722"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad31dd69a5ee3e65abbeded5231c8c5d8">05722</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad31dd69a5ee3e65abbeded5231c8c5d8">m1_up_b0</a>                     : 1;
<a name="l05723"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6a9f6800319d67b316e4237a9d671d33">05723</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6a9f6800319d67b316e4237a9d671d33">m1_up_wi</a>                     : 1;
<a name="l05724"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a973cfffa4fb1c4ce7a06af30ce85f93d">05724</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a973cfffa4fb1c4ce7a06af30ce85f93d">m1_un_b0</a>                     : 1;
<a name="l05725"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a372124871cb5b283deaa881b012e25da">05725</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a372124871cb5b283deaa881b012e25da">m1_un_wi</a>                     : 1;
<a name="l05726"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8030c670df7767301899f104b094d17e">05726</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8030c670df7767301899f104b094d17e">mio_int0</a>                     : 1;
<a name="l05727"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a69fc85ee240dbc8a4ba118110773e1da">05727</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a69fc85ee240dbc8a4ba118110773e1da">mio_int1</a>                     : 1;
<a name="l05728"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a58b8c9113fa8514b3dd8085585ab9763">05728</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a58b8c9113fa8514b3dd8085585ab9763">mac0_int</a>                     : 1;
<a name="l05729"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a62b36006495e8bd5a148a5ea8c1c17dd">05729</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a62b36006495e8bd5a148a5ea8c1c17dd">mac1_int</a>                     : 1;
<a name="l05730"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#acd071d113f9bed7f46cf88f6c79385f1">05730</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#acd071d113f9bed7f46cf88f6c79385f1">m2_up_b0</a>                     : 1;
<a name="l05731"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2c3d98b8b74641cd70a331f900bc21f6">05731</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a2c3d98b8b74641cd70a331f900bc21f6">m2_up_wi</a>                     : 1;
<a name="l05732"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa56d1788b8ec5e6d1353e7501ba06be2">05732</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa56d1788b8ec5e6d1353e7501ba06be2">m2_un_b0</a>                     : 1;
<a name="l05733"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a60ff596b164c871cf67a207aa770b055">05733</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a60ff596b164c871cf67a207aa770b055">m2_un_wi</a>                     : 1;
<a name="l05734"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a5fd398388e440cbcb6ef673ef0ffe091">05734</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a5fd398388e440cbcb6ef673ef0ffe091">m3_up_b0</a>                     : 1;
<a name="l05735"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a193f04af7e167f8257f4f0b2df220a6a">05735</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a193f04af7e167f8257f4f0b2df220a6a">m3_up_wi</a>                     : 1;
<a name="l05736"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a50cc59526dd2c64a0b7566681771ec35">05736</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a50cc59526dd2c64a0b7566681771ec35">m3_un_b0</a>                     : 1;
<a name="l05737"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af1154e583b1c5fa7280e63e063e47a8c">05737</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af1154e583b1c5fa7280e63e063e47a8c">m3_un_wi</a>                     : 1;
<a name="l05738"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ac328bbddaa1d678beae7cc897ccc6766">05738</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ac328bbddaa1d678beae7cc897ccc6766">reserved_28_28</a>               : 1;
<a name="l05739"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8b77c3ef47a2ab00fea857a96f47acc9">05739</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8b77c3ef47a2ab00fea857a96f47acc9">mac2_int</a>                     : 1;
<a name="l05740"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad19cc277eb10b723f9a0b687b00aa85a">05740</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad19cc277eb10b723f9a0b687b00aa85a">reserved_30_31</a>               : 2;
<a name="l05741"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a901732e20cbb2930c3e5fdb082be7d11">05741</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a901732e20cbb2930c3e5fdb082be7d11">dmafi</a>                        : 2;
<a name="l05742"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad1490d524c7544f26843c3e03ce8f988">05742</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ad1490d524c7544f26843c3e03ce8f988">dcnt</a>                         : 2;
<a name="l05743"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8d49eaaa14588d510f69a57ab91f361a">05743</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a8d49eaaa14588d510f69a57ab91f361a">dtime</a>                        : 2;
<a name="l05744"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a95490460a0500f61ee81bb0ac262bcea">05744</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a95490460a0500f61ee81bb0ac262bcea">reserved_38_47</a>               : 10;
<a name="l05745"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a40c2bf88e6660c5c9e83a6b69435d593">05745</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a40c2bf88e6660c5c9e83a6b69435d593">pidbof</a>                       : 1;
<a name="l05746"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a9f12baf3b030e3ac947ef18c37262282">05746</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a9f12baf3b030e3ac947ef18c37262282">psldbof</a>                      : 1;
<a name="l05747"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a4fd5e1af305914db023b96e3c6fc7cec">05747</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a4fd5e1af305914db023b96e3c6fc7cec">pout_err</a>                     : 1;
<a name="l05748"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa2c4eb6d49880a65d2d950da5568985b">05748</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aa2c4eb6d49880a65d2d950da5568985b">pin_bp</a>                       : 1;
<a name="l05749"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a3e88a06a053582067ab2fcd6c3988ca6">05749</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a3e88a06a053582067ab2fcd6c3988ca6">pgl_err</a>                      : 1;
<a name="l05750"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6e258ed80068c87a6abc04b1b7987909">05750</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a6e258ed80068c87a6abc04b1b7987909">pdi_err</a>                      : 1;
<a name="l05751"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a1452119adfe42d54bed3ef9507662879">05751</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a1452119adfe42d54bed3ef9507662879">pop_err</a>                      : 1;
<a name="l05752"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aef571eacabbd3ce079ef629bc34223d7">05752</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aef571eacabbd3ce079ef629bc34223d7">pins_err</a>                     : 1;
<a name="l05753"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af9a3d4a0c2825280a6907675ddca435e">05753</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af9a3d4a0c2825280a6907675ddca435e">sprt0_err</a>                    : 1;
<a name="l05754"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab13e20daa26e00d71a78da9ab5603012">05754</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab13e20daa26e00d71a78da9ab5603012">sprt1_err</a>                    : 1;
<a name="l05755"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a4f1d4c3f9864f4ff3ca3be122a0d3a89">05755</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a4f1d4c3f9864f4ff3ca3be122a0d3a89">sprt2_err</a>                    : 1;
<a name="l05756"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a04124c45a9641ba757708c774c79f44a">05756</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#a04124c45a9641ba757708c774c79f44a">sprt3_err</a>                    : 1;
<a name="l05757"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab089e8a7490036347bdb071c07d12903">05757</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#ab089e8a7490036347bdb071c07d12903">ill_pad</a>                      : 1;
<a name="l05758"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aea622799fb4684737e339489e3a16959">05758</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#aea622799fb4684737e339489e3a16959">pipe_err</a>                     : 1;
<a name="l05759"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af6d9b02ae46c4731fa030b51b61ea74c">05759</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__s.html#af6d9b02ae46c4731fa030b51b61ea74c">reserved_62_63</a>               : 2;
<a name="l05760"></a>05760 <span class="preprocessor">#endif</span>
<a name="l05761"></a>05761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__portx.html#afce7a441d78b55741a3c65df9916e83d">s</a>;
<a name="l05762"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html">05762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html">cvmx_sli_int_enb_portx_cn61xx</a> {
<a name="l05763"></a>05763 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05764"></a>05764 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a841381a8fa63c1d3f9f0940740f209be">reserved_61_63</a>               : 3;
<a name="l05765"></a>05765     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a25c9575d958de9d4acdc99d0dad64745">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05766"></a>05766     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a54a094acd29860d832c5f92692c54cb1">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 3. */</span>
<a name="l05767"></a>05767     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#abe4559e0ecca0ddec6a663b39beb3643">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 2. */</span>
<a name="l05768"></a>05768     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5655f13b5e3d249f38b638334559c6d9">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05769"></a>05769     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a51cf271930189d932dff4d3688f51cac">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05770"></a>05770     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a46b66f42517fb1365dc4941e953dc855">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05771"></a>05771     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5e73cf26502e91ac15d9f35e0e6f93e7">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05772"></a>05772     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a0af47793c449dcbe0f66c898a59ff809">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05773"></a>05773     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af99ea6a1b0a903f26ba16ae0535c0207">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05774"></a>05774     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af627e6ac988fe10d7b193b9a3e8da460">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l05775"></a>05775     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a66eb5c369dd2b009f186c0d1ee09bfe6">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05776"></a>05776     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a61b74a552da24dec503186188e9d9269">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05777"></a>05777     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a9e74469f328b98d48a376ef5effb24ca">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05778"></a>05778     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a8c966fa5acd038c2b4e24bdf6fb05b83">reserved_38_47</a>               : 10;
<a name="l05779"></a>05779     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a7e1eade854ae4725c2018d63a4b6ea4b">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05780"></a>05780     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ab8d3fed44d9a3a4ca650bbfc7f3a4c9d">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05781"></a>05781     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af475f5157c757aa47016df8f461997ba">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05782"></a>05782     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a041b669fc47bc435b8a47eef9c90c4a2">reserved_28_31</a>               : 4;
<a name="l05783"></a>05783     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a6c23d4cff655d0a1b359a430265fb828">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05784"></a>05784     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aefda2dfc267c1e46483eba291fd01db2">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05785"></a>05785     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a6b0a376eb0ced2f1f9925b90ab62ea2b">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05786"></a>05786     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ad84c83cfeffd0ec15ad110560dc1aa7d">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05787"></a>05787     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5fa2b6c149134a76fda175e5c154be96">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05788"></a>05788     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a65739d39242bdeaac543d47998adaca3">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05789"></a>05789     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a0d92fa59d6169fc9e1508e179f47fcb5">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05790"></a>05790     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a4c17c5a67dc25b77c6118662439378df">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05791"></a>05791     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aa958dd7332d5858036bcc7c9aff8b906">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[19] to generate an</span>
<a name="l05792"></a>05792 <span class="comment">                                                         interrupt to the PCIE-Port1 for MSI/inta.</span>
<a name="l05793"></a>05793 <span class="comment">                                                         The valuse of this bit has NO effect on PCIE Port0.</span>
<a name="l05794"></a>05794 <span class="comment">                                                         SLI_INT_ENB_PORT0[MAC1_INT] sould NEVER be set. */</span>
<a name="l05795"></a>05795     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a685dc0ebd409ac6f98a97b7c9040d266">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[18] to generate an</span>
<a name="l05796"></a>05796 <span class="comment">                                                         interrupt to the PCIE-Port0 for MSI/inta.</span>
<a name="l05797"></a>05797 <span class="comment">                                                         The valus of this bit has NO effect on PCIE Port1.</span>
<a name="l05798"></a>05798 <span class="comment">                                                         SLI_INT_ENB_PORT1[MAC0_INT] sould NEVER be set. */</span>
<a name="l05799"></a>05799     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5324ec85ff2461291e7e005c2e3ee06f">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05800"></a>05800 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l05801"></a>05801 <span class="comment">                                                         SLI_INT_ENB_PORT0[MIO_INT1] should NEVER be set. */</span>
<a name="l05802"></a>05802     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a860ed3eefd6a96b0568093d31fb85697">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05803"></a>05803 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l05804"></a>05804 <span class="comment">                                                         SLI_INT_ENB_PORT1[MIO_INT0] should NEVER be set. */</span>
<a name="l05805"></a>05805     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ae49594be867ad488dae67f3199867182">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05806"></a>05806 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05807"></a>05807     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a8f0466c227a3f4915e89f6f646983901">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05808"></a>05808 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05809"></a>05809     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a456c7c7fc88c06c78defdae4b2fb22d2">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05810"></a>05810 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05811"></a>05811     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5f3ce810fb570f13af949b9588404c3b">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05812"></a>05812 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05813"></a>05813     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a13f25ef2093c521e80788139b8646a28">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05814"></a>05814 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05815"></a>05815     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a56c9d7b83fa9ff9488d07450d4e67bfa">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05816"></a>05816 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05817"></a>05817     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a59c593269ed0804901fe9227167c7789">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05818"></a>05818 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05819"></a>05819     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a1aade1562858c24d0d0b8b0047e1c6dd">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05820"></a>05820 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05821"></a>05821     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a9e67e6ca88c4c2a45d084fcc588d828f">reserved_6_7</a>                 : 2;
<a name="l05822"></a>05822     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aa0603fc1a06779878cad08bbe207b1e4">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05823"></a>05823 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05824"></a>05824     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aca627fa9b30176da548f0ee109244adc">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05825"></a>05825 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05826"></a>05826     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a4e6deb3044cc3a2356bd0e00d56bd1a7">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05827"></a>05827 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05828"></a>05828     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a1e49dcfab2d7f62f5f8019e463d377d0">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05829"></a>05829 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05830"></a>05830     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5bdd9eb1471cd1365fb16881f75a57aa">reserved_1_1</a>                 : 1;
<a name="l05831"></a>05831     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aba1a6864da3cd30c67b528dec8dc4678">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05832"></a>05832 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05833"></a>05833 <span class="preprocessor">#else</span>
<a name="l05834"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aba1a6864da3cd30c67b528dec8dc4678">05834</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aba1a6864da3cd30c67b528dec8dc4678">rml_to</a>                       : 1;
<a name="l05835"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5bdd9eb1471cd1365fb16881f75a57aa">05835</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5bdd9eb1471cd1365fb16881f75a57aa">reserved_1_1</a>                 : 1;
<a name="l05836"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a1e49dcfab2d7f62f5f8019e463d377d0">05836</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a1e49dcfab2d7f62f5f8019e463d377d0">bar0_to</a>                      : 1;
<a name="l05837"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a4e6deb3044cc3a2356bd0e00d56bd1a7">05837</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a4e6deb3044cc3a2356bd0e00d56bd1a7">iob2big</a>                      : 1;
<a name="l05838"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aca627fa9b30176da548f0ee109244adc">05838</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aca627fa9b30176da548f0ee109244adc">pcnt</a>                         : 1;
<a name="l05839"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aa0603fc1a06779878cad08bbe207b1e4">05839</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aa0603fc1a06779878cad08bbe207b1e4">ptime</a>                        : 1;
<a name="l05840"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a9e67e6ca88c4c2a45d084fcc588d828f">05840</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a9e67e6ca88c4c2a45d084fcc588d828f">reserved_6_7</a>                 : 2;
<a name="l05841"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a1aade1562858c24d0d0b8b0047e1c6dd">05841</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a1aade1562858c24d0d0b8b0047e1c6dd">m0_up_b0</a>                     : 1;
<a name="l05842"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a59c593269ed0804901fe9227167c7789">05842</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a59c593269ed0804901fe9227167c7789">m0_up_wi</a>                     : 1;
<a name="l05843"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a56c9d7b83fa9ff9488d07450d4e67bfa">05843</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a56c9d7b83fa9ff9488d07450d4e67bfa">m0_un_b0</a>                     : 1;
<a name="l05844"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a13f25ef2093c521e80788139b8646a28">05844</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a13f25ef2093c521e80788139b8646a28">m0_un_wi</a>                     : 1;
<a name="l05845"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5f3ce810fb570f13af949b9588404c3b">05845</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5f3ce810fb570f13af949b9588404c3b">m1_up_b0</a>                     : 1;
<a name="l05846"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a456c7c7fc88c06c78defdae4b2fb22d2">05846</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a456c7c7fc88c06c78defdae4b2fb22d2">m1_up_wi</a>                     : 1;
<a name="l05847"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a8f0466c227a3f4915e89f6f646983901">05847</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a8f0466c227a3f4915e89f6f646983901">m1_un_b0</a>                     : 1;
<a name="l05848"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ae49594be867ad488dae67f3199867182">05848</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ae49594be867ad488dae67f3199867182">m1_un_wi</a>                     : 1;
<a name="l05849"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a860ed3eefd6a96b0568093d31fb85697">05849</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a860ed3eefd6a96b0568093d31fb85697">mio_int0</a>                     : 1;
<a name="l05850"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5324ec85ff2461291e7e005c2e3ee06f">05850</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5324ec85ff2461291e7e005c2e3ee06f">mio_int1</a>                     : 1;
<a name="l05851"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a685dc0ebd409ac6f98a97b7c9040d266">05851</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a685dc0ebd409ac6f98a97b7c9040d266">mac0_int</a>                     : 1;
<a name="l05852"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aa958dd7332d5858036bcc7c9aff8b906">05852</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aa958dd7332d5858036bcc7c9aff8b906">mac1_int</a>                     : 1;
<a name="l05853"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a4c17c5a67dc25b77c6118662439378df">05853</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a4c17c5a67dc25b77c6118662439378df">m2_up_b0</a>                     : 1;
<a name="l05854"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a0d92fa59d6169fc9e1508e179f47fcb5">05854</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a0d92fa59d6169fc9e1508e179f47fcb5">m2_up_wi</a>                     : 1;
<a name="l05855"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a65739d39242bdeaac543d47998adaca3">05855</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a65739d39242bdeaac543d47998adaca3">m2_un_b0</a>                     : 1;
<a name="l05856"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5fa2b6c149134a76fda175e5c154be96">05856</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5fa2b6c149134a76fda175e5c154be96">m2_un_wi</a>                     : 1;
<a name="l05857"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ad84c83cfeffd0ec15ad110560dc1aa7d">05857</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ad84c83cfeffd0ec15ad110560dc1aa7d">m3_up_b0</a>                     : 1;
<a name="l05858"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a6b0a376eb0ced2f1f9925b90ab62ea2b">05858</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a6b0a376eb0ced2f1f9925b90ab62ea2b">m3_up_wi</a>                     : 1;
<a name="l05859"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aefda2dfc267c1e46483eba291fd01db2">05859</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#aefda2dfc267c1e46483eba291fd01db2">m3_un_b0</a>                     : 1;
<a name="l05860"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a6c23d4cff655d0a1b359a430265fb828">05860</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a6c23d4cff655d0a1b359a430265fb828">m3_un_wi</a>                     : 1;
<a name="l05861"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a041b669fc47bc435b8a47eef9c90c4a2">05861</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a041b669fc47bc435b8a47eef9c90c4a2">reserved_28_31</a>               : 4;
<a name="l05862"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af475f5157c757aa47016df8f461997ba">05862</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af475f5157c757aa47016df8f461997ba">dmafi</a>                        : 2;
<a name="l05863"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ab8d3fed44d9a3a4ca650bbfc7f3a4c9d">05863</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#ab8d3fed44d9a3a4ca650bbfc7f3a4c9d">dcnt</a>                         : 2;
<a name="l05864"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a7e1eade854ae4725c2018d63a4b6ea4b">05864</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a7e1eade854ae4725c2018d63a4b6ea4b">dtime</a>                        : 2;
<a name="l05865"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a8c966fa5acd038c2b4e24bdf6fb05b83">05865</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a8c966fa5acd038c2b4e24bdf6fb05b83">reserved_38_47</a>               : 10;
<a name="l05866"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a9e74469f328b98d48a376ef5effb24ca">05866</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a9e74469f328b98d48a376ef5effb24ca">pidbof</a>                       : 1;
<a name="l05867"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a61b74a552da24dec503186188e9d9269">05867</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a61b74a552da24dec503186188e9d9269">psldbof</a>                      : 1;
<a name="l05868"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a66eb5c369dd2b009f186c0d1ee09bfe6">05868</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a66eb5c369dd2b009f186c0d1ee09bfe6">pout_err</a>                     : 1;
<a name="l05869"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af627e6ac988fe10d7b193b9a3e8da460">05869</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af627e6ac988fe10d7b193b9a3e8da460">pin_bp</a>                       : 1;
<a name="l05870"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af99ea6a1b0a903f26ba16ae0535c0207">05870</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#af99ea6a1b0a903f26ba16ae0535c0207">pgl_err</a>                      : 1;
<a name="l05871"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a0af47793c449dcbe0f66c898a59ff809">05871</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a0af47793c449dcbe0f66c898a59ff809">pdi_err</a>                      : 1;
<a name="l05872"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5e73cf26502e91ac15d9f35e0e6f93e7">05872</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5e73cf26502e91ac15d9f35e0e6f93e7">pop_err</a>                      : 1;
<a name="l05873"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a46b66f42517fb1365dc4941e953dc855">05873</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a46b66f42517fb1365dc4941e953dc855">pins_err</a>                     : 1;
<a name="l05874"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a51cf271930189d932dff4d3688f51cac">05874</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a51cf271930189d932dff4d3688f51cac">sprt0_err</a>                    : 1;
<a name="l05875"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5655f13b5e3d249f38b638334559c6d9">05875</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a5655f13b5e3d249f38b638334559c6d9">sprt1_err</a>                    : 1;
<a name="l05876"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#abe4559e0ecca0ddec6a663b39beb3643">05876</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#abe4559e0ecca0ddec6a663b39beb3643">sprt2_err</a>                    : 1;
<a name="l05877"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a54a094acd29860d832c5f92692c54cb1">05877</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a54a094acd29860d832c5f92692c54cb1">sprt3_err</a>                    : 1;
<a name="l05878"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a25c9575d958de9d4acdc99d0dad64745">05878</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a25c9575d958de9d4acdc99d0dad64745">ill_pad</a>                      : 1;
<a name="l05879"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a841381a8fa63c1d3f9f0940740f209be">05879</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html#a841381a8fa63c1d3f9f0940740f209be">reserved_61_63</a>               : 3;
<a name="l05880"></a>05880 <span class="preprocessor">#endif</span>
<a name="l05881"></a>05881 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__portx.html#a5fbcb2fcb0b288b12f4f73b29784abd3">cn61xx</a>;
<a name="l05882"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html">05882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html">cvmx_sli_int_enb_portx_cn63xx</a> {
<a name="l05883"></a>05883 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05884"></a>05884 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1f0c908785c098505b1e91efb7a644f7">reserved_61_63</a>               : 3;
<a name="l05885"></a>05885     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a978c108d97bff4b5252614a14ad35894">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05886"></a>05886     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a659bf923b97779a7264ae1968d9a8529">reserved_58_59</a>               : 2;
<a name="l05887"></a>05887     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a26bdb71eb5101582f096eee3e2100121">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05888"></a>05888     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1c3f25e717f4f624d6a5e447acbbf60e">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05889"></a>05889     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aa8a2931f85041607a226daa1d5cb0634">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05890"></a>05890     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aba162b121eb7dc59ff55afa0e6e5210c">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05891"></a>05891     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a7a871c0e4fd7bf6ff08fc7668fb1092e">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05892"></a>05892     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac259ed2412286d552feb5a523561cdbe">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05893"></a>05893     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a4c143a9a5155f06e84c950c59e6d56ae">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l05894"></a>05894     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aa2c52c30c557db3195e320eb18a32b3e">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l05895"></a>05895     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#af4f15a524a17f87224e6777a14efbce7">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l05896"></a>05896     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a3669cc33524378e17a8feedb2af46a06">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l05897"></a>05897     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1fae29602bee19e16c425fff762b81e5">reserved_38_47</a>               : 10;
<a name="l05898"></a>05898     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a58526afd58db0923a33af2b1af88da67">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l05899"></a>05899     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ae3311d60c2edf82b09b79af2678aae1c">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l05900"></a>05900     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad368330f036a87228f32e7a1ff5853ae">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l05901"></a>05901     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac26b89e384230925081382a094e1d64f">reserved_20_31</a>               : 12;
<a name="l05902"></a>05902     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac80896cacb9a3e8e0005566f60ad4d4f">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[19] to generate an</span>
<a name="l05903"></a>05903 <span class="comment">                                                         interrupt to the PCIE-Port1 for MSI/inta.</span>
<a name="l05904"></a>05904 <span class="comment">                                                         The valuse of this bit has NO effect on PCIE Port0.</span>
<a name="l05905"></a>05905 <span class="comment">                                                         SLI_INT_ENB_PORT0[MAC1_INT] sould NEVER be set. */</span>
<a name="l05906"></a>05906     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a4d9bf28c88389478894c80b1719bfdcd">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[18] to generate an</span>
<a name="l05907"></a>05907 <span class="comment">                                                         interrupt to the PCIE-Port0 for MSI/inta.</span>
<a name="l05908"></a>05908 <span class="comment">                                                         The valus of this bit has NO effect on PCIE Port1.</span>
<a name="l05909"></a>05909 <span class="comment">                                                         SLI_INT_ENB_PORT1[MAC0_INT] sould NEVER be set. */</span>
<a name="l05910"></a>05910     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#afee9cde4a0b6f66b200c53c9d4a5f2c8">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l05911"></a>05911 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l05912"></a>05912 <span class="comment">                                                         SLI_INT_ENB_PORT0[MIO_INT1] should NEVER be set. */</span>
<a name="l05913"></a>05913     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad7839b7891a8e6b212df21482c3e8681">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l05914"></a>05914 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l05915"></a>05915 <span class="comment">                                                         SLI_INT_ENB_PORT1[MIO_INT0] should NEVER be set. */</span>
<a name="l05916"></a>05916     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac384b6c8bf06cc3b6a0066372c4165e9">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l05917"></a>05917 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05918"></a>05918     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ace026685ac35ed6e5f090a79d89fa302">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l05919"></a>05919 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05920"></a>05920     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a8ddfe66e9f605ac82b337b952ca14be2">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l05921"></a>05921 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05922"></a>05922     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aeed15bbb64dd06cc493ee0b7c115a7dd">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l05923"></a>05923 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05924"></a>05924     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad156ebf4738f4549705c5bcf80290c7d">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l05925"></a>05925 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05926"></a>05926     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a28cc7d547c76c900207680d3f8868159">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l05927"></a>05927 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05928"></a>05928     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ab16cebd2a76e440066b0d2dd959b530e">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l05929"></a>05929 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05930"></a>05930     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a92d5fb47ae0fa38ab2cd01cf5b4d6943">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l05931"></a>05931 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05932"></a>05932     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#adf425d8aaf80ee2333a73ccea3b3ecb9">reserved_6_7</a>                 : 2;
<a name="l05933"></a>05933     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac7e29028ba0772c8497dedc939640329">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l05934"></a>05934 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05935"></a>05935     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad20d37091c2818acf1b69e7ede5a8472">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l05936"></a>05936 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05937"></a>05937     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a252f4c3ee70672c2a8d07fd3edb97a4b">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l05938"></a>05938 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05939"></a>05939     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a3cd4d5a779cfd9ea4a3b7eccbb17ada6">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l05940"></a>05940 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05941"></a>05941     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a556df8e68a63e6f15aee3e89c3aeec6b">reserved_1_1</a>                 : 1;
<a name="l05942"></a>05942     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac2eb477e3cb0c866c96d4e60f68b1029">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l05943"></a>05943 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l05944"></a>05944 <span class="preprocessor">#else</span>
<a name="l05945"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac2eb477e3cb0c866c96d4e60f68b1029">05945</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac2eb477e3cb0c866c96d4e60f68b1029">rml_to</a>                       : 1;
<a name="l05946"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a556df8e68a63e6f15aee3e89c3aeec6b">05946</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a556df8e68a63e6f15aee3e89c3aeec6b">reserved_1_1</a>                 : 1;
<a name="l05947"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a3cd4d5a779cfd9ea4a3b7eccbb17ada6">05947</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a3cd4d5a779cfd9ea4a3b7eccbb17ada6">bar0_to</a>                      : 1;
<a name="l05948"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a252f4c3ee70672c2a8d07fd3edb97a4b">05948</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a252f4c3ee70672c2a8d07fd3edb97a4b">iob2big</a>                      : 1;
<a name="l05949"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad20d37091c2818acf1b69e7ede5a8472">05949</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad20d37091c2818acf1b69e7ede5a8472">pcnt</a>                         : 1;
<a name="l05950"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac7e29028ba0772c8497dedc939640329">05950</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac7e29028ba0772c8497dedc939640329">ptime</a>                        : 1;
<a name="l05951"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#adf425d8aaf80ee2333a73ccea3b3ecb9">05951</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#adf425d8aaf80ee2333a73ccea3b3ecb9">reserved_6_7</a>                 : 2;
<a name="l05952"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a92d5fb47ae0fa38ab2cd01cf5b4d6943">05952</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a92d5fb47ae0fa38ab2cd01cf5b4d6943">m0_up_b0</a>                     : 1;
<a name="l05953"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ab16cebd2a76e440066b0d2dd959b530e">05953</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ab16cebd2a76e440066b0d2dd959b530e">m0_up_wi</a>                     : 1;
<a name="l05954"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a28cc7d547c76c900207680d3f8868159">05954</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a28cc7d547c76c900207680d3f8868159">m0_un_b0</a>                     : 1;
<a name="l05955"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad156ebf4738f4549705c5bcf80290c7d">05955</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad156ebf4738f4549705c5bcf80290c7d">m0_un_wi</a>                     : 1;
<a name="l05956"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aeed15bbb64dd06cc493ee0b7c115a7dd">05956</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aeed15bbb64dd06cc493ee0b7c115a7dd">m1_up_b0</a>                     : 1;
<a name="l05957"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a8ddfe66e9f605ac82b337b952ca14be2">05957</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a8ddfe66e9f605ac82b337b952ca14be2">m1_up_wi</a>                     : 1;
<a name="l05958"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ace026685ac35ed6e5f090a79d89fa302">05958</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ace026685ac35ed6e5f090a79d89fa302">m1_un_b0</a>                     : 1;
<a name="l05959"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac384b6c8bf06cc3b6a0066372c4165e9">05959</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac384b6c8bf06cc3b6a0066372c4165e9">m1_un_wi</a>                     : 1;
<a name="l05960"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad7839b7891a8e6b212df21482c3e8681">05960</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad7839b7891a8e6b212df21482c3e8681">mio_int0</a>                     : 1;
<a name="l05961"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#afee9cde4a0b6f66b200c53c9d4a5f2c8">05961</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#afee9cde4a0b6f66b200c53c9d4a5f2c8">mio_int1</a>                     : 1;
<a name="l05962"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a4d9bf28c88389478894c80b1719bfdcd">05962</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a4d9bf28c88389478894c80b1719bfdcd">mac0_int</a>                     : 1;
<a name="l05963"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac80896cacb9a3e8e0005566f60ad4d4f">05963</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac80896cacb9a3e8e0005566f60ad4d4f">mac1_int</a>                     : 1;
<a name="l05964"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac26b89e384230925081382a094e1d64f">05964</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac26b89e384230925081382a094e1d64f">reserved_20_31</a>               : 12;
<a name="l05965"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad368330f036a87228f32e7a1ff5853ae">05965</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ad368330f036a87228f32e7a1ff5853ae">dmafi</a>                        : 2;
<a name="l05966"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ae3311d60c2edf82b09b79af2678aae1c">05966</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ae3311d60c2edf82b09b79af2678aae1c">dcnt</a>                         : 2;
<a name="l05967"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a58526afd58db0923a33af2b1af88da67">05967</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a58526afd58db0923a33af2b1af88da67">dtime</a>                        : 2;
<a name="l05968"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1fae29602bee19e16c425fff762b81e5">05968</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1fae29602bee19e16c425fff762b81e5">reserved_38_47</a>               : 10;
<a name="l05969"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a3669cc33524378e17a8feedb2af46a06">05969</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a3669cc33524378e17a8feedb2af46a06">pidbof</a>                       : 1;
<a name="l05970"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#af4f15a524a17f87224e6777a14efbce7">05970</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#af4f15a524a17f87224e6777a14efbce7">psldbof</a>                      : 1;
<a name="l05971"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aa2c52c30c557db3195e320eb18a32b3e">05971</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aa2c52c30c557db3195e320eb18a32b3e">pout_err</a>                     : 1;
<a name="l05972"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a4c143a9a5155f06e84c950c59e6d56ae">05972</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a4c143a9a5155f06e84c950c59e6d56ae">pin_bp</a>                       : 1;
<a name="l05973"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac259ed2412286d552feb5a523561cdbe">05973</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#ac259ed2412286d552feb5a523561cdbe">pgl_err</a>                      : 1;
<a name="l05974"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a7a871c0e4fd7bf6ff08fc7668fb1092e">05974</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a7a871c0e4fd7bf6ff08fc7668fb1092e">pdi_err</a>                      : 1;
<a name="l05975"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aba162b121eb7dc59ff55afa0e6e5210c">05975</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aba162b121eb7dc59ff55afa0e6e5210c">pop_err</a>                      : 1;
<a name="l05976"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aa8a2931f85041607a226daa1d5cb0634">05976</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#aa8a2931f85041607a226daa1d5cb0634">pins_err</a>                     : 1;
<a name="l05977"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1c3f25e717f4f624d6a5e447acbbf60e">05977</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1c3f25e717f4f624d6a5e447acbbf60e">sprt0_err</a>                    : 1;
<a name="l05978"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a26bdb71eb5101582f096eee3e2100121">05978</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a26bdb71eb5101582f096eee3e2100121">sprt1_err</a>                    : 1;
<a name="l05979"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a659bf923b97779a7264ae1968d9a8529">05979</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a659bf923b97779a7264ae1968d9a8529">reserved_58_59</a>               : 2;
<a name="l05980"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a978c108d97bff4b5252614a14ad35894">05980</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a978c108d97bff4b5252614a14ad35894">ill_pad</a>                      : 1;
<a name="l05981"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1f0c908785c098505b1e91efb7a644f7">05981</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html#a1f0c908785c098505b1e91efb7a644f7">reserved_61_63</a>               : 3;
<a name="l05982"></a>05982 <span class="preprocessor">#endif</span>
<a name="l05983"></a>05983 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__portx.html#af547a601e60aef8945a2dbe96ba85654">cn63xx</a>;
<a name="l05984"></a><a class="code" href="unioncvmx__sli__int__enb__portx.html#a7872ecdd19b49b067eeb9bf035b5e652">05984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn63xx.html">cvmx_sli_int_enb_portx_cn63xx</a>  <a class="code" href="unioncvmx__sli__int__enb__portx.html#a7872ecdd19b49b067eeb9bf035b5e652">cn63xxp1</a>;
<a name="l05985"></a><a class="code" href="unioncvmx__sli__int__enb__portx.html#a085c57a5090c0c2a9e324b3f8d772366">05985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html">cvmx_sli_int_enb_portx_cn61xx</a>  <a class="code" href="unioncvmx__sli__int__enb__portx.html#a085c57a5090c0c2a9e324b3f8d772366">cn66xx</a>;
<a name="l05986"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html">05986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html">cvmx_sli_int_enb_portx_cn68xx</a> {
<a name="l05987"></a>05987 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05988"></a>05988 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6dac4a4984ff547efc4cd2a9d0a3ab82">reserved_62_63</a>               : 2;
<a name="l05989"></a>05989     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a5f9dab255a27a7c325d233fb76124d94">pipe_err</a>                     : 1;  <span class="comment">/**&lt; Out of range PIPE value. */</span>
<a name="l05990"></a>05990     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#abcc0eaecb11b52736353f665af557007">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l05991"></a>05991     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a2effd8c1a805e62a6ba2494f943cfeab">reserved_58_59</a>               : 2;
<a name="l05992"></a>05992     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a3baab3784c66238758332dcd0c947f43">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l05993"></a>05993     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a2387ff2b41f9f96d884bd5288e8f9446">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l05994"></a>05994     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a3bd6310f89793cf98874c7cf4659f13b">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l05995"></a>05995     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a9ea07eb120c7f050ce6d92c9d35ee451">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l05996"></a>05996     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6a04db33bb7a8623a6bdf5dfd86b34e0">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l05997"></a>05997     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a8859a424e09598523cf1c6e1baf20eed">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l05998"></a>05998     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a60d681dd3ce06d8a2bc52d90b44a7004">reserved_51_51</a>               : 1;
<a name="l05999"></a>05999     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a614c5973f3fc26e00b680ebc28eeab07">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l06000"></a>06000     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1e998cea392d2a97e21dbf821de6436b">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l06001"></a>06001     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a40f76d7ea78cf8ece01cc8662bcce832">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l06002"></a>06002     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aee88c205aae888acbac0f0efde55f655">reserved_38_47</a>               : 10;
<a name="l06003"></a>06003     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a061acf3506ba37aff16da161ef405152">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l06004"></a>06004     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a40edbe5ad8eb5f6c50082943018ddaed">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l06005"></a>06005     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#acf19858ef966e42cb199daa2e055fa7c">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l06006"></a>06006     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a71779a7ef4b0fa94582128ce3695dd19">reserved_20_31</a>               : 12;
<a name="l06007"></a>06007     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a9af9c719013e4d8f3d4e02d4c9634eea">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[19] to generate an</span>
<a name="l06008"></a>06008 <span class="comment">                                                         interrupt to the PCIE-Port1 for MSI/inta.</span>
<a name="l06009"></a>06009 <span class="comment">                                                         The valuse of this bit has NO effect on PCIE Port0.</span>
<a name="l06010"></a>06010 <span class="comment">                                                         SLI_INT_ENB_PORT0[MAC1_INT] sould NEVER be set. */</span>
<a name="l06011"></a>06011     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a23c5aff837cd8026ed11518e26d11aa3">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[18] to generate an</span>
<a name="l06012"></a>06012 <span class="comment">                                                         interrupt to the PCIE-Port0 for MSI/inta.</span>
<a name="l06013"></a>06013 <span class="comment">                                                         The valus of this bit has NO effect on PCIE Port1.</span>
<a name="l06014"></a>06014 <span class="comment">                                                         SLI_INT_ENB_PORT1[MAC0_INT] sould NEVER be set. */</span>
<a name="l06015"></a>06015     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a31233e2643cc5e4c52c9f7d21880d1ee">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l06016"></a>06016 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l06017"></a>06017 <span class="comment">                                                         SLI_INT_ENB_PORT0[MIO_INT1] should NEVER be set. */</span>
<a name="l06018"></a>06018     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a30d0bd455459c48891fc941a4592f2eb">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l06019"></a>06019 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l06020"></a>06020 <span class="comment">                                                         SLI_INT_ENB_PORT1[MIO_INT0] should NEVER be set. */</span>
<a name="l06021"></a>06021     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1f1426a0d819cf20b572e7ba541df209">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l06022"></a>06022 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06023"></a>06023     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#afe4a500f5b011c562c95d41ed35a5bca">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l06024"></a>06024 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06025"></a>06025     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ad4e00d1d0e14a0654b49619f4bba89d3">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l06026"></a>06026 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06027"></a>06027     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6a311efe97318fa46ec4a34908b8ab1f">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l06028"></a>06028 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06029"></a>06029     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#adcf279f43a856ab70e12d36f331d0a47">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l06030"></a>06030 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06031"></a>06031     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1f3e995080ba570cf7c9eb9e08fe2c06">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l06032"></a>06032 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06033"></a>06033     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a8682a46dcdb56a6178fa25241e3ae121">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l06034"></a>06034 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06035"></a>06035     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ac2c2b27e55e7ebac494c3ecc19868ec8">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l06036"></a>06036 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06037"></a>06037     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aee8f14684e5134be639163f9aef7f0bf">reserved_6_7</a>                 : 2;
<a name="l06038"></a>06038     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a4421ccddea6e352b9a35c02e0f4e8ca4">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l06039"></a>06039 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06040"></a>06040     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1a14be46ff12bc27269bb23c65a0791e">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l06041"></a>06041 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06042"></a>06042     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ab2d516d06e3b249a64ef0f7e08d190a2">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l06043"></a>06043 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06044"></a>06044     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#af6f2d8a04a062cfd8518f1fceb74c713">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l06045"></a>06045 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06046"></a>06046     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ae722d69898872a32fb5d8b43c1482782">reserved_1_1</a>                 : 1;
<a name="l06047"></a>06047     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aa4ff592da6655398d2bc2a33a00d812b">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l06048"></a>06048 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06049"></a>06049 <span class="preprocessor">#else</span>
<a name="l06050"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aa4ff592da6655398d2bc2a33a00d812b">06050</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aa4ff592da6655398d2bc2a33a00d812b">rml_to</a>                       : 1;
<a name="l06051"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ae722d69898872a32fb5d8b43c1482782">06051</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ae722d69898872a32fb5d8b43c1482782">reserved_1_1</a>                 : 1;
<a name="l06052"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#af6f2d8a04a062cfd8518f1fceb74c713">06052</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#af6f2d8a04a062cfd8518f1fceb74c713">bar0_to</a>                      : 1;
<a name="l06053"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ab2d516d06e3b249a64ef0f7e08d190a2">06053</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ab2d516d06e3b249a64ef0f7e08d190a2">iob2big</a>                      : 1;
<a name="l06054"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1a14be46ff12bc27269bb23c65a0791e">06054</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1a14be46ff12bc27269bb23c65a0791e">pcnt</a>                         : 1;
<a name="l06055"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a4421ccddea6e352b9a35c02e0f4e8ca4">06055</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a4421ccddea6e352b9a35c02e0f4e8ca4">ptime</a>                        : 1;
<a name="l06056"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aee8f14684e5134be639163f9aef7f0bf">06056</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aee8f14684e5134be639163f9aef7f0bf">reserved_6_7</a>                 : 2;
<a name="l06057"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ac2c2b27e55e7ebac494c3ecc19868ec8">06057</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ac2c2b27e55e7ebac494c3ecc19868ec8">m0_up_b0</a>                     : 1;
<a name="l06058"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a8682a46dcdb56a6178fa25241e3ae121">06058</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a8682a46dcdb56a6178fa25241e3ae121">m0_up_wi</a>                     : 1;
<a name="l06059"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1f3e995080ba570cf7c9eb9e08fe2c06">06059</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1f3e995080ba570cf7c9eb9e08fe2c06">m0_un_b0</a>                     : 1;
<a name="l06060"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#adcf279f43a856ab70e12d36f331d0a47">06060</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#adcf279f43a856ab70e12d36f331d0a47">m0_un_wi</a>                     : 1;
<a name="l06061"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6a311efe97318fa46ec4a34908b8ab1f">06061</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6a311efe97318fa46ec4a34908b8ab1f">m1_up_b0</a>                     : 1;
<a name="l06062"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ad4e00d1d0e14a0654b49619f4bba89d3">06062</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#ad4e00d1d0e14a0654b49619f4bba89d3">m1_up_wi</a>                     : 1;
<a name="l06063"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#afe4a500f5b011c562c95d41ed35a5bca">06063</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#afe4a500f5b011c562c95d41ed35a5bca">m1_un_b0</a>                     : 1;
<a name="l06064"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1f1426a0d819cf20b572e7ba541df209">06064</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1f1426a0d819cf20b572e7ba541df209">m1_un_wi</a>                     : 1;
<a name="l06065"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a30d0bd455459c48891fc941a4592f2eb">06065</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a30d0bd455459c48891fc941a4592f2eb">mio_int0</a>                     : 1;
<a name="l06066"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a31233e2643cc5e4c52c9f7d21880d1ee">06066</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a31233e2643cc5e4c52c9f7d21880d1ee">mio_int1</a>                     : 1;
<a name="l06067"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a23c5aff837cd8026ed11518e26d11aa3">06067</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a23c5aff837cd8026ed11518e26d11aa3">mac0_int</a>                     : 1;
<a name="l06068"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a9af9c719013e4d8f3d4e02d4c9634eea">06068</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a9af9c719013e4d8f3d4e02d4c9634eea">mac1_int</a>                     : 1;
<a name="l06069"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a71779a7ef4b0fa94582128ce3695dd19">06069</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a71779a7ef4b0fa94582128ce3695dd19">reserved_20_31</a>               : 12;
<a name="l06070"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#acf19858ef966e42cb199daa2e055fa7c">06070</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#acf19858ef966e42cb199daa2e055fa7c">dmafi</a>                        : 2;
<a name="l06071"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a40edbe5ad8eb5f6c50082943018ddaed">06071</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a40edbe5ad8eb5f6c50082943018ddaed">dcnt</a>                         : 2;
<a name="l06072"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a061acf3506ba37aff16da161ef405152">06072</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a061acf3506ba37aff16da161ef405152">dtime</a>                        : 2;
<a name="l06073"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aee88c205aae888acbac0f0efde55f655">06073</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#aee88c205aae888acbac0f0efde55f655">reserved_38_47</a>               : 10;
<a name="l06074"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a40f76d7ea78cf8ece01cc8662bcce832">06074</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a40f76d7ea78cf8ece01cc8662bcce832">pidbof</a>                       : 1;
<a name="l06075"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1e998cea392d2a97e21dbf821de6436b">06075</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a1e998cea392d2a97e21dbf821de6436b">psldbof</a>                      : 1;
<a name="l06076"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a614c5973f3fc26e00b680ebc28eeab07">06076</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a614c5973f3fc26e00b680ebc28eeab07">pout_err</a>                     : 1;
<a name="l06077"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a60d681dd3ce06d8a2bc52d90b44a7004">06077</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a60d681dd3ce06d8a2bc52d90b44a7004">reserved_51_51</a>               : 1;
<a name="l06078"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a8859a424e09598523cf1c6e1baf20eed">06078</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a8859a424e09598523cf1c6e1baf20eed">pgl_err</a>                      : 1;
<a name="l06079"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6a04db33bb7a8623a6bdf5dfd86b34e0">06079</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6a04db33bb7a8623a6bdf5dfd86b34e0">pdi_err</a>                      : 1;
<a name="l06080"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a9ea07eb120c7f050ce6d92c9d35ee451">06080</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a9ea07eb120c7f050ce6d92c9d35ee451">pop_err</a>                      : 1;
<a name="l06081"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a3bd6310f89793cf98874c7cf4659f13b">06081</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a3bd6310f89793cf98874c7cf4659f13b">pins_err</a>                     : 1;
<a name="l06082"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a2387ff2b41f9f96d884bd5288e8f9446">06082</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a2387ff2b41f9f96d884bd5288e8f9446">sprt0_err</a>                    : 1;
<a name="l06083"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a3baab3784c66238758332dcd0c947f43">06083</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a3baab3784c66238758332dcd0c947f43">sprt1_err</a>                    : 1;
<a name="l06084"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a2effd8c1a805e62a6ba2494f943cfeab">06084</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a2effd8c1a805e62a6ba2494f943cfeab">reserved_58_59</a>               : 2;
<a name="l06085"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#abcc0eaecb11b52736353f665af557007">06085</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#abcc0eaecb11b52736353f665af557007">ill_pad</a>                      : 1;
<a name="l06086"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a5f9dab255a27a7c325d233fb76124d94">06086</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a5f9dab255a27a7c325d233fb76124d94">pipe_err</a>                     : 1;
<a name="l06087"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6dac4a4984ff547efc4cd2a9d0a3ab82">06087</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html#a6dac4a4984ff547efc4cd2a9d0a3ab82">reserved_62_63</a>               : 2;
<a name="l06088"></a>06088 <span class="preprocessor">#endif</span>
<a name="l06089"></a>06089 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__portx.html#a2ff9803447e9413f8eeeab407654ea31">cn68xx</a>;
<a name="l06090"></a><a class="code" href="unioncvmx__sli__int__enb__portx.html#a0d927ae5a6de7d18617399b11ef51bb9">06090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn68xx.html">cvmx_sli_int_enb_portx_cn68xx</a>  <a class="code" href="unioncvmx__sli__int__enb__portx.html#a0d927ae5a6de7d18617399b11ef51bb9">cn68xxp1</a>;
<a name="l06091"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html">06091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html">cvmx_sli_int_enb_portx_cn70xx</a> {
<a name="l06092"></a>06092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06093"></a>06093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a24f5315fc2c2a7855f30372b1405d206">reserved_63_61</a>               : 3;
<a name="l06094"></a>06094     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a9e0c72457b80e8ec0b1c8ab0bce66f75">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Illegal packet csr address. */</span>
<a name="l06095"></a>06095     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a7667cdf0203a597a49dbea89be9c773b">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 3. */</span>
<a name="l06096"></a>06096     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a72aa66228e092c435f7c7ec245abcba4">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 2. */</span>
<a name="l06097"></a>06097     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab4fdc602397d3011931f4a9c53b50594">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 1. */</span>
<a name="l06098"></a>06098     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab1bba0c4b9d64b83d9d4c118bb859030">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Error Response received on SLI port 0. */</span>
<a name="l06099"></a>06099     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a635739b5597681832bc879942af6a00c">pins_err</a>                     : 1;  <span class="comment">/**&lt; Read Error during packet instruction fetch. */</span>
<a name="l06100"></a>06100     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a872d295afb7e6e14b2a50608e874fd00">pop_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet scatter pointer fetch. */</span>
<a name="l06101"></a>06101     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aabdd52e9e28fd344ca12c698e9e392d7">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during packet data fetch. */</span>
<a name="l06102"></a>06102     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af7d96209ab075900b048ec2f1f1d9df5">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Read Error during gather list fetch. */</span>
<a name="l06103"></a>06103     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a4a094b9e6194587bb6f4022d2d69de7a">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet Input Count exceeded WMARK. */</span>
<a name="l06104"></a>06104     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab6cfe56b6c1d1c690bb42bba6885cacd">pout_err</a>                     : 1;  <span class="comment">/**&lt; Packet Out Interrupt, Error From PKO. */</span>
<a name="l06105"></a>06105     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ad30e6d823391321ecaf7a145f1034a78">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell Count Overflow. */</span>
<a name="l06106"></a>06106     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aec95b713c015ddd765c225c5885e9544">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell Count Overflow. */</span>
<a name="l06107"></a>06107     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a109c84f0aa9b70ff1118c44d0f52037f">reserved_47_38</a>               : 10;
<a name="l06108"></a>06108     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a7fecf5ecefc9433e7c2de5b768943a37">dtime</a>                        : 2;  <span class="comment">/**&lt; DMA Timer Interrupts */</span>
<a name="l06109"></a>06109     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aa26760d17ffc8a4c382d24b5fb0ff4e0">dcnt</a>                         : 2;  <span class="comment">/**&lt; DMA Count Interrupts */</span>
<a name="l06110"></a>06110     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af584100811edbbe986bebe7ba9477ea1">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts */</span>
<a name="l06111"></a>06111     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af5eff7fb890323460f0d2aac5a93b03d">reserved_31_30</a>               : 2;
<a name="l06112"></a>06112     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a888378877964548f44263321984d9240">mac2_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[29] to generate an</span>
<a name="l06113"></a>06113 <span class="comment">                                                         interrupt to the PCIE-Port2 for MSI/inta.</span>
<a name="l06114"></a>06114 <span class="comment">                                                         SLI_INT_ENB_PORT2[MAC0_INT] sould NEVER be set.</span>
<a name="l06115"></a>06115 <span class="comment">                                                         SLI_INT_ENB_PORT2[MAC1_INT] sould NEVER be set. */</span>
<a name="l06116"></a>06116     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a4412ad4dd37cbdb7255ed95e866e7687">mio_int2</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[28] to generate an</span>
<a name="l06117"></a>06117 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l06118"></a>06118 <span class="comment">                                                         SLI_INT_ENB_PORT2[MIO_INT2] should NEVER be set. */</span>
<a name="l06119"></a>06119     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a0d7119c85e3166af2223f26dbfe16eb6">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06120"></a>06120     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5242335344955197a5b2f230bc054537">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06121"></a>06121     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a872428b696e27aaa404db6b1d65dc3e3">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06122"></a>06122     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#afbed4b3c5a950de47c8dbda3dce4f9f0">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06123"></a>06123     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ac95c1604f29863f8a34e8fa569382f50">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[23] to generate an</span>
<a name="l06124"></a>06124 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06125"></a>06125     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab6a16f9dd7e43790be7a5308fdaf8e9e">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[22] to generate an</span>
<a name="l06126"></a>06126 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06127"></a>06127     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a92f388c5ef32634766c0ac87111977e1">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[21] to generate an</span>
<a name="l06128"></a>06128 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06129"></a>06129     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aa1d01456b661c88d96ffd192dd7cebe0">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[20] to generate an</span>
<a name="l06130"></a>06130 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06131"></a>06131     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a017d7afef1dc6d3dd203ff2199b21a99">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[19] to generate an</span>
<a name="l06132"></a>06132 <span class="comment">                                                         interrupt to the PCIE-Port1 for MSI/inta.</span>
<a name="l06133"></a>06133 <span class="comment">                                                         The valuse of this bit has NO effect on PCIE Port0.</span>
<a name="l06134"></a>06134 <span class="comment">                                                         SLI_INT_ENB_PORT0[MAC1_INT] sould NEVER be set. */</span>
<a name="l06135"></a>06135     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a1f47b973df8c43cd8229ad7cf65c28ff">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[18] to generate an</span>
<a name="l06136"></a>06136 <span class="comment">                                                         interrupt to the PCIE-Port0 for MSI/inta.</span>
<a name="l06137"></a>06137 <span class="comment">                                                         The valus of this bit has NO effect on PCIE Port1.</span>
<a name="l06138"></a>06138 <span class="comment">                                                         SLI_INT_ENB_PORT1[MAC0_INT] sould NEVER be set. */</span>
<a name="l06139"></a>06139     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a20815ee22685eb19ff742992dd9673c7">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[17] to generate an</span>
<a name="l06140"></a>06140 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l06141"></a>06141 <span class="comment">                                                         SLI_INT_ENB_PORT0[MIO_INT1] should NEVER be set. */</span>
<a name="l06142"></a>06142     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a8d0134ca5449e6b55b18367b0042fbd7">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[16] to generate an</span>
<a name="l06143"></a>06143 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta.</span>
<a name="l06144"></a>06144 <span class="comment">                                                         SLI_INT_ENB_PORT1[MIO_INT0] should NEVER be set. */</span>
<a name="l06145"></a>06145     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a38d5cfe4aca77ef40b45888a74c6279b">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[15] to generate an</span>
<a name="l06146"></a>06146 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06147"></a>06147     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a34996515df75b5d74d53aa4e5da0a17e">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[14] to generate an</span>
<a name="l06148"></a>06148 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06149"></a>06149     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a71243023b37c3ebc71674e848535c5e2">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[13] to generate an</span>
<a name="l06150"></a>06150 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06151"></a>06151     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a52ecc973653662bbad9cb0244113dd7b">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[12] to generate an</span>
<a name="l06152"></a>06152 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06153"></a>06153     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af00429ca744ea59fe0960a534b0c0830">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[11] to generate an</span>
<a name="l06154"></a>06154 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06155"></a>06155     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ac029b2c001976cc6246b5c3e7d742ff0">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[10] to generate an</span>
<a name="l06156"></a>06156 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06157"></a>06157     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a497bb1a73af6581fc5af6daa67abf425">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[9] to generate an</span>
<a name="l06158"></a>06158 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06159"></a>06159     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5c0c70c795764ee490309d5ee42c8571">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[8] to generate an</span>
<a name="l06160"></a>06160 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06161"></a>06161     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a9e40b7257ad4d43383f39b74665ffdea">reserved_7_6</a>                 : 2;
<a name="l06162"></a>06162     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ae4a5daf8d03f7545a7f1a0f811058bc5">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[5] to generate an</span>
<a name="l06163"></a>06163 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06164"></a>06164     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a225e629ded927af6789468915d1d090b">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[4] to generate an</span>
<a name="l06165"></a>06165 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06166"></a>06166     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5c2d477aae84c4b4a02c8bc75fbfce18">iob2big</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[3] to generate an</span>
<a name="l06167"></a>06167 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06168"></a>06168     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a741c640f0b9464330a46e42cf6783a37">bar0_to</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[2] to generate an</span>
<a name="l06169"></a>06169 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06170"></a>06170     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aebe885e562ce59a3c193f2523dc5184a">reserved_1_1</a>                 : 1;
<a name="l06171"></a>06171     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5708dbf653ab46720bcee2aaff91a17f">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[0] to generate an</span>
<a name="l06172"></a>06172 <span class="comment">                                                         interrupt to the PCIE core for MSI/inta. */</span>
<a name="l06173"></a>06173 <span class="preprocessor">#else</span>
<a name="l06174"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5708dbf653ab46720bcee2aaff91a17f">06174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5708dbf653ab46720bcee2aaff91a17f">rml_to</a>                       : 1;
<a name="l06175"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aebe885e562ce59a3c193f2523dc5184a">06175</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aebe885e562ce59a3c193f2523dc5184a">reserved_1_1</a>                 : 1;
<a name="l06176"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a741c640f0b9464330a46e42cf6783a37">06176</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a741c640f0b9464330a46e42cf6783a37">bar0_to</a>                      : 1;
<a name="l06177"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5c2d477aae84c4b4a02c8bc75fbfce18">06177</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5c2d477aae84c4b4a02c8bc75fbfce18">iob2big</a>                      : 1;
<a name="l06178"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a225e629ded927af6789468915d1d090b">06178</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a225e629ded927af6789468915d1d090b">pcnt</a>                         : 1;
<a name="l06179"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ae4a5daf8d03f7545a7f1a0f811058bc5">06179</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ae4a5daf8d03f7545a7f1a0f811058bc5">ptime</a>                        : 1;
<a name="l06180"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a9e40b7257ad4d43383f39b74665ffdea">06180</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a9e40b7257ad4d43383f39b74665ffdea">reserved_7_6</a>                 : 2;
<a name="l06181"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5c0c70c795764ee490309d5ee42c8571">06181</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5c0c70c795764ee490309d5ee42c8571">m0_up_b0</a>                     : 1;
<a name="l06182"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a497bb1a73af6581fc5af6daa67abf425">06182</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a497bb1a73af6581fc5af6daa67abf425">m0_up_wi</a>                     : 1;
<a name="l06183"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ac029b2c001976cc6246b5c3e7d742ff0">06183</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ac029b2c001976cc6246b5c3e7d742ff0">m0_un_b0</a>                     : 1;
<a name="l06184"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af00429ca744ea59fe0960a534b0c0830">06184</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af00429ca744ea59fe0960a534b0c0830">m0_un_wi</a>                     : 1;
<a name="l06185"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a52ecc973653662bbad9cb0244113dd7b">06185</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a52ecc973653662bbad9cb0244113dd7b">m1_up_b0</a>                     : 1;
<a name="l06186"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a71243023b37c3ebc71674e848535c5e2">06186</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a71243023b37c3ebc71674e848535c5e2">m1_up_wi</a>                     : 1;
<a name="l06187"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a34996515df75b5d74d53aa4e5da0a17e">06187</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a34996515df75b5d74d53aa4e5da0a17e">m1_un_b0</a>                     : 1;
<a name="l06188"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a38d5cfe4aca77ef40b45888a74c6279b">06188</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a38d5cfe4aca77ef40b45888a74c6279b">m1_un_wi</a>                     : 1;
<a name="l06189"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a8d0134ca5449e6b55b18367b0042fbd7">06189</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a8d0134ca5449e6b55b18367b0042fbd7">mio_int0</a>                     : 1;
<a name="l06190"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a20815ee22685eb19ff742992dd9673c7">06190</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a20815ee22685eb19ff742992dd9673c7">mio_int1</a>                     : 1;
<a name="l06191"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a1f47b973df8c43cd8229ad7cf65c28ff">06191</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a1f47b973df8c43cd8229ad7cf65c28ff">mac0_int</a>                     : 1;
<a name="l06192"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a017d7afef1dc6d3dd203ff2199b21a99">06192</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a017d7afef1dc6d3dd203ff2199b21a99">mac1_int</a>                     : 1;
<a name="l06193"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aa1d01456b661c88d96ffd192dd7cebe0">06193</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aa1d01456b661c88d96ffd192dd7cebe0">m2_up_b0</a>                     : 1;
<a name="l06194"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a92f388c5ef32634766c0ac87111977e1">06194</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a92f388c5ef32634766c0ac87111977e1">m2_up_wi</a>                     : 1;
<a name="l06195"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab6a16f9dd7e43790be7a5308fdaf8e9e">06195</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab6a16f9dd7e43790be7a5308fdaf8e9e">m2_un_b0</a>                     : 1;
<a name="l06196"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ac95c1604f29863f8a34e8fa569382f50">06196</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ac95c1604f29863f8a34e8fa569382f50">m2_un_wi</a>                     : 1;
<a name="l06197"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#afbed4b3c5a950de47c8dbda3dce4f9f0">06197</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#afbed4b3c5a950de47c8dbda3dce4f9f0">m3_up_b0</a>                     : 1;
<a name="l06198"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a872428b696e27aaa404db6b1d65dc3e3">06198</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a872428b696e27aaa404db6b1d65dc3e3">m3_up_wi</a>                     : 1;
<a name="l06199"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5242335344955197a5b2f230bc054537">06199</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a5242335344955197a5b2f230bc054537">m3_un_b0</a>                     : 1;
<a name="l06200"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a0d7119c85e3166af2223f26dbfe16eb6">06200</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a0d7119c85e3166af2223f26dbfe16eb6">m3_un_wi</a>                     : 1;
<a name="l06201"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a4412ad4dd37cbdb7255ed95e866e7687">06201</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a4412ad4dd37cbdb7255ed95e866e7687">mio_int2</a>                     : 1;
<a name="l06202"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a888378877964548f44263321984d9240">06202</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a888378877964548f44263321984d9240">mac2_int</a>                     : 1;
<a name="l06203"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af5eff7fb890323460f0d2aac5a93b03d">06203</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af5eff7fb890323460f0d2aac5a93b03d">reserved_31_30</a>               : 2;
<a name="l06204"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af584100811edbbe986bebe7ba9477ea1">06204</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af584100811edbbe986bebe7ba9477ea1">dmafi</a>                        : 2;
<a name="l06205"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aa26760d17ffc8a4c382d24b5fb0ff4e0">06205</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aa26760d17ffc8a4c382d24b5fb0ff4e0">dcnt</a>                         : 2;
<a name="l06206"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a7fecf5ecefc9433e7c2de5b768943a37">06206</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a7fecf5ecefc9433e7c2de5b768943a37">dtime</a>                        : 2;
<a name="l06207"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a109c84f0aa9b70ff1118c44d0f52037f">06207</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a109c84f0aa9b70ff1118c44d0f52037f">reserved_47_38</a>               : 10;
<a name="l06208"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aec95b713c015ddd765c225c5885e9544">06208</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aec95b713c015ddd765c225c5885e9544">pidbof</a>                       : 1;
<a name="l06209"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ad30e6d823391321ecaf7a145f1034a78">06209</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ad30e6d823391321ecaf7a145f1034a78">psldbof</a>                      : 1;
<a name="l06210"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab6cfe56b6c1d1c690bb42bba6885cacd">06210</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab6cfe56b6c1d1c690bb42bba6885cacd">pout_err</a>                     : 1;
<a name="l06211"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a4a094b9e6194587bb6f4022d2d69de7a">06211</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a4a094b9e6194587bb6f4022d2d69de7a">pin_bp</a>                       : 1;
<a name="l06212"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af7d96209ab075900b048ec2f1f1d9df5">06212</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#af7d96209ab075900b048ec2f1f1d9df5">pgl_err</a>                      : 1;
<a name="l06213"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aabdd52e9e28fd344ca12c698e9e392d7">06213</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#aabdd52e9e28fd344ca12c698e9e392d7">pdi_err</a>                      : 1;
<a name="l06214"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a872d295afb7e6e14b2a50608e874fd00">06214</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a872d295afb7e6e14b2a50608e874fd00">pop_err</a>                      : 1;
<a name="l06215"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a635739b5597681832bc879942af6a00c">06215</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a635739b5597681832bc879942af6a00c">pins_err</a>                     : 1;
<a name="l06216"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab1bba0c4b9d64b83d9d4c118bb859030">06216</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab1bba0c4b9d64b83d9d4c118bb859030">sprt0_err</a>                    : 1;
<a name="l06217"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab4fdc602397d3011931f4a9c53b50594">06217</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#ab4fdc602397d3011931f4a9c53b50594">sprt1_err</a>                    : 1;
<a name="l06218"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a72aa66228e092c435f7c7ec245abcba4">06218</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a72aa66228e092c435f7c7ec245abcba4">sprt2_err</a>                    : 1;
<a name="l06219"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a7667cdf0203a597a49dbea89be9c773b">06219</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a7667cdf0203a597a49dbea89be9c773b">sprt3_err</a>                    : 1;
<a name="l06220"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a9e0c72457b80e8ec0b1c8ab0bce66f75">06220</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a9e0c72457b80e8ec0b1c8ab0bce66f75">ill_pad</a>                      : 1;
<a name="l06221"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a24f5315fc2c2a7855f30372b1405d206">06221</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html#a24f5315fc2c2a7855f30372b1405d206">reserved_63_61</a>               : 3;
<a name="l06222"></a>06222 <span class="preprocessor">#endif</span>
<a name="l06223"></a>06223 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__portx.html#a12a3faa0c82acb6f5398b7a1dbbf7de6">cn70xx</a>;
<a name="l06224"></a><a class="code" href="unioncvmx__sli__int__enb__portx.html#a43bc76613790825dfec734cf22f911e8">06224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn70xx.html">cvmx_sli_int_enb_portx_cn70xx</a>  <a class="code" href="unioncvmx__sli__int__enb__portx.html#a43bc76613790825dfec734cf22f911e8">cn70xxp1</a>;
<a name="l06225"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html">06225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html">cvmx_sli_int_enb_portx_cn78xxp1</a> {
<a name="l06226"></a>06226 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06227"></a>06227 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a051a8110d6c65dc5fbaca8a065ebbd14">reserved_60_63</a>               : 4;
<a name="l06228"></a>06228     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#add877db0d5076ad41742c3f849c81c3a">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[SPRT3_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06229"></a>06229     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a49a67cc78f26c5c7cdcdf0a2c3a35e1e">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[SPRT2_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06230"></a>06230     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a176017d74fc99872eafc4ef1ba29e562">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[SPRT1_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06231"></a>06231     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a30ec0e83cd049e8398a5201660ddbd4b">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[SPRT0_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06232"></a>06232     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a00123fbf6662b648480433e49e690f68">pins_err</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[PINS_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06233"></a>06233     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a9d5ad58c8731ca5513f6bec7c4928b33">pop_err</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[POP_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06234"></a>06234     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff4452fbff41f94919969f05d1dc6935">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[PDI_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06235"></a>06235     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5a60b8cdd2105253f47a066431fcabd0">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[PGL_ERR] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06236"></a>06236     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a4be2bce7ef747f4e9aef65147abb6004">reserved_50_51</a>               : 2;
<a name="l06237"></a>06237     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a93272b52c741c42eb7503fd47a542a18">psldbof</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[PSLDBOF] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06238"></a>06238     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a81e28c42e5e06b7d3557d390913ebb2b">pidbof</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[PIDBOF] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06239"></a>06239     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5562771e465663dddc28d05eaffe8675">reserved_38_47</a>               : 10;
<a name="l06240"></a>06240     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a05efac484219aceb8d4c43d6e76a5236">dtime</a>                        : 2;  <span class="comment">/**&lt; Enables SLI_INT_SUM[DTIME] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06241"></a>06241     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa6e2ff61b9741f0c9c97f3bc6dc5cd60">dcnt</a>                         : 2;  <span class="comment">/**&lt; Enables SLI_INT_SUM[DCNT] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06242"></a>06242     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5b71a5102d7d17a31b4c41a9baa23b5d">dmafi</a>                        : 2;  <span class="comment">/**&lt; Enables SLI_INT_SUM[DMAFI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06243"></a>06243     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#acf3e8e379e38ebb7cd7514d0518c19d4">reserved_29_31</a>               : 3;
<a name="l06244"></a>06244     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a0d91d20321d523e455b18c7d161d646f">vf_err</a>                       : 1;  <span class="comment">/**&lt; Illegal access from VF */</span>
<a name="l06245"></a>06245     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a72c9a26b2db2dc47bde4bc6629d7a778">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M3_UN_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06246"></a>06246     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6ea52a938c8124b4141039aaf918a5a0">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M3_UN_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06247"></a>06247     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a62c48f3b3105dd5f8748c20a5bfc43bc">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M3_UP_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06248"></a>06248     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aabe5d657a219c50b5e655415ee36d65a">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M3_UP_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06249"></a>06249     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6a3a3775b7c62e1c0d81e9d21c4fc77b">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M2_UN_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06250"></a>06250     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ac4546388585f5f0451a76efa0c7b0993">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M2_UN_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06251"></a>06251     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a454ed123ccba70fdd029ae63884e3a7f">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M2_UP_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06252"></a>06252     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a31aa335d3d27755605676edb16457758">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M2_UP_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06253"></a>06253     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad27176d5a40a46389a71c3a1e4f58889">reserved_18_19</a>               : 2;
<a name="l06254"></a>06254     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa40f6c8c819d522aad6299733ffe8d89">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[MIO_INT1] to generate an interrupt to the MAC core for MSI/INTA.</span>
<a name="l06255"></a>06255 <span class="comment">                                                         MIO_INT1 should only be set in SLI_INT_ENB_PORT1. */</span>
<a name="l06256"></a>06256     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a91f505c3772a0aacf67aeef42dae6883">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[MIO_INT0] to generate an interrupt to the MAC core for MSI/INTA.</span>
<a name="l06257"></a>06257 <span class="comment">                                                         MIO_INT0 should only be set in SLI_INT_ENB_PORT0. */</span>
<a name="l06258"></a>06258     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad8e89e1af063fd7f92ca6e1994983b63">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M1_UN_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06259"></a>06259     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aee875eda8f4080787fce8e09bcd69731">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M1_UN_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06260"></a>06260     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa344f183c8f253ac81f5c9d3a12ac3a2">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M1_UP_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06261"></a>06261     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa5e76dd02c50d45cb155fd27ea46e8cb">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M1_UP_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06262"></a>06262     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5610c1f5d1e05c4c5e5db84eee8b39cc">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M0_UN_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06263"></a>06263     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a66f44d967dcf9b1f0549e8527a1d5f6b">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M0_UN_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06264"></a>06264     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#affe87829a6d6beee95a296ad49c44493">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M0_UP_WI] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06265"></a>06265     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a73a0d7b9b81e0c6bd7753550e77260f1">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[M0_UP_B0] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06266"></a>06266     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a8ac94c375f02f3866113df3dac83ab0e">mio_int3</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[MIO_INT3] to generate an interrupt to the MAC core for MSI/INTA.</span>
<a name="l06267"></a>06267 <span class="comment">                                                         MIO_INT3 should only be set in SLI_INT_ENB_PORT3. */</span>
<a name="l06268"></a>06268     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a74a75702427f85c56e3d4d56fc03f5f2">mio_int2</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[MIO_INT2] to generate an interrupt to the MAC core for MSI/INTA.</span>
<a name="l06269"></a>06269 <span class="comment">                                                         MIO_INT2 should only be set in SLI_INT_ENB_PORT2. */</span>
<a name="l06270"></a>06270     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a749a6997ac5f5189bdcb4ffbf33d52ff">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[PTIME] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l06271"></a>06271     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff173e109910d9fb48a6369e0869ce62">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[PCNT] to generate an interrupt to the PCIE core for MSI/INTA. */</span>
<a name="l06272"></a>06272     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aaee82209d52d571c66feac7e4bb77305">reserved_1_3</a>                 : 3;
<a name="l06273"></a>06273     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a767b08fa5a0250c9cc43865c41922412">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_INT_SUM[RML_TO] to generate an interrupt to the PCIE core for MSI/INTA. */</span>
<a name="l06274"></a>06274 <span class="preprocessor">#else</span>
<a name="l06275"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a767b08fa5a0250c9cc43865c41922412">06275</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a767b08fa5a0250c9cc43865c41922412">rml_to</a>                       : 1;
<a name="l06276"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aaee82209d52d571c66feac7e4bb77305">06276</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aaee82209d52d571c66feac7e4bb77305">reserved_1_3</a>                 : 3;
<a name="l06277"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff173e109910d9fb48a6369e0869ce62">06277</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff173e109910d9fb48a6369e0869ce62">pcnt</a>                         : 1;
<a name="l06278"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a749a6997ac5f5189bdcb4ffbf33d52ff">06278</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a749a6997ac5f5189bdcb4ffbf33d52ff">ptime</a>                        : 1;
<a name="l06279"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a74a75702427f85c56e3d4d56fc03f5f2">06279</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a74a75702427f85c56e3d4d56fc03f5f2">mio_int2</a>                     : 1;
<a name="l06280"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a8ac94c375f02f3866113df3dac83ab0e">06280</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a8ac94c375f02f3866113df3dac83ab0e">mio_int3</a>                     : 1;
<a name="l06281"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a73a0d7b9b81e0c6bd7753550e77260f1">06281</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a73a0d7b9b81e0c6bd7753550e77260f1">m0_up_b0</a>                     : 1;
<a name="l06282"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#affe87829a6d6beee95a296ad49c44493">06282</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#affe87829a6d6beee95a296ad49c44493">m0_up_wi</a>                     : 1;
<a name="l06283"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a66f44d967dcf9b1f0549e8527a1d5f6b">06283</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a66f44d967dcf9b1f0549e8527a1d5f6b">m0_un_b0</a>                     : 1;
<a name="l06284"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5610c1f5d1e05c4c5e5db84eee8b39cc">06284</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5610c1f5d1e05c4c5e5db84eee8b39cc">m0_un_wi</a>                     : 1;
<a name="l06285"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa5e76dd02c50d45cb155fd27ea46e8cb">06285</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa5e76dd02c50d45cb155fd27ea46e8cb">m1_up_b0</a>                     : 1;
<a name="l06286"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa344f183c8f253ac81f5c9d3a12ac3a2">06286</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa344f183c8f253ac81f5c9d3a12ac3a2">m1_up_wi</a>                     : 1;
<a name="l06287"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aee875eda8f4080787fce8e09bcd69731">06287</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aee875eda8f4080787fce8e09bcd69731">m1_un_b0</a>                     : 1;
<a name="l06288"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad8e89e1af063fd7f92ca6e1994983b63">06288</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad8e89e1af063fd7f92ca6e1994983b63">m1_un_wi</a>                     : 1;
<a name="l06289"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a91f505c3772a0aacf67aeef42dae6883">06289</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a91f505c3772a0aacf67aeef42dae6883">mio_int0</a>                     : 1;
<a name="l06290"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa40f6c8c819d522aad6299733ffe8d89">06290</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa40f6c8c819d522aad6299733ffe8d89">mio_int1</a>                     : 1;
<a name="l06291"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad27176d5a40a46389a71c3a1e4f58889">06291</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad27176d5a40a46389a71c3a1e4f58889">reserved_18_19</a>               : 2;
<a name="l06292"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a31aa335d3d27755605676edb16457758">06292</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a31aa335d3d27755605676edb16457758">m2_up_b0</a>                     : 1;
<a name="l06293"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a454ed123ccba70fdd029ae63884e3a7f">06293</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a454ed123ccba70fdd029ae63884e3a7f">m2_up_wi</a>                     : 1;
<a name="l06294"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ac4546388585f5f0451a76efa0c7b0993">06294</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ac4546388585f5f0451a76efa0c7b0993">m2_un_b0</a>                     : 1;
<a name="l06295"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6a3a3775b7c62e1c0d81e9d21c4fc77b">06295</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6a3a3775b7c62e1c0d81e9d21c4fc77b">m2_un_wi</a>                     : 1;
<a name="l06296"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aabe5d657a219c50b5e655415ee36d65a">06296</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aabe5d657a219c50b5e655415ee36d65a">m3_up_b0</a>                     : 1;
<a name="l06297"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a62c48f3b3105dd5f8748c20a5bfc43bc">06297</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a62c48f3b3105dd5f8748c20a5bfc43bc">m3_up_wi</a>                     : 1;
<a name="l06298"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6ea52a938c8124b4141039aaf918a5a0">06298</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6ea52a938c8124b4141039aaf918a5a0">m3_un_b0</a>                     : 1;
<a name="l06299"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a72c9a26b2db2dc47bde4bc6629d7a778">06299</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a72c9a26b2db2dc47bde4bc6629d7a778">m3_un_wi</a>                     : 1;
<a name="l06300"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a0d91d20321d523e455b18c7d161d646f">06300</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a0d91d20321d523e455b18c7d161d646f">vf_err</a>                       : 1;
<a name="l06301"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#acf3e8e379e38ebb7cd7514d0518c19d4">06301</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#acf3e8e379e38ebb7cd7514d0518c19d4">reserved_29_31</a>               : 3;
<a name="l06302"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5b71a5102d7d17a31b4c41a9baa23b5d">06302</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5b71a5102d7d17a31b4c41a9baa23b5d">dmafi</a>                        : 2;
<a name="l06303"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa6e2ff61b9741f0c9c97f3bc6dc5cd60">06303</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa6e2ff61b9741f0c9c97f3bc6dc5cd60">dcnt</a>                         : 2;
<a name="l06304"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a05efac484219aceb8d4c43d6e76a5236">06304</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a05efac484219aceb8d4c43d6e76a5236">dtime</a>                        : 2;
<a name="l06305"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5562771e465663dddc28d05eaffe8675">06305</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5562771e465663dddc28d05eaffe8675">reserved_38_47</a>               : 10;
<a name="l06306"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a81e28c42e5e06b7d3557d390913ebb2b">06306</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a81e28c42e5e06b7d3557d390913ebb2b">pidbof</a>                       : 1;
<a name="l06307"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a93272b52c741c42eb7503fd47a542a18">06307</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a93272b52c741c42eb7503fd47a542a18">psldbof</a>                      : 1;
<a name="l06308"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a4be2bce7ef747f4e9aef65147abb6004">06308</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a4be2bce7ef747f4e9aef65147abb6004">reserved_50_51</a>               : 2;
<a name="l06309"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5a60b8cdd2105253f47a066431fcabd0">06309</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5a60b8cdd2105253f47a066431fcabd0">pgl_err</a>                      : 1;
<a name="l06310"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff4452fbff41f94919969f05d1dc6935">06310</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff4452fbff41f94919969f05d1dc6935">pdi_err</a>                      : 1;
<a name="l06311"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a9d5ad58c8731ca5513f6bec7c4928b33">06311</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a9d5ad58c8731ca5513f6bec7c4928b33">pop_err</a>                      : 1;
<a name="l06312"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a00123fbf6662b648480433e49e690f68">06312</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a00123fbf6662b648480433e49e690f68">pins_err</a>                     : 1;
<a name="l06313"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a30ec0e83cd049e8398a5201660ddbd4b">06313</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a30ec0e83cd049e8398a5201660ddbd4b">sprt0_err</a>                    : 1;
<a name="l06314"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a176017d74fc99872eafc4ef1ba29e562">06314</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a176017d74fc99872eafc4ef1ba29e562">sprt1_err</a>                    : 1;
<a name="l06315"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a49a67cc78f26c5c7cdcdf0a2c3a35e1e">06315</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a49a67cc78f26c5c7cdcdf0a2c3a35e1e">sprt2_err</a>                    : 1;
<a name="l06316"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#add877db0d5076ad41742c3f849c81c3a">06316</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#add877db0d5076ad41742c3f849c81c3a">sprt3_err</a>                    : 1;
<a name="l06317"></a><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a051a8110d6c65dc5fbaca8a065ebbd14">06317</a>     uint64_t <a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a051a8110d6c65dc5fbaca8a065ebbd14">reserved_60_63</a>               : 4;
<a name="l06318"></a>06318 <span class="preprocessor">#endif</span>
<a name="l06319"></a>06319 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__enb__portx.html#a69cc0a860b2f9544438ea54c1965add2">cn78xxp1</a>;
<a name="l06320"></a><a class="code" href="unioncvmx__sli__int__enb__portx.html#a0f85d1f394d7c45b51c3225690ed68e4">06320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn61xx.html">cvmx_sli_int_enb_portx_cn61xx</a>  <a class="code" href="unioncvmx__sli__int__enb__portx.html#a0f85d1f394d7c45b51c3225690ed68e4">cnf71xx</a>;
<a name="l06321"></a>06321 };
<a name="l06322"></a><a class="code" href="cvmx-sli-defs_8h.html#a2a52ff3f149ce4bca74ff12512beef2b">06322</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__int__enb__portx.html" title="cvmx_sli_int_enb_port#">cvmx_sli_int_enb_portx</a> <a class="code" href="unioncvmx__sli__int__enb__portx.html" title="cvmx_sli_int_enb_port#">cvmx_sli_int_enb_portx_t</a>;
<a name="l06323"></a>06323 <span class="comment"></span>
<a name="l06324"></a>06324 <span class="comment">/**</span>
<a name="l06325"></a>06325 <span class="comment"> * cvmx_sli_int_sum</span>
<a name="l06326"></a>06326 <span class="comment"> *</span>
<a name="l06327"></a>06327 <span class="comment"> * The fields in this register are set when an interrupt condition occurs; write 1 to clear. All</span>
<a name="l06328"></a>06328 <span class="comment"> * fields of the register are valid when a PF reads the register. Not available to VFs, and</span>
<a name="l06329"></a>06329 <span class="comment"> * writes by the</span>
<a name="l06330"></a>06330 <span class="comment"> * VF do not modify the register.</span>
<a name="l06331"></a>06331 <span class="comment"> */</span>
<a name="l06332"></a><a class="code" href="unioncvmx__sli__int__sum.html">06332</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__int__sum.html" title="cvmx_sli_int_sum">cvmx_sli_int_sum</a> {
<a name="l06333"></a><a class="code" href="unioncvmx__sli__int__sum.html#a39f28dfd9c0399f8db4200493a33f8f5">06333</a>     uint64_t <a class="code" href="unioncvmx__sli__int__sum.html#a39f28dfd9c0399f8db4200493a33f8f5">u64</a>;
<a name="l06334"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html">06334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html">cvmx_sli_int_sum_s</a> {
<a name="l06335"></a>06335 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06336"></a>06336 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a45628d02b637d022611e420addb8e122">reserved_62_63</a>               : 2;
<a name="l06337"></a>06337     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aef9cd22ee3e3d7601bc58a1dc822a101">pipe_err</a>                     : 1;  <span class="comment">/**&lt; Set when a PIPE value outside range is received. */</span>
<a name="l06338"></a>06338     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aa539426f3f9011613ac68908987c27b7">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Set when a BAR0 address R/W falls into theaddress</span>
<a name="l06339"></a>06339 <span class="comment">                                                         range of the Packet-CSR, but for an unused</span>
<a name="l06340"></a>06340 <span class="comment">                                                         address. */</span>
<a name="l06341"></a>06341     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#acd6c6c0637ed081ffa47f139f89103d4">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06342"></a>06342     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a88112966a7cbc65cbd88b5133b987987">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06343"></a>06343     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a022e27553d19359a43a10054d4f17f07">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 1</span>
<a name="l06344"></a>06344 <span class="comment">                                                         this bit is set. */</span>
<a name="l06345"></a>06345     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a126a6665e69c1be92f2a6b31a14adc7b">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 0</span>
<a name="l06346"></a>06346 <span class="comment">                                                         this bit is set. */</span>
<a name="l06347"></a>06347     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a676c2ed9ef68f1be445904e756afa7e3">pins_err</a>                     : 1;  <span class="comment">/**&lt; When a read error occurs on a packet instruction</span>
<a name="l06348"></a>06348 <span class="comment">                                                         this bit is set. */</span>
<a name="l06349"></a>06349     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6fb119d0b9e69e455d626e23a5f48ef8">pop_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet scatter</span>
<a name="l06350"></a>06350 <span class="comment">                                                         pointer pair this bit is set. */</span>
<a name="l06351"></a>06351     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#afc270bc2275b02cab3e2e45440203669">pdi_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet data read</span>
<a name="l06352"></a>06352 <span class="comment">                                                         this bit is set. */</span>
<a name="l06353"></a>06353     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a4295f69eb384b41c2c08c7e09b31f692">pgl_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet gather list</span>
<a name="l06354"></a>06354 <span class="comment">                                                         read this bit is set. */</span>
<a name="l06355"></a>06355     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aaf6e5764e52011324d9bc2d421747cfc">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet input count has exceeded the WMARK.</span>
<a name="l06356"></a>06356 <span class="comment">                                                         See SLI_PKT_IN_BP */</span>
<a name="l06357"></a>06357     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8a47e44951af2d38c5ba5ca95624719c">pout_err</a>                     : 1;  <span class="comment">/**&lt; Set when PKO sends packet data with the error bit</span>
<a name="l06358"></a>06358 <span class="comment">                                                         set. */</span>
<a name="l06359"></a>06359     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a66ffd44bc0d49e8b531ce6b70d3087fa">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell count overflowed. Which</span>
<a name="l06360"></a>06360 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PSLDBOF] */</span>
<a name="l06361"></a>06361     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7a751c67e842d1003d153d2aefc3fcc7">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell count overflowed. Which</span>
<a name="l06362"></a>06362 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PIDBOF] */</span>
<a name="l06363"></a>06363     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7607f301049f7a926b5d1c3cd0cbd9ae">reserved_38_47</a>               : 10;
<a name="l06364"></a>06364     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a45bd082b3fc72f846eef2a7fcb96c240">dtime</a>                        : 2;  <span class="comment">/**&lt; Whenever SLI_DMAx_CNT[CNT] is not 0, the</span>
<a name="l06365"></a>06365 <span class="comment">                                                         SLI_DMAx_TIM[TIM] timer increments every SLI</span>
<a name="l06366"></a>06366 <span class="comment">                                                         clock.</span>
<a name="l06367"></a>06367 <span class="comment">                                                         DTIME[x] is set whenever SLI_DMAx_TIM[TIM] &gt;</span>
<a name="l06368"></a>06368 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[TIME].</span>
<a name="l06369"></a>06369 <span class="comment">                                                         DTIME[x] is normally cleared by clearing</span>
<a name="l06370"></a>06370 <span class="comment">                                                         SLI_DMAx_CNT[CNT] (which also clears</span>
<a name="l06371"></a>06371 <span class="comment">                                                         SLI_DMAx_TIM[TIM]). */</span>
<a name="l06372"></a>06372     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a5d0084f98b9306240be8a2a529ee1d92">dcnt</a>                         : 2;  <span class="comment">/**&lt; DCNT[x] is set whenever SLI_DMAx_CNT[CNT] &gt;</span>
<a name="l06373"></a>06373 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[CNT].</span>
<a name="l06374"></a>06374 <span class="comment">                                                         DCNT[x] is normally cleared by decreasing</span>
<a name="l06375"></a>06375 <span class="comment">                                                         SLI_DMAx_CNT[CNT]. */</span>
<a name="l06376"></a>06376     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a537336cb40b8ae248ae29d04ad29bd82">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts. */</span>
<a name="l06377"></a>06377     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a0bd868bc9735f5cfe7232ca0d1178941">reserved_30_31</a>               : 2;
<a name="l06378"></a>06378     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a147b7d259015d262fc241c1f763c1129">mac2_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC2.</span>
<a name="l06379"></a>06379 <span class="comment">                                                         See PEM2_INT_SUM (enabled by PEM2_INT_ENB_INT) */</span>
<a name="l06380"></a>06380     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aaea97a4211e28de15c958f6e3c0f2a6b">reserved_28_28</a>               : 1;
<a name="l06381"></a>06381     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aa1cf67eef1a39a9198804c42d0a95422">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06382"></a>06382     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a93b3e49d147bc51d409e91166e9715ca">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06383"></a>06383     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a59b9c5b6f6fbcc9ebca2faa1281fd4f4">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06384"></a>06384     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6967ba2be97695abd664f20f5cecc94f">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06385"></a>06385     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a64f15f2b5dce746a59ba8063fe43cba7">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06386"></a>06386     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#ad3b77c817bacaba0ea7a537daebb4293">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06387"></a>06387     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6a2050aaa025f16cd87e2144dc214599">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06388"></a>06388     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#ad2e0e5a0f7b69f7e27aac1303c86f3f5">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06389"></a>06389     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a459db099008660df9cb8cbda39499051">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC1.</span>
<a name="l06390"></a>06390 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB_INT) */</span>
<a name="l06391"></a>06391     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8e7344f9effc9f6324f481a5e97c1202">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC0.</span>
<a name="l06392"></a>06392 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB_INT) */</span>
<a name="l06393"></a>06393     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a533d005109bbb568a05f8e952163e77f">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 1.</span>
<a name="l06394"></a>06394 <span class="comment">                                                         See CIU_INT33_SUM0, CIU_INT_SUM1</span>
<a name="l06395"></a>06395 <span class="comment">                                                         (enabled by CIU_INT33_EN0, CIU_INT33_EN1) */</span>
<a name="l06396"></a>06396     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a9b0521f2ef45361906d3756ec54cd778">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 0.</span>
<a name="l06397"></a>06397 <span class="comment">                                                         See CIU_INT32_SUM0, CIU_INT_SUM1</span>
<a name="l06398"></a>06398 <span class="comment">                                                         (enabled by CIU_INT32_EN0, CIU_INT32_EN1) */</span>
<a name="l06399"></a>06399     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a04d36a1c927124611c796c9999ff2d19">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06400"></a>06400 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06401"></a>06401 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06402"></a>06402     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8a7878b3207383f088eb923ace8a1f9d">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 1.</span>
<a name="l06403"></a>06403 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06404"></a>06404 <span class="comment">                                                         disabeled. */</span>
<a name="l06405"></a>06405     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a0c23c99ee8dbdb9293c009fbc9762562">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06406"></a>06406 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06407"></a>06407 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06408"></a>06408     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a47ca22ec758b6ea61a96e8565f2c0e7a">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 1.</span>
<a name="l06409"></a>06409 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06410"></a>06410 <span class="comment">                                                         disabeled. */</span>
<a name="l06411"></a>06411     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a81f7ea80abd40df08ef385070123e177">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06412"></a>06412 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06413"></a>06413 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06414"></a>06414     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8d61f9f2915782b6971e3f742fb319d7">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 0.</span>
<a name="l06415"></a>06415 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06416"></a>06416 <span class="comment">                                                         disabeled. */</span>
<a name="l06417"></a>06417     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#af856766d651b753ad2a217c69ab8d20a">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06418"></a>06418 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06419"></a>06419 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06420"></a>06420     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a9f3c6f86cd6345a67b05ee8aee82d279">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 0.</span>
<a name="l06421"></a>06421 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06422"></a>06422 <span class="comment">                                                         disabeled. */</span>
<a name="l06423"></a>06423     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aef813df61416d2538bdd3e3874dce54e">mio_int3</a>                     : 1;  <span class="comment">/**&lt; CIU interrupt output for MAC 3. A copy of CIU3_DEST(x)_IO_INT[INTR],</span>
<a name="l06424"></a>06424 <span class="comment">                                                         where x=CIU_DEST_IO_E::PEM(3) (i.e. x=4). */</span>
<a name="l06425"></a>06425     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a2e3a0b642ef94574d9f60325c451580a">reserved_6_6</a>                 : 1;
<a name="l06426"></a>06426     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#acdaf0481c50bf2fe9d101e8733eadb07">ptime</a>                        : 1;  <span class="comment">/**&lt; Packet Timer has an interrupt. Which rings can</span>
<a name="l06427"></a>06427 <span class="comment">                                                         be found in SLI_PKT_TIME_INT. */</span>
<a name="l06428"></a>06428     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a30c701b813d640aef1d4c9f45740cfbd">pcnt</a>                         : 1;  <span class="comment">/**&lt; Packet Counter has an interrupt. Which rings can</span>
<a name="l06429"></a>06429 <span class="comment">                                                         be found in SLI_PKT_CNT_INT. */</span>
<a name="l06430"></a>06430     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7c389c3b275655bc23d28c9bb90a9bd8">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l06431"></a>06431     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a42a08a834a85b18adcf9c35bb3527160">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l06432"></a>06432 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l06433"></a>06433     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aadfe00c87fdcd9134f504d4a438f95f6">reserved_1_1</a>                 : 1;
<a name="l06434"></a>06434     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a4c62801f603ddae7410ee7961245a570">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer did not complete</span>
<a name="l06435"></a>06435 <span class="comment">                                                         within 0xffff core clocks. */</span>
<a name="l06436"></a>06436 <span class="preprocessor">#else</span>
<a name="l06437"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a4c62801f603ddae7410ee7961245a570">06437</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a4c62801f603ddae7410ee7961245a570">rml_to</a>                       : 1;
<a name="l06438"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aadfe00c87fdcd9134f504d4a438f95f6">06438</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aadfe00c87fdcd9134f504d4a438f95f6">reserved_1_1</a>                 : 1;
<a name="l06439"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a42a08a834a85b18adcf9c35bb3527160">06439</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a42a08a834a85b18adcf9c35bb3527160">bar0_to</a>                      : 1;
<a name="l06440"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7c389c3b275655bc23d28c9bb90a9bd8">06440</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7c389c3b275655bc23d28c9bb90a9bd8">iob2big</a>                      : 1;
<a name="l06441"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a30c701b813d640aef1d4c9f45740cfbd">06441</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a30c701b813d640aef1d4c9f45740cfbd">pcnt</a>                         : 1;
<a name="l06442"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#acdaf0481c50bf2fe9d101e8733eadb07">06442</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#acdaf0481c50bf2fe9d101e8733eadb07">ptime</a>                        : 1;
<a name="l06443"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a2e3a0b642ef94574d9f60325c451580a">06443</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a2e3a0b642ef94574d9f60325c451580a">reserved_6_6</a>                 : 1;
<a name="l06444"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aef813df61416d2538bdd3e3874dce54e">06444</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aef813df61416d2538bdd3e3874dce54e">mio_int3</a>                     : 1;
<a name="l06445"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a9f3c6f86cd6345a67b05ee8aee82d279">06445</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a9f3c6f86cd6345a67b05ee8aee82d279">m0_up_b0</a>                     : 1;
<a name="l06446"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#af856766d651b753ad2a217c69ab8d20a">06446</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#af856766d651b753ad2a217c69ab8d20a">m0_up_wi</a>                     : 1;
<a name="l06447"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8d61f9f2915782b6971e3f742fb319d7">06447</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8d61f9f2915782b6971e3f742fb319d7">m0_un_b0</a>                     : 1;
<a name="l06448"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a81f7ea80abd40df08ef385070123e177">06448</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a81f7ea80abd40df08ef385070123e177">m0_un_wi</a>                     : 1;
<a name="l06449"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a47ca22ec758b6ea61a96e8565f2c0e7a">06449</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a47ca22ec758b6ea61a96e8565f2c0e7a">m1_up_b0</a>                     : 1;
<a name="l06450"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a0c23c99ee8dbdb9293c009fbc9762562">06450</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a0c23c99ee8dbdb9293c009fbc9762562">m1_up_wi</a>                     : 1;
<a name="l06451"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8a7878b3207383f088eb923ace8a1f9d">06451</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8a7878b3207383f088eb923ace8a1f9d">m1_un_b0</a>                     : 1;
<a name="l06452"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a04d36a1c927124611c796c9999ff2d19">06452</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a04d36a1c927124611c796c9999ff2d19">m1_un_wi</a>                     : 1;
<a name="l06453"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a9b0521f2ef45361906d3756ec54cd778">06453</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a9b0521f2ef45361906d3756ec54cd778">mio_int0</a>                     : 1;
<a name="l06454"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a533d005109bbb568a05f8e952163e77f">06454</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a533d005109bbb568a05f8e952163e77f">mio_int1</a>                     : 1;
<a name="l06455"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8e7344f9effc9f6324f481a5e97c1202">06455</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8e7344f9effc9f6324f481a5e97c1202">mac0_int</a>                     : 1;
<a name="l06456"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a459db099008660df9cb8cbda39499051">06456</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a459db099008660df9cb8cbda39499051">mac1_int</a>                     : 1;
<a name="l06457"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#ad2e0e5a0f7b69f7e27aac1303c86f3f5">06457</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#ad2e0e5a0f7b69f7e27aac1303c86f3f5">m2_up_b0</a>                     : 1;
<a name="l06458"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6a2050aaa025f16cd87e2144dc214599">06458</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6a2050aaa025f16cd87e2144dc214599">m2_up_wi</a>                     : 1;
<a name="l06459"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#ad3b77c817bacaba0ea7a537daebb4293">06459</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#ad3b77c817bacaba0ea7a537daebb4293">m2_un_b0</a>                     : 1;
<a name="l06460"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a64f15f2b5dce746a59ba8063fe43cba7">06460</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a64f15f2b5dce746a59ba8063fe43cba7">m2_un_wi</a>                     : 1;
<a name="l06461"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6967ba2be97695abd664f20f5cecc94f">06461</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6967ba2be97695abd664f20f5cecc94f">m3_up_b0</a>                     : 1;
<a name="l06462"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a59b9c5b6f6fbcc9ebca2faa1281fd4f4">06462</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a59b9c5b6f6fbcc9ebca2faa1281fd4f4">m3_up_wi</a>                     : 1;
<a name="l06463"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a93b3e49d147bc51d409e91166e9715ca">06463</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a93b3e49d147bc51d409e91166e9715ca">m3_un_b0</a>                     : 1;
<a name="l06464"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aa1cf67eef1a39a9198804c42d0a95422">06464</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aa1cf67eef1a39a9198804c42d0a95422">m3_un_wi</a>                     : 1;
<a name="l06465"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aaea97a4211e28de15c958f6e3c0f2a6b">06465</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aaea97a4211e28de15c958f6e3c0f2a6b">reserved_28_28</a>               : 1;
<a name="l06466"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a147b7d259015d262fc241c1f763c1129">06466</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a147b7d259015d262fc241c1f763c1129">mac2_int</a>                     : 1;
<a name="l06467"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a0bd868bc9735f5cfe7232ca0d1178941">06467</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a0bd868bc9735f5cfe7232ca0d1178941">reserved_30_31</a>               : 2;
<a name="l06468"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a537336cb40b8ae248ae29d04ad29bd82">06468</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a537336cb40b8ae248ae29d04ad29bd82">dmafi</a>                        : 2;
<a name="l06469"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a5d0084f98b9306240be8a2a529ee1d92">06469</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a5d0084f98b9306240be8a2a529ee1d92">dcnt</a>                         : 2;
<a name="l06470"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a45bd082b3fc72f846eef2a7fcb96c240">06470</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a45bd082b3fc72f846eef2a7fcb96c240">dtime</a>                        : 2;
<a name="l06471"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7607f301049f7a926b5d1c3cd0cbd9ae">06471</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7607f301049f7a926b5d1c3cd0cbd9ae">reserved_38_47</a>               : 10;
<a name="l06472"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7a751c67e842d1003d153d2aefc3fcc7">06472</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a7a751c67e842d1003d153d2aefc3fcc7">pidbof</a>                       : 1;
<a name="l06473"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a66ffd44bc0d49e8b531ce6b70d3087fa">06473</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a66ffd44bc0d49e8b531ce6b70d3087fa">psldbof</a>                      : 1;
<a name="l06474"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8a47e44951af2d38c5ba5ca95624719c">06474</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a8a47e44951af2d38c5ba5ca95624719c">pout_err</a>                     : 1;
<a name="l06475"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aaf6e5764e52011324d9bc2d421747cfc">06475</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aaf6e5764e52011324d9bc2d421747cfc">pin_bp</a>                       : 1;
<a name="l06476"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a4295f69eb384b41c2c08c7e09b31f692">06476</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a4295f69eb384b41c2c08c7e09b31f692">pgl_err</a>                      : 1;
<a name="l06477"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#afc270bc2275b02cab3e2e45440203669">06477</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#afc270bc2275b02cab3e2e45440203669">pdi_err</a>                      : 1;
<a name="l06478"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6fb119d0b9e69e455d626e23a5f48ef8">06478</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a6fb119d0b9e69e455d626e23a5f48ef8">pop_err</a>                      : 1;
<a name="l06479"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a676c2ed9ef68f1be445904e756afa7e3">06479</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a676c2ed9ef68f1be445904e756afa7e3">pins_err</a>                     : 1;
<a name="l06480"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a126a6665e69c1be92f2a6b31a14adc7b">06480</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a126a6665e69c1be92f2a6b31a14adc7b">sprt0_err</a>                    : 1;
<a name="l06481"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a022e27553d19359a43a10054d4f17f07">06481</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a022e27553d19359a43a10054d4f17f07">sprt1_err</a>                    : 1;
<a name="l06482"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a88112966a7cbc65cbd88b5133b987987">06482</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a88112966a7cbc65cbd88b5133b987987">sprt2_err</a>                    : 1;
<a name="l06483"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#acd6c6c0637ed081ffa47f139f89103d4">06483</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#acd6c6c0637ed081ffa47f139f89103d4">sprt3_err</a>                    : 1;
<a name="l06484"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aa539426f3f9011613ac68908987c27b7">06484</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aa539426f3f9011613ac68908987c27b7">ill_pad</a>                      : 1;
<a name="l06485"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aef9cd22ee3e3d7601bc58a1dc822a101">06485</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#aef9cd22ee3e3d7601bc58a1dc822a101">pipe_err</a>                     : 1;
<a name="l06486"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a45628d02b637d022611e420addb8e122">06486</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__s.html#a45628d02b637d022611e420addb8e122">reserved_62_63</a>               : 2;
<a name="l06487"></a>06487 <span class="preprocessor">#endif</span>
<a name="l06488"></a>06488 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__sum.html#a23a750cbad5d65efbe28e4dc1aa8fd0a">s</a>;
<a name="l06489"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html">06489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html">cvmx_sli_int_sum_cn61xx</a> {
<a name="l06490"></a>06490 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06491"></a>06491 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a97da6b7b304ecc0bd38e1f8c14c5f64a">reserved_61_63</a>               : 3;
<a name="l06492"></a>06492     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a70142f7ec5732b85a6831f60d5598860">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Set when a BAR0 address R/W falls into theaddress</span>
<a name="l06493"></a>06493 <span class="comment">                                                         range of the Packet-CSR, but for an unused</span>
<a name="l06494"></a>06494 <span class="comment">                                                         address. */</span>
<a name="l06495"></a>06495     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ae432a0e43f8f6d4ff5e59b77ca8d1b6a">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06496"></a>06496     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a51983e10e4b2d30d51e7774c4306cc44">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06497"></a>06497     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#afabb2fd942b071b66759bb53157b3187">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 1</span>
<a name="l06498"></a>06498 <span class="comment">                                                         this bit is set. */</span>
<a name="l06499"></a>06499     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a06136373a09c1c694b23c43d77a9b679">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 0</span>
<a name="l06500"></a>06500 <span class="comment">                                                         this bit is set. */</span>
<a name="l06501"></a>06501     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a80af6e0423bf1495a19cc2d4733be3fd">pins_err</a>                     : 1;  <span class="comment">/**&lt; When a read error occurs on a packet instruction</span>
<a name="l06502"></a>06502 <span class="comment">                                                         this bit is set. */</span>
<a name="l06503"></a>06503     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad5ebf8582f2f2ad4fb230573c06e25f9">pop_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet scatter</span>
<a name="l06504"></a>06504 <span class="comment">                                                         pointer pair this bit is set. */</span>
<a name="l06505"></a>06505     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aacb7b065c0a504a6146001730f61ad9b">pdi_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet data read</span>
<a name="l06506"></a>06506 <span class="comment">                                                         this bit is set. */</span>
<a name="l06507"></a>06507     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad429b49314eb01b27f7736fcf56e2647">pgl_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet gather list</span>
<a name="l06508"></a>06508 <span class="comment">                                                         read this bit is set. */</span>
<a name="l06509"></a>06509     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ab80fb6f6bdf5fc4b8bee146d13b643f1">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet input count has exceeded the WMARK.</span>
<a name="l06510"></a>06510 <span class="comment">                                                         See SLI_PKT_IN_BP */</span>
<a name="l06511"></a>06511     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#abd924da24a7a8d1805d8a6cd7b8fb1bf">pout_err</a>                     : 1;  <span class="comment">/**&lt; Set when PKO sends packet data with the error bit</span>
<a name="l06512"></a>06512 <span class="comment">                                                         set. */</span>
<a name="l06513"></a>06513     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a36b9b05c2011e02461950094b039be0c">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell count overflowed. Which</span>
<a name="l06514"></a>06514 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PSLDBOF] */</span>
<a name="l06515"></a>06515     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a4cd20b27a3dd2735ecc3d4193436a9b7">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell count overflowed. Which</span>
<a name="l06516"></a>06516 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PIDBOF] */</span>
<a name="l06517"></a>06517     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2660849f5a50bcc2ba653f90120b41fa">reserved_38_47</a>               : 10;
<a name="l06518"></a>06518     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a9bc5d60e219671c4a85792bfb36ff629">dtime</a>                        : 2;  <span class="comment">/**&lt; Whenever SLI_DMAx_CNT[CNT] is not 0, the</span>
<a name="l06519"></a>06519 <span class="comment">                                                         SLI_DMAx_TIM[TIM] timer increments every SLI</span>
<a name="l06520"></a>06520 <span class="comment">                                                         clock.</span>
<a name="l06521"></a>06521 <span class="comment">                                                         DTIME[x] is set whenever SLI_DMAx_TIM[TIM] &gt;</span>
<a name="l06522"></a>06522 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[TIME].</span>
<a name="l06523"></a>06523 <span class="comment">                                                         DTIME[x] is normally cleared by clearing</span>
<a name="l06524"></a>06524 <span class="comment">                                                         SLI_DMAx_CNT[CNT] (which also clears</span>
<a name="l06525"></a>06525 <span class="comment">                                                         SLI_DMAx_TIM[TIM]). */</span>
<a name="l06526"></a>06526     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#af0b193f7d85cc7af57233f5ae9b1446d">dcnt</a>                         : 2;  <span class="comment">/**&lt; DCNT[x] is set whenever SLI_DMAx_CNT[CNT] &gt;</span>
<a name="l06527"></a>06527 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[CNT].</span>
<a name="l06528"></a>06528 <span class="comment">                                                         DCNT[x] is normally cleared by decreasing</span>
<a name="l06529"></a>06529 <span class="comment">                                                         SLI_DMAx_CNT[CNT]. */</span>
<a name="l06530"></a>06530     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a17b383fe85862646c42790173d4c1b90">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts. */</span>
<a name="l06531"></a>06531     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#af7c02313084874eb59c7648e5866b990">reserved_28_31</a>               : 4;
<a name="l06532"></a>06532     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a704b0b16444b475aa095120a7cc8f51d">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06533"></a>06533     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a7addedafaba0485b6ba6c8092421f925">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06534"></a>06534     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a3165197768d620293409e2b71c4ea15b">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06535"></a>06535     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a8631881150f09a929d0f74d6719b1ddf">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06536"></a>06536     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a47588467214061163ba52d8142f20c16">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06537"></a>06537     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#afec7221e8ea50f8c1d51b7199e0bacd5">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06538"></a>06538     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aa245b5735e6a4d606a81bd4b74a60d46">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06539"></a>06539     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#abea0522a420b74209de65ffbd091651b">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06540"></a>06540     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#addfef7ed12f93b955ab5d48d3963ac0d">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC1.</span>
<a name="l06541"></a>06541 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB_INT) */</span>
<a name="l06542"></a>06542     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a262f67b8e16064bf4e55beb0c46401e0">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC0.</span>
<a name="l06543"></a>06543 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB_INT) */</span>
<a name="l06544"></a>06544     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a53681922a133b587327e399042fe26ee">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 1.</span>
<a name="l06545"></a>06545 <span class="comment">                                                         See CIU_INT33_SUM0, CIU_INT_SUM1</span>
<a name="l06546"></a>06546 <span class="comment">                                                         (enabled by CIU_INT33_EN0, CIU_INT33_EN1) */</span>
<a name="l06547"></a>06547     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a31abe86ae91a3a8e65bbe533d2ed8b7e">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 0.</span>
<a name="l06548"></a>06548 <span class="comment">                                                         See CIU_INT32_SUM0, CIU_INT_SUM1</span>
<a name="l06549"></a>06549 <span class="comment">                                                         (enabled by CIU_INT32_EN0, CIU_INT32_EN1) */</span>
<a name="l06550"></a>06550     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ac6e7a3ff09f04cb9f1984fb1a2aa7aef">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06551"></a>06551 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06552"></a>06552 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06553"></a>06553     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a11b597063c896d44db206f5ff04e4e85">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 1.</span>
<a name="l06554"></a>06554 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06555"></a>06555 <span class="comment">                                                         disabeled. */</span>
<a name="l06556"></a>06556     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aa83d7b3838805b566b31f88afba376d5">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06557"></a>06557 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06558"></a>06558 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06559"></a>06559     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad252bac6d53a07dcd099bd11efaf8d16">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 1.</span>
<a name="l06560"></a>06560 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06561"></a>06561 <span class="comment">                                                         disabeled. */</span>
<a name="l06562"></a>06562     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a1f9307f4291145021d870de0dd34b66a">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06563"></a>06563 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06564"></a>06564 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06565"></a>06565     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a3e5413c5732be286b4258009e646148f">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 0.</span>
<a name="l06566"></a>06566 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06567"></a>06567 <span class="comment">                                                         disabeled. */</span>
<a name="l06568"></a>06568     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a44f93004aec34eb6b0d44babc6e03976">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06569"></a>06569 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06570"></a>06570 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06571"></a>06571     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2941550f8ceb3e6223ee91f31f4f9980">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 0.</span>
<a name="l06572"></a>06572 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06573"></a>06573 <span class="comment">                                                         disabeled. */</span>
<a name="l06574"></a>06574     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a6ed2b1d0ce1b221b2413c602e20b6042">reserved_6_7</a>                 : 2;
<a name="l06575"></a>06575     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a9e7596e61db0b8e99d618c931daacdc7">ptime</a>                        : 1;  <span class="comment">/**&lt; Packet Timer has an interrupt. Which rings can</span>
<a name="l06576"></a>06576 <span class="comment">                                                         be found in SLI_PKT_TIME_INT. */</span>
<a name="l06577"></a>06577     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a298dedef6bf35c496159629bdabc0865">pcnt</a>                         : 1;  <span class="comment">/**&lt; Packet Counter has an interrupt. Which rings can</span>
<a name="l06578"></a>06578 <span class="comment">                                                         be found in SLI_PKT_CNT_INT. */</span>
<a name="l06579"></a>06579     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a4cda062e20d6587852f4fff8dbce42ec">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l06580"></a>06580     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad6d9794596fd33fdbabb72c8082d246d">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l06581"></a>06581 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l06582"></a>06582     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a348b5a2aa3a895832f6fabdfed5292d8">reserved_1_1</a>                 : 1;
<a name="l06583"></a>06583     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2072c6dbca213e0948c7225409e0c290">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer did not complete</span>
<a name="l06584"></a>06584 <span class="comment">                                                         within 0xffff core clocks. */</span>
<a name="l06585"></a>06585 <span class="preprocessor">#else</span>
<a name="l06586"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2072c6dbca213e0948c7225409e0c290">06586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2072c6dbca213e0948c7225409e0c290">rml_to</a>                       : 1;
<a name="l06587"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a348b5a2aa3a895832f6fabdfed5292d8">06587</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a348b5a2aa3a895832f6fabdfed5292d8">reserved_1_1</a>                 : 1;
<a name="l06588"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad6d9794596fd33fdbabb72c8082d246d">06588</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad6d9794596fd33fdbabb72c8082d246d">bar0_to</a>                      : 1;
<a name="l06589"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a4cda062e20d6587852f4fff8dbce42ec">06589</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a4cda062e20d6587852f4fff8dbce42ec">iob2big</a>                      : 1;
<a name="l06590"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a298dedef6bf35c496159629bdabc0865">06590</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a298dedef6bf35c496159629bdabc0865">pcnt</a>                         : 1;
<a name="l06591"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a9e7596e61db0b8e99d618c931daacdc7">06591</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a9e7596e61db0b8e99d618c931daacdc7">ptime</a>                        : 1;
<a name="l06592"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a6ed2b1d0ce1b221b2413c602e20b6042">06592</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a6ed2b1d0ce1b221b2413c602e20b6042">reserved_6_7</a>                 : 2;
<a name="l06593"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2941550f8ceb3e6223ee91f31f4f9980">06593</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2941550f8ceb3e6223ee91f31f4f9980">m0_up_b0</a>                     : 1;
<a name="l06594"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a44f93004aec34eb6b0d44babc6e03976">06594</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a44f93004aec34eb6b0d44babc6e03976">m0_up_wi</a>                     : 1;
<a name="l06595"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a3e5413c5732be286b4258009e646148f">06595</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a3e5413c5732be286b4258009e646148f">m0_un_b0</a>                     : 1;
<a name="l06596"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a1f9307f4291145021d870de0dd34b66a">06596</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a1f9307f4291145021d870de0dd34b66a">m0_un_wi</a>                     : 1;
<a name="l06597"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad252bac6d53a07dcd099bd11efaf8d16">06597</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad252bac6d53a07dcd099bd11efaf8d16">m1_up_b0</a>                     : 1;
<a name="l06598"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aa83d7b3838805b566b31f88afba376d5">06598</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aa83d7b3838805b566b31f88afba376d5">m1_up_wi</a>                     : 1;
<a name="l06599"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a11b597063c896d44db206f5ff04e4e85">06599</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a11b597063c896d44db206f5ff04e4e85">m1_un_b0</a>                     : 1;
<a name="l06600"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ac6e7a3ff09f04cb9f1984fb1a2aa7aef">06600</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ac6e7a3ff09f04cb9f1984fb1a2aa7aef">m1_un_wi</a>                     : 1;
<a name="l06601"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a31abe86ae91a3a8e65bbe533d2ed8b7e">06601</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a31abe86ae91a3a8e65bbe533d2ed8b7e">mio_int0</a>                     : 1;
<a name="l06602"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a53681922a133b587327e399042fe26ee">06602</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a53681922a133b587327e399042fe26ee">mio_int1</a>                     : 1;
<a name="l06603"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a262f67b8e16064bf4e55beb0c46401e0">06603</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a262f67b8e16064bf4e55beb0c46401e0">mac0_int</a>                     : 1;
<a name="l06604"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#addfef7ed12f93b955ab5d48d3963ac0d">06604</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#addfef7ed12f93b955ab5d48d3963ac0d">mac1_int</a>                     : 1;
<a name="l06605"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#abea0522a420b74209de65ffbd091651b">06605</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#abea0522a420b74209de65ffbd091651b">m2_up_b0</a>                     : 1;
<a name="l06606"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aa245b5735e6a4d606a81bd4b74a60d46">06606</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aa245b5735e6a4d606a81bd4b74a60d46">m2_up_wi</a>                     : 1;
<a name="l06607"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#afec7221e8ea50f8c1d51b7199e0bacd5">06607</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#afec7221e8ea50f8c1d51b7199e0bacd5">m2_un_b0</a>                     : 1;
<a name="l06608"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a47588467214061163ba52d8142f20c16">06608</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a47588467214061163ba52d8142f20c16">m2_un_wi</a>                     : 1;
<a name="l06609"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a8631881150f09a929d0f74d6719b1ddf">06609</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a8631881150f09a929d0f74d6719b1ddf">m3_up_b0</a>                     : 1;
<a name="l06610"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a3165197768d620293409e2b71c4ea15b">06610</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a3165197768d620293409e2b71c4ea15b">m3_up_wi</a>                     : 1;
<a name="l06611"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a7addedafaba0485b6ba6c8092421f925">06611</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a7addedafaba0485b6ba6c8092421f925">m3_un_b0</a>                     : 1;
<a name="l06612"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a704b0b16444b475aa095120a7cc8f51d">06612</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a704b0b16444b475aa095120a7cc8f51d">m3_un_wi</a>                     : 1;
<a name="l06613"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#af7c02313084874eb59c7648e5866b990">06613</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#af7c02313084874eb59c7648e5866b990">reserved_28_31</a>               : 4;
<a name="l06614"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a17b383fe85862646c42790173d4c1b90">06614</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a17b383fe85862646c42790173d4c1b90">dmafi</a>                        : 2;
<a name="l06615"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#af0b193f7d85cc7af57233f5ae9b1446d">06615</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#af0b193f7d85cc7af57233f5ae9b1446d">dcnt</a>                         : 2;
<a name="l06616"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a9bc5d60e219671c4a85792bfb36ff629">06616</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a9bc5d60e219671c4a85792bfb36ff629">dtime</a>                        : 2;
<a name="l06617"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2660849f5a50bcc2ba653f90120b41fa">06617</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a2660849f5a50bcc2ba653f90120b41fa">reserved_38_47</a>               : 10;
<a name="l06618"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a4cd20b27a3dd2735ecc3d4193436a9b7">06618</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a4cd20b27a3dd2735ecc3d4193436a9b7">pidbof</a>                       : 1;
<a name="l06619"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a36b9b05c2011e02461950094b039be0c">06619</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a36b9b05c2011e02461950094b039be0c">psldbof</a>                      : 1;
<a name="l06620"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#abd924da24a7a8d1805d8a6cd7b8fb1bf">06620</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#abd924da24a7a8d1805d8a6cd7b8fb1bf">pout_err</a>                     : 1;
<a name="l06621"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ab80fb6f6bdf5fc4b8bee146d13b643f1">06621</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ab80fb6f6bdf5fc4b8bee146d13b643f1">pin_bp</a>                       : 1;
<a name="l06622"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad429b49314eb01b27f7736fcf56e2647">06622</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad429b49314eb01b27f7736fcf56e2647">pgl_err</a>                      : 1;
<a name="l06623"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aacb7b065c0a504a6146001730f61ad9b">06623</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#aacb7b065c0a504a6146001730f61ad9b">pdi_err</a>                      : 1;
<a name="l06624"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad5ebf8582f2f2ad4fb230573c06e25f9">06624</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ad5ebf8582f2f2ad4fb230573c06e25f9">pop_err</a>                      : 1;
<a name="l06625"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a80af6e0423bf1495a19cc2d4733be3fd">06625</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a80af6e0423bf1495a19cc2d4733be3fd">pins_err</a>                     : 1;
<a name="l06626"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a06136373a09c1c694b23c43d77a9b679">06626</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a06136373a09c1c694b23c43d77a9b679">sprt0_err</a>                    : 1;
<a name="l06627"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#afabb2fd942b071b66759bb53157b3187">06627</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#afabb2fd942b071b66759bb53157b3187">sprt1_err</a>                    : 1;
<a name="l06628"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a51983e10e4b2d30d51e7774c4306cc44">06628</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a51983e10e4b2d30d51e7774c4306cc44">sprt2_err</a>                    : 1;
<a name="l06629"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ae432a0e43f8f6d4ff5e59b77ca8d1b6a">06629</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#ae432a0e43f8f6d4ff5e59b77ca8d1b6a">sprt3_err</a>                    : 1;
<a name="l06630"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a70142f7ec5732b85a6831f60d5598860">06630</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a70142f7ec5732b85a6831f60d5598860">ill_pad</a>                      : 1;
<a name="l06631"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a97da6b7b304ecc0bd38e1f8c14c5f64a">06631</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html#a97da6b7b304ecc0bd38e1f8c14c5f64a">reserved_61_63</a>               : 3;
<a name="l06632"></a>06632 <span class="preprocessor">#endif</span>
<a name="l06633"></a>06633 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__sum.html#a4a8846da49f074f822a0650d2d7363c2">cn61xx</a>;
<a name="l06634"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html">06634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html">cvmx_sli_int_sum_cn63xx</a> {
<a name="l06635"></a>06635 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06636"></a>06636 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a4d8cb0cda766b78fdd209028bd893aeb">reserved_61_63</a>               : 3;
<a name="l06637"></a>06637     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a432b402ae76a961f885ee37324a71fab">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Set when a BAR0 address R/W falls into theaddress</span>
<a name="l06638"></a>06638 <span class="comment">                                                         range of the Packet-CSR, but for an unused</span>
<a name="l06639"></a>06639 <span class="comment">                                                         address. */</span>
<a name="l06640"></a>06640     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a2368bbaca7f874a4725d645adcd494bd">reserved_58_59</a>               : 2;
<a name="l06641"></a>06641     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ae70a9de10dc27b2d89fb8b6db9594cf3">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 1</span>
<a name="l06642"></a>06642 <span class="comment">                                                         this bit is set. */</span>
<a name="l06643"></a>06643     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#af483e942f0e48d2a8580ff5e42e70ba7">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 0</span>
<a name="l06644"></a>06644 <span class="comment">                                                         this bit is set. */</span>
<a name="l06645"></a>06645     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aec0274e9ed104fe073241667704fdfaa">pins_err</a>                     : 1;  <span class="comment">/**&lt; When a read error occurs on a packet instruction</span>
<a name="l06646"></a>06646 <span class="comment">                                                         this bit is set. */</span>
<a name="l06647"></a>06647     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#adc60ac70907e22708de41b3f8a2f0e92">pop_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet scatter</span>
<a name="l06648"></a>06648 <span class="comment">                                                         pointer pair this bit is set. */</span>
<a name="l06649"></a>06649     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#acf2b01c4392f3d57c3c01e0029aa6f52">pdi_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet data read</span>
<a name="l06650"></a>06650 <span class="comment">                                                         this bit is set. */</span>
<a name="l06651"></a>06651     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#abaf334f714a31e53bae59b256c24b431">pgl_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet gather list</span>
<a name="l06652"></a>06652 <span class="comment">                                                         read this bit is set. */</span>
<a name="l06653"></a>06653     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#afa7889bd877b7e1728c1c6722cc4de34">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet input count has exceeded the WMARK.</span>
<a name="l06654"></a>06654 <span class="comment">                                                         See SLI_PKT_IN_BP */</span>
<a name="l06655"></a>06655     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a84ee5635529fe2724f2ef6b3173009c6">pout_err</a>                     : 1;  <span class="comment">/**&lt; Set when PKO sends packet data with the error bit</span>
<a name="l06656"></a>06656 <span class="comment">                                                         set. */</span>
<a name="l06657"></a>06657     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ac0c8b14dd6187b21c15e7888d7f99994">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell count overflowed. Which</span>
<a name="l06658"></a>06658 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PSLDBOF] */</span>
<a name="l06659"></a>06659     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a2993ae0b41ab29ed5443b1fa62c6acc4">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell count overflowed. Which</span>
<a name="l06660"></a>06660 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PIDBOF] */</span>
<a name="l06661"></a>06661     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6201809a598e238699f103f3f1e5ab5d">reserved_38_47</a>               : 10;
<a name="l06662"></a>06662     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a4548faf1e23a102303fa10c825254989">dtime</a>                        : 2;  <span class="comment">/**&lt; Whenever SLI_DMAx_CNT[CNT] is not 0, the</span>
<a name="l06663"></a>06663 <span class="comment">                                                         SLI_DMAx_TIM[TIM] timer increments every SLI</span>
<a name="l06664"></a>06664 <span class="comment">                                                         clock.</span>
<a name="l06665"></a>06665 <span class="comment">                                                         DTIME[x] is set whenever SLI_DMAx_TIM[TIM] &gt;</span>
<a name="l06666"></a>06666 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[TIME].</span>
<a name="l06667"></a>06667 <span class="comment">                                                         DTIME[x] is normally cleared by clearing</span>
<a name="l06668"></a>06668 <span class="comment">                                                         SLI_DMAx_CNT[CNT] (which also clears</span>
<a name="l06669"></a>06669 <span class="comment">                                                         SLI_DMAx_TIM[TIM]). */</span>
<a name="l06670"></a>06670     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ae1a8ab83584c15573b01b7c8f758ec59">dcnt</a>                         : 2;  <span class="comment">/**&lt; DCNT[x] is set whenever SLI_DMAx_CNT[CNT] &gt;</span>
<a name="l06671"></a>06671 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[CNT].</span>
<a name="l06672"></a>06672 <span class="comment">                                                         DCNT[x] is normally cleared by decreasing</span>
<a name="l06673"></a>06673 <span class="comment">                                                         SLI_DMAx_CNT[CNT]. */</span>
<a name="l06674"></a>06674     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a7ee999f75439cf8b691d87bb989e4f53">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts. */</span>
<a name="l06675"></a>06675     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a5ff7db9ac80a9011053443231ed258e7">reserved_20_31</a>               : 12;
<a name="l06676"></a>06676     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aabf58a9926c0344c4de8fb10bc58742b">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC1.</span>
<a name="l06677"></a>06677 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB_INT) */</span>
<a name="l06678"></a>06678     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#af220bc66c18ca2f87e1b881db004b03f">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC0.</span>
<a name="l06679"></a>06679 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB_INT) */</span>
<a name="l06680"></a>06680     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6055068f16483ea1f9cb8599dc64411a">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 1.</span>
<a name="l06681"></a>06681 <span class="comment">                                                         See CIU_INT33_SUM0, CIU_INT_SUM1</span>
<a name="l06682"></a>06682 <span class="comment">                                                         (enabled by CIU_INT33_EN0, CIU_INT33_EN1) */</span>
<a name="l06683"></a>06683     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a8367f1d6861a5c9eb6fdf227afdc6a5c">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 0.</span>
<a name="l06684"></a>06684 <span class="comment">                                                         See CIU_INT32_SUM0, CIU_INT_SUM1</span>
<a name="l06685"></a>06685 <span class="comment">                                                         (enabled by CIU_INT32_EN0, CIU_INT32_EN1) */</span>
<a name="l06686"></a>06686     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a91d2c02b7273159d510e02f2e3cf0ca0">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06687"></a>06687 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06688"></a>06688 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06689"></a>06689     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a7d3297377f934df1025662c4c3533408">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 1.</span>
<a name="l06690"></a>06690 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06691"></a>06691 <span class="comment">                                                         disabeled. */</span>
<a name="l06692"></a>06692     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ad285f69de2da75a19fa82f14367ac93c">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06693"></a>06693 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06694"></a>06694 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06695"></a>06695     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a779da2da7540b9d308541467bac89768">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 1.</span>
<a name="l06696"></a>06696 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06697"></a>06697 <span class="comment">                                                         disabeled. */</span>
<a name="l06698"></a>06698     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ad4fd89b28c606c02e0ce36332e8e74ac">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06699"></a>06699 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06700"></a>06700 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06701"></a>06701     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6e11f1dced16fd60baedce9ec420b386">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 0.</span>
<a name="l06702"></a>06702 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06703"></a>06703 <span class="comment">                                                         disabeled. */</span>
<a name="l06704"></a>06704     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a9bc5bb92d453ac87c95d76bad9b5a07c">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06705"></a>06705 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06706"></a>06706 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06707"></a>06707     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a741737d5597fb465d4feca326926249d">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 0.</span>
<a name="l06708"></a>06708 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06709"></a>06709 <span class="comment">                                                         disabeled. */</span>
<a name="l06710"></a>06710     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a03a4bc6d9d291d6aef8710df7f2d35b5">reserved_6_7</a>                 : 2;
<a name="l06711"></a>06711     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aef637bb0d895f1fbfb26a2cb152fc0c0">ptime</a>                        : 1;  <span class="comment">/**&lt; Packet Timer has an interrupt. Which rings can</span>
<a name="l06712"></a>06712 <span class="comment">                                                         be found in SLI_PKT_TIME_INT. */</span>
<a name="l06713"></a>06713     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a8249a79c01e8b90a7df6706ac89fe005">pcnt</a>                         : 1;  <span class="comment">/**&lt; Packet Counter has an interrupt. Which rings can</span>
<a name="l06714"></a>06714 <span class="comment">                                                         be found in SLI_PKT_CNT_INT. */</span>
<a name="l06715"></a>06715     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a536a5161a9d027cc8749b2836db6c0a2">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l06716"></a>06716     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ab64a631d3b2c6ff1bd7fae8861b77a31">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l06717"></a>06717 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l06718"></a>06718     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a3072c0bf807bd68aebad0657e135e4a3">reserved_1_1</a>                 : 1;
<a name="l06719"></a>06719     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a9e36c19eeb838883907e52d561b8c723">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer did not complete</span>
<a name="l06720"></a>06720 <span class="comment">                                                         within 0xffff core clocks. */</span>
<a name="l06721"></a>06721 <span class="preprocessor">#else</span>
<a name="l06722"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a9e36c19eeb838883907e52d561b8c723">06722</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a9e36c19eeb838883907e52d561b8c723">rml_to</a>                       : 1;
<a name="l06723"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a3072c0bf807bd68aebad0657e135e4a3">06723</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a3072c0bf807bd68aebad0657e135e4a3">reserved_1_1</a>                 : 1;
<a name="l06724"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ab64a631d3b2c6ff1bd7fae8861b77a31">06724</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ab64a631d3b2c6ff1bd7fae8861b77a31">bar0_to</a>                      : 1;
<a name="l06725"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a536a5161a9d027cc8749b2836db6c0a2">06725</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a536a5161a9d027cc8749b2836db6c0a2">iob2big</a>                      : 1;
<a name="l06726"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a8249a79c01e8b90a7df6706ac89fe005">06726</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a8249a79c01e8b90a7df6706ac89fe005">pcnt</a>                         : 1;
<a name="l06727"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aef637bb0d895f1fbfb26a2cb152fc0c0">06727</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aef637bb0d895f1fbfb26a2cb152fc0c0">ptime</a>                        : 1;
<a name="l06728"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a03a4bc6d9d291d6aef8710df7f2d35b5">06728</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a03a4bc6d9d291d6aef8710df7f2d35b5">reserved_6_7</a>                 : 2;
<a name="l06729"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a741737d5597fb465d4feca326926249d">06729</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a741737d5597fb465d4feca326926249d">m0_up_b0</a>                     : 1;
<a name="l06730"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a9bc5bb92d453ac87c95d76bad9b5a07c">06730</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a9bc5bb92d453ac87c95d76bad9b5a07c">m0_up_wi</a>                     : 1;
<a name="l06731"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6e11f1dced16fd60baedce9ec420b386">06731</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6e11f1dced16fd60baedce9ec420b386">m0_un_b0</a>                     : 1;
<a name="l06732"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ad4fd89b28c606c02e0ce36332e8e74ac">06732</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ad4fd89b28c606c02e0ce36332e8e74ac">m0_un_wi</a>                     : 1;
<a name="l06733"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a779da2da7540b9d308541467bac89768">06733</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a779da2da7540b9d308541467bac89768">m1_up_b0</a>                     : 1;
<a name="l06734"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ad285f69de2da75a19fa82f14367ac93c">06734</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ad285f69de2da75a19fa82f14367ac93c">m1_up_wi</a>                     : 1;
<a name="l06735"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a7d3297377f934df1025662c4c3533408">06735</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a7d3297377f934df1025662c4c3533408">m1_un_b0</a>                     : 1;
<a name="l06736"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a91d2c02b7273159d510e02f2e3cf0ca0">06736</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a91d2c02b7273159d510e02f2e3cf0ca0">m1_un_wi</a>                     : 1;
<a name="l06737"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a8367f1d6861a5c9eb6fdf227afdc6a5c">06737</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a8367f1d6861a5c9eb6fdf227afdc6a5c">mio_int0</a>                     : 1;
<a name="l06738"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6055068f16483ea1f9cb8599dc64411a">06738</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6055068f16483ea1f9cb8599dc64411a">mio_int1</a>                     : 1;
<a name="l06739"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#af220bc66c18ca2f87e1b881db004b03f">06739</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#af220bc66c18ca2f87e1b881db004b03f">mac0_int</a>                     : 1;
<a name="l06740"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aabf58a9926c0344c4de8fb10bc58742b">06740</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aabf58a9926c0344c4de8fb10bc58742b">mac1_int</a>                     : 1;
<a name="l06741"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a5ff7db9ac80a9011053443231ed258e7">06741</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a5ff7db9ac80a9011053443231ed258e7">reserved_20_31</a>               : 12;
<a name="l06742"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a7ee999f75439cf8b691d87bb989e4f53">06742</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a7ee999f75439cf8b691d87bb989e4f53">dmafi</a>                        : 2;
<a name="l06743"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ae1a8ab83584c15573b01b7c8f758ec59">06743</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ae1a8ab83584c15573b01b7c8f758ec59">dcnt</a>                         : 2;
<a name="l06744"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a4548faf1e23a102303fa10c825254989">06744</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a4548faf1e23a102303fa10c825254989">dtime</a>                        : 2;
<a name="l06745"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6201809a598e238699f103f3f1e5ab5d">06745</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a6201809a598e238699f103f3f1e5ab5d">reserved_38_47</a>               : 10;
<a name="l06746"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a2993ae0b41ab29ed5443b1fa62c6acc4">06746</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a2993ae0b41ab29ed5443b1fa62c6acc4">pidbof</a>                       : 1;
<a name="l06747"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ac0c8b14dd6187b21c15e7888d7f99994">06747</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ac0c8b14dd6187b21c15e7888d7f99994">psldbof</a>                      : 1;
<a name="l06748"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a84ee5635529fe2724f2ef6b3173009c6">06748</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a84ee5635529fe2724f2ef6b3173009c6">pout_err</a>                     : 1;
<a name="l06749"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#afa7889bd877b7e1728c1c6722cc4de34">06749</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#afa7889bd877b7e1728c1c6722cc4de34">pin_bp</a>                       : 1;
<a name="l06750"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#abaf334f714a31e53bae59b256c24b431">06750</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#abaf334f714a31e53bae59b256c24b431">pgl_err</a>                      : 1;
<a name="l06751"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#acf2b01c4392f3d57c3c01e0029aa6f52">06751</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#acf2b01c4392f3d57c3c01e0029aa6f52">pdi_err</a>                      : 1;
<a name="l06752"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#adc60ac70907e22708de41b3f8a2f0e92">06752</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#adc60ac70907e22708de41b3f8a2f0e92">pop_err</a>                      : 1;
<a name="l06753"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aec0274e9ed104fe073241667704fdfaa">06753</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#aec0274e9ed104fe073241667704fdfaa">pins_err</a>                     : 1;
<a name="l06754"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#af483e942f0e48d2a8580ff5e42e70ba7">06754</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#af483e942f0e48d2a8580ff5e42e70ba7">sprt0_err</a>                    : 1;
<a name="l06755"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ae70a9de10dc27b2d89fb8b6db9594cf3">06755</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#ae70a9de10dc27b2d89fb8b6db9594cf3">sprt1_err</a>                    : 1;
<a name="l06756"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a2368bbaca7f874a4725d645adcd494bd">06756</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a2368bbaca7f874a4725d645adcd494bd">reserved_58_59</a>               : 2;
<a name="l06757"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a432b402ae76a961f885ee37324a71fab">06757</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a432b402ae76a961f885ee37324a71fab">ill_pad</a>                      : 1;
<a name="l06758"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a4d8cb0cda766b78fdd209028bd893aeb">06758</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html#a4d8cb0cda766b78fdd209028bd893aeb">reserved_61_63</a>               : 3;
<a name="l06759"></a>06759 <span class="preprocessor">#endif</span>
<a name="l06760"></a>06760 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__sum.html#a809713c1e39ea8d86ce8ec8f5da1a84c">cn63xx</a>;
<a name="l06761"></a><a class="code" href="unioncvmx__sli__int__sum.html#a89a3c864db723f9fe5f7959c87bece46">06761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn63xx.html">cvmx_sli_int_sum_cn63xx</a>        <a class="code" href="unioncvmx__sli__int__sum.html#a89a3c864db723f9fe5f7959c87bece46">cn63xxp1</a>;
<a name="l06762"></a><a class="code" href="unioncvmx__sli__int__sum.html#aa6a7b8d8cfa597e037f090ce623f96f9">06762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html">cvmx_sli_int_sum_cn61xx</a>        <a class="code" href="unioncvmx__sli__int__sum.html#aa6a7b8d8cfa597e037f090ce623f96f9">cn66xx</a>;
<a name="l06763"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html">06763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html">cvmx_sli_int_sum_cn68xx</a> {
<a name="l06764"></a>06764 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06765"></a>06765 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab212044459d065234d1d0200c8816de6">reserved_62_63</a>               : 2;
<a name="l06766"></a>06766     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a0b077d7d9da59450cce35c0aa06df824">pipe_err</a>                     : 1;  <span class="comment">/**&lt; Set when a PIPE value outside range is received. */</span>
<a name="l06767"></a>06767     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a4e7b8e48fe81bef511621b4fe049238a">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Set when a BAR0 address R/W falls into theaddress</span>
<a name="l06768"></a>06768 <span class="comment">                                                         range of the Packet-CSR, but for an unused</span>
<a name="l06769"></a>06769 <span class="comment">                                                         address. */</span>
<a name="l06770"></a>06770     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3de7689c87b130a9ddb84658dccc2341">reserved_58_59</a>               : 2;
<a name="l06771"></a>06771     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab99c752ddaae48f60da62646538a1203">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 1</span>
<a name="l06772"></a>06772 <span class="comment">                                                         this bit is set. */</span>
<a name="l06773"></a>06773     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ac43a822489d04772f7cf56cdbd3f0356">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 0</span>
<a name="l06774"></a>06774 <span class="comment">                                                         this bit is set. */</span>
<a name="l06775"></a>06775     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a4a81bc6b6771240bd8703ae115b6152c">pins_err</a>                     : 1;  <span class="comment">/**&lt; When a read error occurs on a packet instruction</span>
<a name="l06776"></a>06776 <span class="comment">                                                         this bit is set. */</span>
<a name="l06777"></a>06777     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a1e2f482e3bbe41db80c085c70debab94">pop_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet scatter</span>
<a name="l06778"></a>06778 <span class="comment">                                                         pointer pair this bit is set. */</span>
<a name="l06779"></a>06779     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a97f5fe306763fd3f104c5b55101e4f22">pdi_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet data read</span>
<a name="l06780"></a>06780 <span class="comment">                                                         this bit is set. */</span>
<a name="l06781"></a>06781     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a7a0854c490bda8df4c511e1cf9afcee4">pgl_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet gather list</span>
<a name="l06782"></a>06782 <span class="comment">                                                         read this bit is set. */</span>
<a name="l06783"></a>06783     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#af990115e6705c3d3a34a2f10f1c7bc47">reserved_51_51</a>               : 1;
<a name="l06784"></a>06784     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a55d029d646cb4db56010b7dbfeb19fd7">pout_err</a>                     : 1;  <span class="comment">/**&lt; Set when PKO sends packet data with the error bit</span>
<a name="l06785"></a>06785 <span class="comment">                                                         set. */</span>
<a name="l06786"></a>06786     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab1f9daf57d03e7865781d80f14c0235d">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell count overflowed. Which</span>
<a name="l06787"></a>06787 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PSLDBOF] */</span>
<a name="l06788"></a>06788     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a44bc0891b389471b586fffe58d55a604">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell count overflowed. Which</span>
<a name="l06789"></a>06789 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PIDBOF] */</span>
<a name="l06790"></a>06790     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a25356e310f1fc282c302ce3adf575a18">reserved_38_47</a>               : 10;
<a name="l06791"></a>06791     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a64f74b2e4efb899b056f50b2f974ed77">dtime</a>                        : 2;  <span class="comment">/**&lt; Whenever SLI_DMAx_CNT[CNT] is not 0, the</span>
<a name="l06792"></a>06792 <span class="comment">                                                         SLI_DMAx_TIM[TIM] timer increments every SLI</span>
<a name="l06793"></a>06793 <span class="comment">                                                         clock.</span>
<a name="l06794"></a>06794 <span class="comment">                                                         DTIME[x] is set whenever SLI_DMAx_TIM[TIM] &gt;</span>
<a name="l06795"></a>06795 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[TIME].</span>
<a name="l06796"></a>06796 <span class="comment">                                                         DTIME[x] is normally cleared by clearing</span>
<a name="l06797"></a>06797 <span class="comment">                                                         SLI_DMAx_CNT[CNT] (which also clears</span>
<a name="l06798"></a>06798 <span class="comment">                                                         SLI_DMAx_TIM[TIM]). */</span>
<a name="l06799"></a>06799     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a662e475744b5569aa5e33bd9a6ad1e5a">dcnt</a>                         : 2;  <span class="comment">/**&lt; DCNT[x] is set whenever SLI_DMAx_CNT[CNT] &gt;</span>
<a name="l06800"></a>06800 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[CNT].</span>
<a name="l06801"></a>06801 <span class="comment">                                                         DCNT[x] is normally cleared by decreasing</span>
<a name="l06802"></a>06802 <span class="comment">                                                         SLI_DMAx_CNT[CNT]. */</span>
<a name="l06803"></a>06803     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a6202f8a006fd0f8d3109b27047fb8516">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts. */</span>
<a name="l06804"></a>06804     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aadbb685e81c236b12de7a663ab6dda6c">reserved_20_31</a>               : 12;
<a name="l06805"></a>06805     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a66a0d6a721fb7e10de2871b81e1abe2e">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC1.</span>
<a name="l06806"></a>06806 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB_INT) */</span>
<a name="l06807"></a>06807     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aaf2ccb9281650cb9ed8fcc83a332fd2d">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC0.</span>
<a name="l06808"></a>06808 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB_INT) */</span>
<a name="l06809"></a>06809     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#afd53c96c37d6677f66e9b9cf8ac83e9e">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 1.</span>
<a name="l06810"></a>06810 <span class="comment">                                                         See CIU_INT33_SUM0, CIU_INT_SUM1</span>
<a name="l06811"></a>06811 <span class="comment">                                                         (enabled by CIU_INT33_EN0, CIU_INT33_EN1) */</span>
<a name="l06812"></a>06812     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a913fa6322934682973679a86dedcbcad">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 0.</span>
<a name="l06813"></a>06813 <span class="comment">                                                         See CIU_INT32_SUM0, CIU_INT_SUM1</span>
<a name="l06814"></a>06814 <span class="comment">                                                         (enabled by CIU_INT32_EN0, CIU_INT32_EN1) */</span>
<a name="l06815"></a>06815     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a10d6fca27251e207b13dbd305f5816d7">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06816"></a>06816 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06817"></a>06817 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06818"></a>06818     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ae863eb026b5fa9a13f70a2535fd7ed6b">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 1.</span>
<a name="l06819"></a>06819 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06820"></a>06820 <span class="comment">                                                         disabeled. */</span>
<a name="l06821"></a>06821     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aefc546b19c41cbc5deaa5f4d847bf56c">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06822"></a>06822 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06823"></a>06823 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06824"></a>06824     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a930a9390c2985c1bca28ea8f971d41e8">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 1.</span>
<a name="l06825"></a>06825 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06826"></a>06826 <span class="comment">                                                         disabeled. */</span>
<a name="l06827"></a>06827     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aecd599cef10a07bbd56d303c2434a914">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06828"></a>06828 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06829"></a>06829 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06830"></a>06830     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ae1435518756688efade07fcc60a5b754">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 0.</span>
<a name="l06831"></a>06831 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06832"></a>06832 <span class="comment">                                                         disabeled. */</span>
<a name="l06833"></a>06833     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3513a596373d48733ef7871314a40d82">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06834"></a>06834 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06835"></a>06835 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06836"></a>06836     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a6d062b7a903cd3022d3c2bbc35663b9d">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 0.</span>
<a name="l06837"></a>06837 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06838"></a>06838 <span class="comment">                                                         disabeled. */</span>
<a name="l06839"></a>06839     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a7b3cb8e317202544bdf5a75199387f7f">reserved_6_7</a>                 : 2;
<a name="l06840"></a>06840     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3414b9188870fdafcd9834160afb4b41">ptime</a>                        : 1;  <span class="comment">/**&lt; Packet Timer has an interrupt. Which rings can</span>
<a name="l06841"></a>06841 <span class="comment">                                                         be found in SLI_PKT_TIME_INT. */</span>
<a name="l06842"></a>06842     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a414a11b7d51b693c9ab9b57d70bac153">pcnt</a>                         : 1;  <span class="comment">/**&lt; Packet Counter has an interrupt. Which rings can</span>
<a name="l06843"></a>06843 <span class="comment">                                                         be found in SLI_PKT_CNT_INT. */</span>
<a name="l06844"></a>06844     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a47bf6af263f79e507331d5211db0afa5">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l06845"></a>06845     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a237b1b780388bfc2f273d16e0b175c63">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l06846"></a>06846 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l06847"></a>06847     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#acee0e282791de44642c23ad208a8285f">reserved_1_1</a>                 : 1;
<a name="l06848"></a>06848     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a5c267d6a84265d0f6cf439d2dabbd25f">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer did not complete</span>
<a name="l06849"></a>06849 <span class="comment">                                                         within 0xffff core clocks. */</span>
<a name="l06850"></a>06850 <span class="preprocessor">#else</span>
<a name="l06851"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a5c267d6a84265d0f6cf439d2dabbd25f">06851</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a5c267d6a84265d0f6cf439d2dabbd25f">rml_to</a>                       : 1;
<a name="l06852"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#acee0e282791de44642c23ad208a8285f">06852</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#acee0e282791de44642c23ad208a8285f">reserved_1_1</a>                 : 1;
<a name="l06853"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a237b1b780388bfc2f273d16e0b175c63">06853</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a237b1b780388bfc2f273d16e0b175c63">bar0_to</a>                      : 1;
<a name="l06854"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a47bf6af263f79e507331d5211db0afa5">06854</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a47bf6af263f79e507331d5211db0afa5">iob2big</a>                      : 1;
<a name="l06855"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a414a11b7d51b693c9ab9b57d70bac153">06855</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a414a11b7d51b693c9ab9b57d70bac153">pcnt</a>                         : 1;
<a name="l06856"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3414b9188870fdafcd9834160afb4b41">06856</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3414b9188870fdafcd9834160afb4b41">ptime</a>                        : 1;
<a name="l06857"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a7b3cb8e317202544bdf5a75199387f7f">06857</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a7b3cb8e317202544bdf5a75199387f7f">reserved_6_7</a>                 : 2;
<a name="l06858"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a6d062b7a903cd3022d3c2bbc35663b9d">06858</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a6d062b7a903cd3022d3c2bbc35663b9d">m0_up_b0</a>                     : 1;
<a name="l06859"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3513a596373d48733ef7871314a40d82">06859</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3513a596373d48733ef7871314a40d82">m0_up_wi</a>                     : 1;
<a name="l06860"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ae1435518756688efade07fcc60a5b754">06860</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ae1435518756688efade07fcc60a5b754">m0_un_b0</a>                     : 1;
<a name="l06861"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aecd599cef10a07bbd56d303c2434a914">06861</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aecd599cef10a07bbd56d303c2434a914">m0_un_wi</a>                     : 1;
<a name="l06862"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a930a9390c2985c1bca28ea8f971d41e8">06862</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a930a9390c2985c1bca28ea8f971d41e8">m1_up_b0</a>                     : 1;
<a name="l06863"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aefc546b19c41cbc5deaa5f4d847bf56c">06863</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aefc546b19c41cbc5deaa5f4d847bf56c">m1_up_wi</a>                     : 1;
<a name="l06864"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ae863eb026b5fa9a13f70a2535fd7ed6b">06864</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ae863eb026b5fa9a13f70a2535fd7ed6b">m1_un_b0</a>                     : 1;
<a name="l06865"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a10d6fca27251e207b13dbd305f5816d7">06865</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a10d6fca27251e207b13dbd305f5816d7">m1_un_wi</a>                     : 1;
<a name="l06866"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a913fa6322934682973679a86dedcbcad">06866</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a913fa6322934682973679a86dedcbcad">mio_int0</a>                     : 1;
<a name="l06867"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#afd53c96c37d6677f66e9b9cf8ac83e9e">06867</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#afd53c96c37d6677f66e9b9cf8ac83e9e">mio_int1</a>                     : 1;
<a name="l06868"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aaf2ccb9281650cb9ed8fcc83a332fd2d">06868</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aaf2ccb9281650cb9ed8fcc83a332fd2d">mac0_int</a>                     : 1;
<a name="l06869"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a66a0d6a721fb7e10de2871b81e1abe2e">06869</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a66a0d6a721fb7e10de2871b81e1abe2e">mac1_int</a>                     : 1;
<a name="l06870"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aadbb685e81c236b12de7a663ab6dda6c">06870</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#aadbb685e81c236b12de7a663ab6dda6c">reserved_20_31</a>               : 12;
<a name="l06871"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a6202f8a006fd0f8d3109b27047fb8516">06871</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a6202f8a006fd0f8d3109b27047fb8516">dmafi</a>                        : 2;
<a name="l06872"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a662e475744b5569aa5e33bd9a6ad1e5a">06872</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a662e475744b5569aa5e33bd9a6ad1e5a">dcnt</a>                         : 2;
<a name="l06873"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a64f74b2e4efb899b056f50b2f974ed77">06873</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a64f74b2e4efb899b056f50b2f974ed77">dtime</a>                        : 2;
<a name="l06874"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a25356e310f1fc282c302ce3adf575a18">06874</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a25356e310f1fc282c302ce3adf575a18">reserved_38_47</a>               : 10;
<a name="l06875"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a44bc0891b389471b586fffe58d55a604">06875</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a44bc0891b389471b586fffe58d55a604">pidbof</a>                       : 1;
<a name="l06876"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab1f9daf57d03e7865781d80f14c0235d">06876</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab1f9daf57d03e7865781d80f14c0235d">psldbof</a>                      : 1;
<a name="l06877"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a55d029d646cb4db56010b7dbfeb19fd7">06877</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a55d029d646cb4db56010b7dbfeb19fd7">pout_err</a>                     : 1;
<a name="l06878"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#af990115e6705c3d3a34a2f10f1c7bc47">06878</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#af990115e6705c3d3a34a2f10f1c7bc47">reserved_51_51</a>               : 1;
<a name="l06879"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a7a0854c490bda8df4c511e1cf9afcee4">06879</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a7a0854c490bda8df4c511e1cf9afcee4">pgl_err</a>                      : 1;
<a name="l06880"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a97f5fe306763fd3f104c5b55101e4f22">06880</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a97f5fe306763fd3f104c5b55101e4f22">pdi_err</a>                      : 1;
<a name="l06881"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a1e2f482e3bbe41db80c085c70debab94">06881</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a1e2f482e3bbe41db80c085c70debab94">pop_err</a>                      : 1;
<a name="l06882"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a4a81bc6b6771240bd8703ae115b6152c">06882</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a4a81bc6b6771240bd8703ae115b6152c">pins_err</a>                     : 1;
<a name="l06883"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ac43a822489d04772f7cf56cdbd3f0356">06883</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ac43a822489d04772f7cf56cdbd3f0356">sprt0_err</a>                    : 1;
<a name="l06884"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab99c752ddaae48f60da62646538a1203">06884</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab99c752ddaae48f60da62646538a1203">sprt1_err</a>                    : 1;
<a name="l06885"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3de7689c87b130a9ddb84658dccc2341">06885</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a3de7689c87b130a9ddb84658dccc2341">reserved_58_59</a>               : 2;
<a name="l06886"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a4e7b8e48fe81bef511621b4fe049238a">06886</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a4e7b8e48fe81bef511621b4fe049238a">ill_pad</a>                      : 1;
<a name="l06887"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a0b077d7d9da59450cce35c0aa06df824">06887</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#a0b077d7d9da59450cce35c0aa06df824">pipe_err</a>                     : 1;
<a name="l06888"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab212044459d065234d1d0200c8816de6">06888</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html#ab212044459d065234d1d0200c8816de6">reserved_62_63</a>               : 2;
<a name="l06889"></a>06889 <span class="preprocessor">#endif</span>
<a name="l06890"></a>06890 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__sum.html#a5c9e130d80720b0a5ef331632cbc1720">cn68xx</a>;
<a name="l06891"></a><a class="code" href="unioncvmx__sli__int__sum.html#afa9ea9c7eb7743970e95ce9794081b8c">06891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn68xx.html">cvmx_sli_int_sum_cn68xx</a>        <a class="code" href="unioncvmx__sli__int__sum.html#afa9ea9c7eb7743970e95ce9794081b8c">cn68xxp1</a>;
<a name="l06892"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html">06892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html">cvmx_sli_int_sum_cn70xx</a> {
<a name="l06893"></a>06893 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06894"></a>06894 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a87ecc7e6beab20dd5ae0e9cdd3d220e3">reserved_61_63</a>               : 3;
<a name="l06895"></a>06895     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a52d4141e81fc166e710f8707fa119853">ill_pad</a>                      : 1;  <span class="comment">/**&lt; Set when a BAR0 address R/W falls into theaddress</span>
<a name="l06896"></a>06896 <span class="comment">                                                         range of the Packet-CSR, but for an unused</span>
<a name="l06897"></a>06897 <span class="comment">                                                         address. */</span>
<a name="l06898"></a>06898     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a6413b344efd58336dc2f3e77a8b81329">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06899"></a>06899     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a6f685671dd4f81de1c700d373f050f48">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 2</span>
<a name="l06900"></a>06900 <span class="comment">                                                         this bit is set. */</span>
<a name="l06901"></a>06901     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a5055f82ce3d504ce2e2cbafba1b0b293">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 1</span>
<a name="l06902"></a>06902 <span class="comment">                                                         this bit is set. */</span>
<a name="l06903"></a>06903     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac5c5cca3a493901b1d505f5ff7d9b328">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; When an error response received on SLI port 0</span>
<a name="l06904"></a>06904 <span class="comment">                                                         this bit is set. */</span>
<a name="l06905"></a>06905     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3a884720159792797388f9898a627316">pins_err</a>                     : 1;  <span class="comment">/**&lt; When a read error occurs on a packet instruction</span>
<a name="l06906"></a>06906 <span class="comment">                                                         this bit is set. */</span>
<a name="l06907"></a>06907     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a60c9bc76adf5b453625105975abcca38">pop_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet scatter</span>
<a name="l06908"></a>06908 <span class="comment">                                                         pointer pair this bit is set. */</span>
<a name="l06909"></a>06909     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a43e11d1f60fc471013d2c6394b0a0899">pdi_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet data read</span>
<a name="l06910"></a>06910 <span class="comment">                                                         this bit is set. */</span>
<a name="l06911"></a>06911     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aac3e13aaf35dbc89b2eb8f2074895771">pgl_err</a>                      : 1;  <span class="comment">/**&lt; When a read error occurs on a packet gather list</span>
<a name="l06912"></a>06912 <span class="comment">                                                         read this bit is set. */</span>
<a name="l06913"></a>06913     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a72b13ff5674750c71648c374c222a2f8">pin_bp</a>                       : 1;  <span class="comment">/**&lt; Packet input count has exceeded the WMARK.</span>
<a name="l06914"></a>06914 <span class="comment">                                                         See SLI_PKT_IN_BP */</span>
<a name="l06915"></a>06915     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a42b32426a82b723f1a8d5f35eae1e0de">pout_err</a>                     : 1;  <span class="comment">/**&lt; Set when PKO sends packet data with the error bit</span>
<a name="l06916"></a>06916 <span class="comment">                                                         set. */</span>
<a name="l06917"></a>06917     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aa2d08dbbdd588f6f98c53a2d8cc53e6d">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet Scatterlist Doorbell count overflowed. Which</span>
<a name="l06918"></a>06918 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PSLDBOF] */</span>
<a name="l06919"></a>06919     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aea646b42b8961f8f5cc420ad3afc026c">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet Instruction Doorbell count overflowed. Which</span>
<a name="l06920"></a>06920 <span class="comment">                                                         doorbell can be found in DPI_PINT_INFO[PIDBOF] */</span>
<a name="l06921"></a>06921     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac70d108a57a80642198212d267786a79">reserved_38_47</a>               : 10;
<a name="l06922"></a>06922     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aceada0f7e4b780259e7b85e2cf41b4f9">dtime</a>                        : 2;  <span class="comment">/**&lt; Whenever SLI_DMAx_CNT[CNT] is not 0, the</span>
<a name="l06923"></a>06923 <span class="comment">                                                         SLI_DMAx_TIM[TIM] timer increments every SLI</span>
<a name="l06924"></a>06924 <span class="comment">                                                         clock.</span>
<a name="l06925"></a>06925 <span class="comment">                                                         DTIME[x] is set whenever SLI_DMAx_TIM[TIM] &gt;</span>
<a name="l06926"></a>06926 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[TIME].</span>
<a name="l06927"></a>06927 <span class="comment">                                                         DTIME[x] is normally cleared by clearing</span>
<a name="l06928"></a>06928 <span class="comment">                                                         SLI_DMAx_CNT[CNT] (which also clears</span>
<a name="l06929"></a>06929 <span class="comment">                                                         SLI_DMAx_TIM[TIM]). */</span>
<a name="l06930"></a>06930     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a9f9cde8b1ad145e2f30372548919a17c">dcnt</a>                         : 2;  <span class="comment">/**&lt; DCNT[x] is set whenever SLI_DMAx_CNT[CNT] &gt;</span>
<a name="l06931"></a>06931 <span class="comment">                                                         SLI_DMAx_INT_LEVEL[CNT].</span>
<a name="l06932"></a>06932 <span class="comment">                                                         DCNT[x] is normally cleared by decreasing</span>
<a name="l06933"></a>06933 <span class="comment">                                                         SLI_DMAx_CNT[CNT]. */</span>
<a name="l06934"></a>06934     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a5d3f765343975f984af45b59b9266d2e">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set Forced Interrupts. */</span>
<a name="l06935"></a>06935     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a8da0c3c43c5c0599b0c6e27e82d59bc3">reserved_30_31</a>               : 2;
<a name="l06936"></a>06936     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a612ae1e42ca9e01ddfe161c721573a90">mac2_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC2.</span>
<a name="l06937"></a>06937 <span class="comment">                                                         See PEM2_INT_SUM (enabled by PEM2_INT_ENB_INT) */</span>
<a name="l06938"></a>06938     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a090434ec9ff2ca612263871d28914ce2">mio_int2</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 2.</span>
<a name="l06939"></a>06939 <span class="comment">                                                         See CIU_INT32_SUM0, CIU_INT_SUM1</span>
<a name="l06940"></a>06940 <span class="comment">                                                         (enabled by CIU_INT32_EN0, CIU_INT32_EN1) */</span>
<a name="l06941"></a>06941     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3d704abb951bce445de8b7d88294e2f3">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06942"></a>06942     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#acd3028685f95e31ce2ebd74780832a76">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06943"></a>06943     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a52f1a40b7e9a7760c5b838b89decdd23">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06944"></a>06944     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#afa39806b0f04446d8da6881d296adf16">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06945"></a>06945     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac21e159212b54fa4505613c9634958c2">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06946"></a>06946 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06947"></a>06947 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06948"></a>06948     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac301463eccc2b7df87fd7aec53845151">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 0.</span>
<a name="l06949"></a>06949 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06950"></a>06950 <span class="comment">                                                         disabeled. */</span>
<a name="l06951"></a>06951     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a80e99af5392b0ab78379a1626b43be72">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06952"></a>06952 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06953"></a>06953 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06954"></a>06954     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a0a54a58e834fc0c35aa409e92249ac19">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 0.</span>
<a name="l06955"></a>06955 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06956"></a>06956 <span class="comment">                                                         disabeled. */</span>
<a name="l06957"></a>06957     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aa527e73cf64812accb59d439aacee125">mac1_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC1.</span>
<a name="l06958"></a>06958 <span class="comment">                                                         See PEM1_INT_SUM (enabled by PEM1_INT_ENB_INT) */</span>
<a name="l06959"></a>06959     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a63c61cf4a32b0d1177ba27e6f3fd8601">mac0_int</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MAC0.</span>
<a name="l06960"></a>06960 <span class="comment">                                                         See PEM0_INT_SUM (enabled by PEM0_INT_ENB_INT) */</span>
<a name="l06961"></a>06961     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a640964c2760b4e278ef07e06b9e9ade8">mio_int1</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 1.</span>
<a name="l06962"></a>06962 <span class="comment">                                                         See CIU_INT33_SUM0, CIU_INT_SUM1</span>
<a name="l06963"></a>06963 <span class="comment">                                                         (enabled by CIU_INT33_EN0, CIU_INT33_EN1) */</span>
<a name="l06964"></a>06964     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#addb20c355e8a1070b85fa3d677fe56d9">mio_int0</a>                     : 1;  <span class="comment">/**&lt; Interrupt from MIO for PORT 0.</span>
<a name="l06965"></a>06965 <span class="comment">                                                         See CIU_INT32_SUM0, CIU_INT_SUM1</span>
<a name="l06966"></a>06966 <span class="comment">                                                         (enabled by CIU_INT32_EN0, CIU_INT32_EN1) */</span>
<a name="l06967"></a>06967     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a593dd5e309f2761083741e6b237bc20e">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06968"></a>06968 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06969"></a>06969 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06970"></a>06970     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a68092380a3978929972e1748cadf7278">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 1.</span>
<a name="l06971"></a>06971 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06972"></a>06972 <span class="comment">                                                         disabeled. */</span>
<a name="l06973"></a>06973     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a2540a2b8d12badf3e0223ec22c1feb18">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06974"></a>06974 <span class="comment">                                                         from MAC 1. This occurs when the window registers</span>
<a name="l06975"></a>06975 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06976"></a>06976     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#adcf7a2fa9562c1a2b9a27f660d69df7e">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 1.</span>
<a name="l06977"></a>06977 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06978"></a>06978 <span class="comment">                                                         disabeled. */</span>
<a name="l06979"></a>06979     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3d4440c3142f4fc0eba5a29633d6441c">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Window Register</span>
<a name="l06980"></a>06980 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06981"></a>06981 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06982"></a>06982     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#adff27e8499b6eb41678cc37332cb97bd">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported N-TLP for Bar0 from MAC 0.</span>
<a name="l06983"></a>06983 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06984"></a>06984 <span class="comment">                                                         disabeled. */</span>
<a name="l06985"></a>06985     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aededc0a9066d1def3bb7a23003c1f4f9">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Window Register</span>
<a name="l06986"></a>06986 <span class="comment">                                                         from MAC 0. This occurs when the window registers</span>
<a name="l06987"></a>06987 <span class="comment">                                                         are disabeld and a window register access occurs. */</span>
<a name="l06988"></a>06988     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ae67edecd26a86c68420d29bdeaf93ed2">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received Unsupported P-TLP for Bar0 from MAC 0.</span>
<a name="l06989"></a>06989 <span class="comment">                                                         This occurs when the BAR 0 address space is</span>
<a name="l06990"></a>06990 <span class="comment">                                                         disabeled. */</span>
<a name="l06991"></a>06991     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3a72fd6dcfe0100f5d7db060853a945c">reserved_6_7</a>                 : 2;
<a name="l06992"></a>06992     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a97841623f5b1907fe2af790af93a5809">ptime</a>                        : 1;  <span class="comment">/**&lt; Packet Timer has an interrupt. Which rings can</span>
<a name="l06993"></a>06993 <span class="comment">                                                         be found in SLI_PKT_TIME_INT. */</span>
<a name="l06994"></a>06994     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a18fc7e141a072653e04a27efaaa13130">pcnt</a>                         : 1;  <span class="comment">/**&lt; Packet Counter has an interrupt. Which rings can</span>
<a name="l06995"></a>06995 <span class="comment">                                                         be found in SLI_PKT_CNT_INT. */</span>
<a name="l06996"></a>06996     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3c830094937c6283fe01c54c946a8d68">iob2big</a>                      : 1;  <span class="comment">/**&lt; A requested IOBDMA is to large. */</span>
<a name="l06997"></a>06997     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a61a9de5a2e42e7f229c4323cd9194df5">bar0_to</a>                      : 1;  <span class="comment">/**&lt; BAR0 R/W to a NCB device did not receive</span>
<a name="l06998"></a>06998 <span class="comment">                                                         read-data/commit in 0xffff core clocks. */</span>
<a name="l06999"></a>06999     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ada2351e0b9bbeda235c81a6491aeaa99">reserved_1_1</a>                 : 1;
<a name="l07000"></a>07000     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#affc1792eac3076811511a5f38793746f">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer did not complete</span>
<a name="l07001"></a>07001 <span class="comment">                                                         within 0xffff core clocks. */</span>
<a name="l07002"></a>07002 <span class="preprocessor">#else</span>
<a name="l07003"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#affc1792eac3076811511a5f38793746f">07003</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#affc1792eac3076811511a5f38793746f">rml_to</a>                       : 1;
<a name="l07004"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ada2351e0b9bbeda235c81a6491aeaa99">07004</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ada2351e0b9bbeda235c81a6491aeaa99">reserved_1_1</a>                 : 1;
<a name="l07005"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a61a9de5a2e42e7f229c4323cd9194df5">07005</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a61a9de5a2e42e7f229c4323cd9194df5">bar0_to</a>                      : 1;
<a name="l07006"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3c830094937c6283fe01c54c946a8d68">07006</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3c830094937c6283fe01c54c946a8d68">iob2big</a>                      : 1;
<a name="l07007"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a18fc7e141a072653e04a27efaaa13130">07007</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a18fc7e141a072653e04a27efaaa13130">pcnt</a>                         : 1;
<a name="l07008"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a97841623f5b1907fe2af790af93a5809">07008</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a97841623f5b1907fe2af790af93a5809">ptime</a>                        : 1;
<a name="l07009"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3a72fd6dcfe0100f5d7db060853a945c">07009</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3a72fd6dcfe0100f5d7db060853a945c">reserved_6_7</a>                 : 2;
<a name="l07010"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ae67edecd26a86c68420d29bdeaf93ed2">07010</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ae67edecd26a86c68420d29bdeaf93ed2">m0_up_b0</a>                     : 1;
<a name="l07011"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aededc0a9066d1def3bb7a23003c1f4f9">07011</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aededc0a9066d1def3bb7a23003c1f4f9">m0_up_wi</a>                     : 1;
<a name="l07012"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#adff27e8499b6eb41678cc37332cb97bd">07012</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#adff27e8499b6eb41678cc37332cb97bd">m0_un_b0</a>                     : 1;
<a name="l07013"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3d4440c3142f4fc0eba5a29633d6441c">07013</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3d4440c3142f4fc0eba5a29633d6441c">m0_un_wi</a>                     : 1;
<a name="l07014"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#adcf7a2fa9562c1a2b9a27f660d69df7e">07014</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#adcf7a2fa9562c1a2b9a27f660d69df7e">m1_up_b0</a>                     : 1;
<a name="l07015"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a2540a2b8d12badf3e0223ec22c1feb18">07015</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a2540a2b8d12badf3e0223ec22c1feb18">m1_up_wi</a>                     : 1;
<a name="l07016"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a68092380a3978929972e1748cadf7278">07016</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a68092380a3978929972e1748cadf7278">m1_un_b0</a>                     : 1;
<a name="l07017"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a593dd5e309f2761083741e6b237bc20e">07017</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a593dd5e309f2761083741e6b237bc20e">m1_un_wi</a>                     : 1;
<a name="l07018"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#addb20c355e8a1070b85fa3d677fe56d9">07018</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#addb20c355e8a1070b85fa3d677fe56d9">mio_int0</a>                     : 1;
<a name="l07019"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a640964c2760b4e278ef07e06b9e9ade8">07019</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a640964c2760b4e278ef07e06b9e9ade8">mio_int1</a>                     : 1;
<a name="l07020"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a63c61cf4a32b0d1177ba27e6f3fd8601">07020</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a63c61cf4a32b0d1177ba27e6f3fd8601">mac0_int</a>                     : 1;
<a name="l07021"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aa527e73cf64812accb59d439aacee125">07021</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aa527e73cf64812accb59d439aacee125">mac1_int</a>                     : 1;
<a name="l07022"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a0a54a58e834fc0c35aa409e92249ac19">07022</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a0a54a58e834fc0c35aa409e92249ac19">m2_up_b0</a>                     : 1;
<a name="l07023"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a80e99af5392b0ab78379a1626b43be72">07023</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a80e99af5392b0ab78379a1626b43be72">m2_up_wi</a>                     : 1;
<a name="l07024"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac301463eccc2b7df87fd7aec53845151">07024</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac301463eccc2b7df87fd7aec53845151">m2_un_b0</a>                     : 1;
<a name="l07025"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac21e159212b54fa4505613c9634958c2">07025</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac21e159212b54fa4505613c9634958c2">m2_un_wi</a>                     : 1;
<a name="l07026"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#afa39806b0f04446d8da6881d296adf16">07026</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#afa39806b0f04446d8da6881d296adf16">m3_up_b0</a>                     : 1;
<a name="l07027"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a52f1a40b7e9a7760c5b838b89decdd23">07027</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a52f1a40b7e9a7760c5b838b89decdd23">m3_up_wi</a>                     : 1;
<a name="l07028"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#acd3028685f95e31ce2ebd74780832a76">07028</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#acd3028685f95e31ce2ebd74780832a76">m3_un_b0</a>                     : 1;
<a name="l07029"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3d704abb951bce445de8b7d88294e2f3">07029</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3d704abb951bce445de8b7d88294e2f3">m3_un_wi</a>                     : 1;
<a name="l07030"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a090434ec9ff2ca612263871d28914ce2">07030</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a090434ec9ff2ca612263871d28914ce2">mio_int2</a>                     : 1;
<a name="l07031"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a612ae1e42ca9e01ddfe161c721573a90">07031</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a612ae1e42ca9e01ddfe161c721573a90">mac2_int</a>                     : 1;
<a name="l07032"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a8da0c3c43c5c0599b0c6e27e82d59bc3">07032</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a8da0c3c43c5c0599b0c6e27e82d59bc3">reserved_30_31</a>               : 2;
<a name="l07033"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a5d3f765343975f984af45b59b9266d2e">07033</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a5d3f765343975f984af45b59b9266d2e">dmafi</a>                        : 2;
<a name="l07034"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a9f9cde8b1ad145e2f30372548919a17c">07034</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a9f9cde8b1ad145e2f30372548919a17c">dcnt</a>                         : 2;
<a name="l07035"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aceada0f7e4b780259e7b85e2cf41b4f9">07035</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aceada0f7e4b780259e7b85e2cf41b4f9">dtime</a>                        : 2;
<a name="l07036"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac70d108a57a80642198212d267786a79">07036</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac70d108a57a80642198212d267786a79">reserved_38_47</a>               : 10;
<a name="l07037"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aea646b42b8961f8f5cc420ad3afc026c">07037</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aea646b42b8961f8f5cc420ad3afc026c">pidbof</a>                       : 1;
<a name="l07038"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aa2d08dbbdd588f6f98c53a2d8cc53e6d">07038</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aa2d08dbbdd588f6f98c53a2d8cc53e6d">psldbof</a>                      : 1;
<a name="l07039"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a42b32426a82b723f1a8d5f35eae1e0de">07039</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a42b32426a82b723f1a8d5f35eae1e0de">pout_err</a>                     : 1;
<a name="l07040"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a72b13ff5674750c71648c374c222a2f8">07040</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a72b13ff5674750c71648c374c222a2f8">pin_bp</a>                       : 1;
<a name="l07041"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aac3e13aaf35dbc89b2eb8f2074895771">07041</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#aac3e13aaf35dbc89b2eb8f2074895771">pgl_err</a>                      : 1;
<a name="l07042"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a43e11d1f60fc471013d2c6394b0a0899">07042</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a43e11d1f60fc471013d2c6394b0a0899">pdi_err</a>                      : 1;
<a name="l07043"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a60c9bc76adf5b453625105975abcca38">07043</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a60c9bc76adf5b453625105975abcca38">pop_err</a>                      : 1;
<a name="l07044"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3a884720159792797388f9898a627316">07044</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a3a884720159792797388f9898a627316">pins_err</a>                     : 1;
<a name="l07045"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac5c5cca3a493901b1d505f5ff7d9b328">07045</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#ac5c5cca3a493901b1d505f5ff7d9b328">sprt0_err</a>                    : 1;
<a name="l07046"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a5055f82ce3d504ce2e2cbafba1b0b293">07046</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a5055f82ce3d504ce2e2cbafba1b0b293">sprt1_err</a>                    : 1;
<a name="l07047"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a6f685671dd4f81de1c700d373f050f48">07047</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a6f685671dd4f81de1c700d373f050f48">sprt2_err</a>                    : 1;
<a name="l07048"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a6413b344efd58336dc2f3e77a8b81329">07048</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a6413b344efd58336dc2f3e77a8b81329">sprt3_err</a>                    : 1;
<a name="l07049"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a52d4141e81fc166e710f8707fa119853">07049</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a52d4141e81fc166e710f8707fa119853">ill_pad</a>                      : 1;
<a name="l07050"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a87ecc7e6beab20dd5ae0e9cdd3d220e3">07050</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html#a87ecc7e6beab20dd5ae0e9cdd3d220e3">reserved_61_63</a>               : 3;
<a name="l07051"></a>07051 <span class="preprocessor">#endif</span>
<a name="l07052"></a>07052 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__sum.html#a4ca4fcac1d7941e4d5f00e6289239c2c">cn70xx</a>;
<a name="l07053"></a><a class="code" href="unioncvmx__sli__int__sum.html#a98bbd7532392067c98d01f377df9ab16">07053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn70xx.html">cvmx_sli_int_sum_cn70xx</a>        <a class="code" href="unioncvmx__sli__int__sum.html#a98bbd7532392067c98d01f377df9ab16">cn70xxp1</a>;
<a name="l07054"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html">07054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html">cvmx_sli_int_sum_cn78xxp1</a> {
<a name="l07055"></a>07055 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07056"></a>07056 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a4b5c9f6eb430bef461260152b128db17">reserved_60_63</a>               : 4;
<a name="l07057"></a>07057     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a002d45fe4ea2099c9734e67b05ff1f9e">sprt3_err</a>                    : 1;  <span class="comment">/**&lt; SLI/DPI sets [SPRT3_ERR] when it receives an error response on a completion for a</span>
<a name="l07058"></a>07058 <span class="comment">                                                         transaction mastered by DPI from MAC3/FPORT=3. When MAC3 is PEM3 (PCIe),</span>
<a name="l07059"></a>07059 <span class="comment">                                                         the error response may be due to a UR or CA completion, or a timeout. DPI</span>
<a name="l07060"></a>07060 <span class="comment">                                                         masters all transactions created to service all of DPI Instruction (packet) input,</span>
<a name="l07061"></a>07061 <span class="comment">                                                         DPI packet output, and DPI DMA Instructions.</span>
<a name="l07062"></a>07062 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_SPRT3_ERR. */</span>
<a name="l07063"></a>07063     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#afb256f8dcb8846e081c91aa7e27db253">sprt2_err</a>                    : 1;  <span class="comment">/**&lt; SLI/DPI sets [SPRT2_ERR] when it receives an error response on a completion for a</span>
<a name="l07064"></a>07064 <span class="comment">                                                         read mastered by DPI from MAC2/FPORT=2. When MAC2 is PEM2 (PCIe),</span>
<a name="l07065"></a>07065 <span class="comment">                                                         the error response may be due to a UR or CA completion, or a timeout. DPI</span>
<a name="l07066"></a>07066 <span class="comment">                                                         masters all transactions created to service all of DPI Instruction (packet) input,</span>
<a name="l07067"></a>07067 <span class="comment">                                                         DPI packet output, and DPI DMA Instructions.</span>
<a name="l07068"></a>07068 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_SPRT2_ERR. */</span>
<a name="l07069"></a>07069     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#afd16c5d3fa6ccabb9b89b2962378f5c6">sprt1_err</a>                    : 1;  <span class="comment">/**&lt; SLI/DPI sets [SPRT1_ERR] when it receives an error response on a completion for a</span>
<a name="l07070"></a>07070 <span class="comment">                                                         read mastered by DPI from MAC1/FPORT=1. When MAC1 is PEM1 (PCIe),</span>
<a name="l07071"></a>07071 <span class="comment">                                                         the error response may be due to a UR or CA completion, or a timeout. DPI</span>
<a name="l07072"></a>07072 <span class="comment">                                                         masters all transactions created to service all of DPI Instruction (packet) input,</span>
<a name="l07073"></a>07073 <span class="comment">                                                         DPI packet output, and DPI DMA Instructions.</span>
<a name="l07074"></a>07074 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_SPRT1_ERR. */</span>
<a name="l07075"></a>07075     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ab3da672c9afe39e6007c4579c2151c48">sprt0_err</a>                    : 1;  <span class="comment">/**&lt; SLI/DPI sets [SPRT0_ERR] when it receives an error response on a completion for a</span>
<a name="l07076"></a>07076 <span class="comment">                                                         read mastered by DPI from MAC0/FPORT=0. When MAC0 is PEM0 (PCIe),</span>
<a name="l07077"></a>07077 <span class="comment">                                                         the error response may be due to a UR or CA completion, or a timeout. DPI</span>
<a name="l07078"></a>07078 <span class="comment">                                                         masters all transactions created to service all of DPI Instruction (packet) input,</span>
<a name="l07079"></a>07079 <span class="comment">                                                         DPI packet output, and DPI DMA Instructions.</span>
<a name="l07080"></a>07080 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_SPRT0_ERR. */</span>
<a name="l07081"></a>07081     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a30b282c712a359358e7b29f2098e0871">pins_err</a>                     : 1;  <span class="comment">/**&lt; Packet instruction read error. SLI/DPI sets [PINS_ERR] when it receives an error</span>
<a name="l07082"></a>07082 <span class="comment">                                                         response to a DPI Instruction (packet) input instruction read. Whenever</span>
<a name="l07083"></a>07083 <span class="comment">                                                         SLI/DPI sets [PINS_ERR], it also will have set one of [SPRT*_ERR].</span>
<a name="l07084"></a>07084 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_PINS_ERR. */</span>
<a name="l07085"></a>07085     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac4693eb760d742584f50518326813791">pop_err</a>                      : 1;  <span class="comment">/**&lt; Packet pointer pair error. SLI/DPI sets [POP_ERR] when it receives</span>
<a name="l07086"></a>07086 <span class="comment">                                                         an error response on a DPI packet output buffer/info pointer pair read.</span>
<a name="l07087"></a>07087 <span class="comment">                                                         Whenever SLI/DPI sets [POP_ERR], it also will have set one of [SPRT*_ERR].</span>
<a name="l07088"></a>07088 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_POP_ERR. */</span>
<a name="l07089"></a>07089     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ae97ca57a83b4bbb30192e4bc3a5d25c7">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Packet data read error. SLI/DPI sets [PDI_ERR] when it receives an error</span>
<a name="l07090"></a>07090 <span class="comment">                                                         response to a DPI Instruction (packet) input packet data read. Whenever</span>
<a name="l07091"></a>07091 <span class="comment">                                                         SLI/DPI sets [PDI_ERR], it also will have set one of [SPRT*_ERR].</span>
<a name="l07092"></a>07092 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_PDI_ERR. */</span>
<a name="l07093"></a>07093     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aaad316c4437e832b6a2383c89a1b9161">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Packet gather list read error. SLI/DPI sets [PDI_ERR] when it receives an error</span>
<a name="l07094"></a>07094 <span class="comment">                                                         response to a DPI Instruction (packet) input indirect gather list read. Whenever</span>
<a name="l07095"></a>07095 <span class="comment">                                                         SLI/DPI sets [PGL_ERR], it also will have set one of [SPRT*_ERR].</span>
<a name="l07096"></a>07096 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_PGL_ERR. */</span>
<a name="l07097"></a>07097     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a5dbd1f68058fe50245ba2ed2941af30a">reserved_50_51</a>               : 2;
<a name="l07098"></a>07098     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a59adb65531ed39ca2549786bf97cf3b7">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet output doorbell count overflowed. SLI/DPI sets [PSLDBOF]</span>
<a name="l07099"></a>07099 <span class="comment">                                                         whenever a DPI packet output doorbell overflows.</span>
<a name="l07100"></a>07100 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_PSLDBOF. */</span>
<a name="l07101"></a>07101     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a119c396d4a114fa2724598b8f4817bbd">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet instruction input doorbell count overflowed. SLI/DPI sets</span>
<a name="l07102"></a>07102 <span class="comment">                                                         [PIDBOF] whenever a DPI Instruction (packet) input doorbell overflows.</span>
<a name="l07103"></a>07103 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_PIDBOF. */</span>
<a name="l07104"></a>07104     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a510fcff07ad1dc6b721f470dd22c01c6">reserved_38_47</a>               : 10;
<a name="l07105"></a>07105     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aa732be6433d79ff37e8aa0fba7211785">dtime</a>                        : 2;  <span class="comment">/**&lt; Whenever SLI_DMA()_CNT[CNT] is not 0, the SLI_DMA()_TIM[TIM] timer increments</span>
<a name="l07106"></a>07106 <span class="comment">                                                         every SLI clock. DTIME&lt;x&gt; is set whenever SLI_DMA()_TIM[TIM] &gt;</span>
<a name="l07107"></a>07107 <span class="comment">                                                         SLI_DMA()_INT_LEVEL[TIME]. DTIME&lt;x&gt; is normally cleared by clearing</span>
<a name="l07108"></a>07108 <span class="comment">                                                         SLI_DMA()_CNT[CNT] (which also clears SLI_DMA()_TIM[TIM]). Throws</span>
<a name="l07109"></a>07109 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_DTIME0/1. */</span>
<a name="l07110"></a>07110     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a08860c69f0f6d27a5b7a9dcaa45421ef">dcnt</a>                         : 2;  <span class="comment">/**&lt; DCNT&lt;x&gt; is set whenever SLI_DMAx_CNT[CNT] &gt; SLI_DMA()_INT_LEVEL[CNT]. DCNT&lt;x&gt; is</span>
<a name="l07111"></a>07111 <span class="comment">                                                         normally cleared by decreasing SLI_DMA()_CNT[CNT]. Throws SLI_INTSN_E::SLI_INT_DCNT0/1. */</span>
<a name="l07112"></a>07112     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a05d42339707029d6dd6dc4e5dd0f9f2d">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set forced interrupts. Set by SLI/DPI after completing a DPI DMA</span>
<a name="l07113"></a>07113 <span class="comment">                                                         Instruction with DPI_DMA_INSTR_HDR_S[FI] set.</span>
<a name="l07114"></a>07114 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_DMAFI0/1. */</span>
<a name="l07115"></a>07115     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a0a3717f8ba6604c346081cbe8dc8fa5e">reserved_29_31</a>               : 3;
<a name="l07116"></a>07116     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a2f2e8d6cdd1470adaa9781c4a17e0a45">vf_err</a>                       : 1;  <span class="comment">/**&lt; Illegal BAR0 access from a virtual function. SLI/DPI may set [VF_ERR] whenever a</span>
<a name="l07117"></a>07117 <span class="comment">                                                         virtual function accesses a VF BAR0 address/CSR that it shouldn&apos;t have.</span>
<a name="l07118"></a>07118 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_VF_ERR. */</span>
<a name="l07119"></a>07119     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a8a6df60e5ddb84dbdccbab1766f6d928">m3_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 3. This occurs when the window</span>
<a name="l07120"></a>07120 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07121"></a>07121 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M3_UN_WI. */</span>
<a name="l07122"></a>07122     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a3ff34bad8f95c6ba3f50edfc4b089987">m3_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar0 from MAC 3. This occurs when the BAR 0 address space</span>
<a name="l07123"></a>07123 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M3_UN_B0. */</span>
<a name="l07124"></a>07124     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a859326c3750e3b1c185dd28c6f2f1908">m3_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 3. This occurs when the window</span>
<a name="l07125"></a>07125 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07126"></a>07126 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M3_UP_WI. */</span>
<a name="l07127"></a>07127     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af3fbffb1ff9cde84517b3cdbd89b3ad6">m3_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar0 from MAC 3. This occurs when the BAR 0 address space</span>
<a name="l07128"></a>07128 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M3_UP_B0. */</span>
<a name="l07129"></a>07129     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af368b06d24d1feee309301a89f968d44">m2_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 2. This occurs when the window</span>
<a name="l07130"></a>07130 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07131"></a>07131 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M2_UN_WI. */</span>
<a name="l07132"></a>07132     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a2bf615d6fa5dc7014c473d4ffce83d28">m2_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar0 from MAC 2. This occurs when the BAR 0 address space</span>
<a name="l07133"></a>07133 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M2_UN_B0. */</span>
<a name="l07134"></a>07134     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a7d393e42455f5e7e3229276a7a0cfd54">m2_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 2. This occurs when the window</span>
<a name="l07135"></a>07135 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07136"></a>07136 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M2_UP_WI. */</span>
<a name="l07137"></a>07137     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#addd6361d56749f217da9429bbf9f9348">m2_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar0 from MAC 2. This occurs when the BAR 0 address space</span>
<a name="l07138"></a>07138 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M2_UP_B0. */</span>
<a name="l07139"></a>07139     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af91bab01734b567dea4dce6064a5a96b">reserved_18_19</a>               : 2;
<a name="l07140"></a>07140     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac32fdc305591fd5fb84113799fe3fdfc">mio_int1</a>                     : 1;  <span class="comment">/**&lt; CIU interrupt output for MAC 1. A copy of CIU3_DEST(x)_IO_INT[INTR],</span>
<a name="l07141"></a>07141 <span class="comment">                                                         where x=CIU_DEST_IO_E::PEM(1) (i.e. x=2). */</span>
<a name="l07142"></a>07142     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a0711c5de2f3b51ce11d67274691b5d35">mio_int0</a>                     : 1;  <span class="comment">/**&lt; CIU interrupt output for MAC 0. A copy of CIU3_DEST(x)_IO_INT[INTR],</span>
<a name="l07143"></a>07143 <span class="comment">                                                         where x=CIU_DEST_IO_E::PEM(0) (i.e. x=1). */</span>
<a name="l07144"></a>07144     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ad0e1b73bcb0106e450de72fd39c54753">m1_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 1. This occurs when the window</span>
<a name="l07145"></a>07145 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07146"></a>07146 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M1_UN_WI. */</span>
<a name="l07147"></a>07147     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a29ee9f36c50ed7dbd545fd72c2698dc0">m1_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar 0 from MAC 1. This occurs when the BAR 0 address space</span>
<a name="l07148"></a>07148 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M1_UN_B0. */</span>
<a name="l07149"></a>07149     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a11e00fcc2ec1ffbbb20a4e18015d8dc9">m1_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 1. This occurs when the window</span>
<a name="l07150"></a>07150 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07151"></a>07151 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M1_UP_WI. */</span>
<a name="l07152"></a>07152     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac2dc996d00ae1e190848c06d1ca5a74e">m1_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar 0 from MAC 1. This occurs when the BAR 0 address space</span>
<a name="l07153"></a>07153 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M1_UP_B0. */</span>
<a name="l07154"></a>07154     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a111255b58454dd18205d9785069f696d">m0_un_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC 0. This occurs when the window</span>
<a name="l07155"></a>07155 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07156"></a>07156 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M0_UP_WI. */</span>
<a name="l07157"></a>07157     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a27405fc378ee2890aa925a868bde66de">m0_un_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar 0 from MAC 0. This occurs when the BAR 0 address space</span>
<a name="l07158"></a>07158 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M0_UP_B0. */</span>
<a name="l07159"></a>07159     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac3874f4a2e5abaef4363d4d3d805e2ef">m0_up_wi</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC 0. This occurs when the window</span>
<a name="l07160"></a>07160 <span class="comment">                                                         registers are disabled and a window register access occurs. Throws</span>
<a name="l07161"></a>07161 <span class="comment">                                                         SLI_INTSN_E::SLI_INT_M0_UP_WI. */</span>
<a name="l07162"></a>07162     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a26a3d116f24ba3479548675af32a3aa0">m0_up_b0</a>                     : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar 0 from MAC 0. This occurs when the BAR 0 address space</span>
<a name="l07163"></a>07163 <span class="comment">                                                         is disabled. Throws SLI_INTSN_E::SLI_INT_M0_UP_B0. */</span>
<a name="l07164"></a>07164     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ab13636c05acc16f2041f5cc3fb82f34c">mio_int3</a>                     : 1;  <span class="comment">/**&lt; CIU interrupt output for MAC 3. A copy of CIU3_DEST(x)_IO_INT[INTR],</span>
<a name="l07165"></a>07165 <span class="comment">                                                         where x=CIU_DEST_IO_E::PEM(3) (i.e. x=4). */</span>
<a name="l07166"></a>07166     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aebf47dcbd9891ebe3b9bed3ee1ffd07a">mio_int2</a>                     : 1;  <span class="comment">/**&lt; CIU interrupt output for MAC 2. A copy of CIU3_DEST(x)_IO_INT[INTR],</span>
<a name="l07167"></a>07167 <span class="comment">                                                         where x=CIU_DEST_IO_E::PEM(2) (i.e. x=3). */</span>
<a name="l07168"></a>07168     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a4df890c6390c41382eae7f036d79d3b6">ptime</a>                        : 1;  <span class="comment">/**&lt; Packet timer has an interrupt. Asserts if, for any i, both</span>
<a name="l07169"></a>07169 <span class="comment">                                                         SLI_PKT_TIME_INT&lt;i&gt; and SLI_PKT(i)_OUTPUT_CONTROL[TENB] are set.</span>
<a name="l07170"></a>07170 <span class="comment">                                                         [PTIME] assertion throws SLI_INTSN_E::SLI_INT_PTIME to CIU. */</span>
<a name="l07171"></a>07171     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af122b4627a8e4c1651d043b3610b0b53">pcnt</a>                         : 1;  <span class="comment">/**&lt; Packet counter has an interrupt. Asserts if, for any i, both</span>
<a name="l07172"></a>07172 <span class="comment">                                                         SLI_PKT_CNT_INT&lt;i&gt; and SLI_PKT(i)_OUTPUT_CONTROL[CENB] are set.</span>
<a name="l07173"></a>07173 <span class="comment">                                                         [PCNT] assertion throws SLI_INTSN_E::SLI_INT_PCNT to CIU. */</span>
<a name="l07174"></a>07174     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a3586106a05392d71129d65183e83de20">reserved_1_3</a>                 : 3;
<a name="l07175"></a>07175     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ae5c55190259a69ec3f7599b179e18cde">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer to a RSL that did not complete within</span>
<a name="l07176"></a>07176 <span class="comment">                                                         SLI_WINDOW_CTL[TIME] coprocessor-clock cycles, or a notification from the CCPI</span>
<a name="l07177"></a>07177 <span class="comment">                                                         that is has sent a previously written command and can take another within</span>
<a name="l07178"></a>07178 <span class="comment">                                                         SLI_WINDOW_CTL[OCX_TIME].</span>
<a name="l07179"></a>07179 <span class="comment">                                                         Throws SLI_INTSN_E::SLI_INT_RML_TO. */</span>
<a name="l07180"></a>07180 <span class="preprocessor">#else</span>
<a name="l07181"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ae5c55190259a69ec3f7599b179e18cde">07181</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ae5c55190259a69ec3f7599b179e18cde">rml_to</a>                       : 1;
<a name="l07182"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a3586106a05392d71129d65183e83de20">07182</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a3586106a05392d71129d65183e83de20">reserved_1_3</a>                 : 3;
<a name="l07183"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af122b4627a8e4c1651d043b3610b0b53">07183</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af122b4627a8e4c1651d043b3610b0b53">pcnt</a>                         : 1;
<a name="l07184"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a4df890c6390c41382eae7f036d79d3b6">07184</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a4df890c6390c41382eae7f036d79d3b6">ptime</a>                        : 1;
<a name="l07185"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aebf47dcbd9891ebe3b9bed3ee1ffd07a">07185</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aebf47dcbd9891ebe3b9bed3ee1ffd07a">mio_int2</a>                     : 1;
<a name="l07186"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ab13636c05acc16f2041f5cc3fb82f34c">07186</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ab13636c05acc16f2041f5cc3fb82f34c">mio_int3</a>                     : 1;
<a name="l07187"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a26a3d116f24ba3479548675af32a3aa0">07187</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a26a3d116f24ba3479548675af32a3aa0">m0_up_b0</a>                     : 1;
<a name="l07188"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac3874f4a2e5abaef4363d4d3d805e2ef">07188</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac3874f4a2e5abaef4363d4d3d805e2ef">m0_up_wi</a>                     : 1;
<a name="l07189"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a27405fc378ee2890aa925a868bde66de">07189</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a27405fc378ee2890aa925a868bde66de">m0_un_b0</a>                     : 1;
<a name="l07190"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a111255b58454dd18205d9785069f696d">07190</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a111255b58454dd18205d9785069f696d">m0_un_wi</a>                     : 1;
<a name="l07191"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac2dc996d00ae1e190848c06d1ca5a74e">07191</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac2dc996d00ae1e190848c06d1ca5a74e">m1_up_b0</a>                     : 1;
<a name="l07192"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a11e00fcc2ec1ffbbb20a4e18015d8dc9">07192</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a11e00fcc2ec1ffbbb20a4e18015d8dc9">m1_up_wi</a>                     : 1;
<a name="l07193"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a29ee9f36c50ed7dbd545fd72c2698dc0">07193</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a29ee9f36c50ed7dbd545fd72c2698dc0">m1_un_b0</a>                     : 1;
<a name="l07194"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ad0e1b73bcb0106e450de72fd39c54753">07194</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ad0e1b73bcb0106e450de72fd39c54753">m1_un_wi</a>                     : 1;
<a name="l07195"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a0711c5de2f3b51ce11d67274691b5d35">07195</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a0711c5de2f3b51ce11d67274691b5d35">mio_int0</a>                     : 1;
<a name="l07196"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac32fdc305591fd5fb84113799fe3fdfc">07196</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac32fdc305591fd5fb84113799fe3fdfc">mio_int1</a>                     : 1;
<a name="l07197"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af91bab01734b567dea4dce6064a5a96b">07197</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af91bab01734b567dea4dce6064a5a96b">reserved_18_19</a>               : 2;
<a name="l07198"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#addd6361d56749f217da9429bbf9f9348">07198</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#addd6361d56749f217da9429bbf9f9348">m2_up_b0</a>                     : 1;
<a name="l07199"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a7d393e42455f5e7e3229276a7a0cfd54">07199</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a7d393e42455f5e7e3229276a7a0cfd54">m2_up_wi</a>                     : 1;
<a name="l07200"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a2bf615d6fa5dc7014c473d4ffce83d28">07200</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a2bf615d6fa5dc7014c473d4ffce83d28">m2_un_b0</a>                     : 1;
<a name="l07201"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af368b06d24d1feee309301a89f968d44">07201</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af368b06d24d1feee309301a89f968d44">m2_un_wi</a>                     : 1;
<a name="l07202"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af3fbffb1ff9cde84517b3cdbd89b3ad6">07202</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#af3fbffb1ff9cde84517b3cdbd89b3ad6">m3_up_b0</a>                     : 1;
<a name="l07203"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a859326c3750e3b1c185dd28c6f2f1908">07203</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a859326c3750e3b1c185dd28c6f2f1908">m3_up_wi</a>                     : 1;
<a name="l07204"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a3ff34bad8f95c6ba3f50edfc4b089987">07204</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a3ff34bad8f95c6ba3f50edfc4b089987">m3_un_b0</a>                     : 1;
<a name="l07205"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a8a6df60e5ddb84dbdccbab1766f6d928">07205</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a8a6df60e5ddb84dbdccbab1766f6d928">m3_un_wi</a>                     : 1;
<a name="l07206"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a2f2e8d6cdd1470adaa9781c4a17e0a45">07206</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a2f2e8d6cdd1470adaa9781c4a17e0a45">vf_err</a>                       : 1;
<a name="l07207"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a0a3717f8ba6604c346081cbe8dc8fa5e">07207</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a0a3717f8ba6604c346081cbe8dc8fa5e">reserved_29_31</a>               : 3;
<a name="l07208"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a05d42339707029d6dd6dc4e5dd0f9f2d">07208</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a05d42339707029d6dd6dc4e5dd0f9f2d">dmafi</a>                        : 2;
<a name="l07209"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a08860c69f0f6d27a5b7a9dcaa45421ef">07209</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a08860c69f0f6d27a5b7a9dcaa45421ef">dcnt</a>                         : 2;
<a name="l07210"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aa732be6433d79ff37e8aa0fba7211785">07210</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aa732be6433d79ff37e8aa0fba7211785">dtime</a>                        : 2;
<a name="l07211"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a510fcff07ad1dc6b721f470dd22c01c6">07211</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a510fcff07ad1dc6b721f470dd22c01c6">reserved_38_47</a>               : 10;
<a name="l07212"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a119c396d4a114fa2724598b8f4817bbd">07212</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a119c396d4a114fa2724598b8f4817bbd">pidbof</a>                       : 1;
<a name="l07213"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a59adb65531ed39ca2549786bf97cf3b7">07213</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a59adb65531ed39ca2549786bf97cf3b7">psldbof</a>                      : 1;
<a name="l07214"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a5dbd1f68058fe50245ba2ed2941af30a">07214</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a5dbd1f68058fe50245ba2ed2941af30a">reserved_50_51</a>               : 2;
<a name="l07215"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aaad316c4437e832b6a2383c89a1b9161">07215</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#aaad316c4437e832b6a2383c89a1b9161">pgl_err</a>                      : 1;
<a name="l07216"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ae97ca57a83b4bbb30192e4bc3a5d25c7">07216</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ae97ca57a83b4bbb30192e4bc3a5d25c7">pdi_err</a>                      : 1;
<a name="l07217"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac4693eb760d742584f50518326813791">07217</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ac4693eb760d742584f50518326813791">pop_err</a>                      : 1;
<a name="l07218"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a30b282c712a359358e7b29f2098e0871">07218</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a30b282c712a359358e7b29f2098e0871">pins_err</a>                     : 1;
<a name="l07219"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ab3da672c9afe39e6007c4579c2151c48">07219</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#ab3da672c9afe39e6007c4579c2151c48">sprt0_err</a>                    : 1;
<a name="l07220"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#afd16c5d3fa6ccabb9b89b2962378f5c6">07220</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#afd16c5d3fa6ccabb9b89b2962378f5c6">sprt1_err</a>                    : 1;
<a name="l07221"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#afb256f8dcb8846e081c91aa7e27db253">07221</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#afb256f8dcb8846e081c91aa7e27db253">sprt2_err</a>                    : 1;
<a name="l07222"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a002d45fe4ea2099c9734e67b05ff1f9e">07222</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a002d45fe4ea2099c9734e67b05ff1f9e">sprt3_err</a>                    : 1;
<a name="l07223"></a><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a4b5c9f6eb430bef461260152b128db17">07223</a>     uint64_t <a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn78xxp1.html#a4b5c9f6eb430bef461260152b128db17">reserved_60_63</a>               : 4;
<a name="l07224"></a>07224 <span class="preprocessor">#endif</span>
<a name="l07225"></a>07225 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__int__sum.html#afee2f0d586b684240c6f0c73e8a6a794">cn78xxp1</a>;
<a name="l07226"></a><a class="code" href="unioncvmx__sli__int__sum.html#a3fe3b48adf21611d80055109ab5fa05f">07226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__int__sum_1_1cvmx__sli__int__sum__cn61xx.html">cvmx_sli_int_sum_cn61xx</a>        <a class="code" href="unioncvmx__sli__int__sum.html#a3fe3b48adf21611d80055109ab5fa05f">cnf71xx</a>;
<a name="l07227"></a>07227 };
<a name="l07228"></a><a class="code" href="cvmx-sli-defs_8h.html#aba3171f3bd11fac612e12eebc10db3e7">07228</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__int__sum.html" title="cvmx_sli_int_sum">cvmx_sli_int_sum</a> <a class="code" href="unioncvmx__sli__int__sum.html" title="cvmx_sli_int_sum">cvmx_sli_int_sum_t</a>;
<a name="l07229"></a>07229 <span class="comment"></span>
<a name="l07230"></a>07230 <span class="comment">/**</span>
<a name="l07231"></a>07231 <span class="comment"> * cvmx_sli_last_win_rdata0</span>
<a name="l07232"></a>07232 <span class="comment"> *</span>
<a name="l07233"></a>07233 <span class="comment"> * The data from the last initiated window read by MAC 0.</span>
<a name="l07234"></a>07234 <span class="comment"> *</span>
<a name="l07235"></a>07235 <span class="comment"> */</span>
<a name="l07236"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html">07236</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata0.html" title="cvmx_sli_last_win_rdata0">cvmx_sli_last_win_rdata0</a> {
<a name="l07237"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#a8293107615bbe882b26f343a9b4f6ddd">07237</a>     uint64_t <a class="code" href="unioncvmx__sli__last__win__rdata0.html#a8293107615bbe882b26f343a9b4f6ddd">u64</a>;
<a name="l07238"></a><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">07238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a> {
<a name="l07239"></a>07239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07240"></a>07240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html#acbd12da320f80f51b04cce30570e8f2c">data</a>                         : 64; <span class="comment">/**&lt; Last window read data. */</span>
<a name="l07241"></a>07241 <span class="preprocessor">#else</span>
<a name="l07242"></a><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html#acbd12da320f80f51b04cce30570e8f2c">07242</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html#acbd12da320f80f51b04cce30570e8f2c">data</a>                         : 64;
<a name="l07243"></a>07243 <span class="preprocessor">#endif</span>
<a name="l07244"></a>07244 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__last__win__rdata0.html#af54c373fe85a3577b9c8cdc863af94df">s</a>;
<a name="l07245"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#ad589d2cf948239170cba3d4f8bfb5a54">07245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#ad589d2cf948239170cba3d4f8bfb5a54">cn61xx</a>;
<a name="l07246"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#a697a368f9d5636f84f5ebca6a2b94a7e">07246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#a697a368f9d5636f84f5ebca6a2b94a7e">cn63xx</a>;
<a name="l07247"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#a7450058048f775a1a9c8fe790fcb9588">07247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#a7450058048f775a1a9c8fe790fcb9588">cn63xxp1</a>;
<a name="l07248"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#a79425645aebba7bbe31e0209af7543c4">07248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#a79425645aebba7bbe31e0209af7543c4">cn66xx</a>;
<a name="l07249"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#ae3b380937eaf25fcddffe654b2a0d28d">07249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#ae3b380937eaf25fcddffe654b2a0d28d">cn68xx</a>;
<a name="l07250"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#a7cbcc707023d5874d230fcbfd0f2b126">07250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#a7cbcc707023d5874d230fcbfd0f2b126">cn68xxp1</a>;
<a name="l07251"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#ab0d27108512f15c17ccad8d470625ebb">07251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#ab0d27108512f15c17ccad8d470625ebb">cn70xx</a>;
<a name="l07252"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#a1dec6142dfe6527d955344c9526e4784">07252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#a1dec6142dfe6527d955344c9526e4784">cn70xxp1</a>;
<a name="l07253"></a><a class="code" href="unioncvmx__sli__last__win__rdata0.html#a7e9bc7e825798f590ebaf727d72e885a">07253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata0_1_1cvmx__sli__last__win__rdata0__s.html">cvmx_sli_last_win_rdata0_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata0.html#a7e9bc7e825798f590ebaf727d72e885a">cnf71xx</a>;
<a name="l07254"></a>07254 };
<a name="l07255"></a><a class="code" href="cvmx-sli-defs_8h.html#ae2a4bde8d56719a066d7809cb4abe0f4">07255</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata0.html" title="cvmx_sli_last_win_rdata0">cvmx_sli_last_win_rdata0</a> <a class="code" href="unioncvmx__sli__last__win__rdata0.html" title="cvmx_sli_last_win_rdata0">cvmx_sli_last_win_rdata0_t</a>;
<a name="l07256"></a>07256 <span class="comment"></span>
<a name="l07257"></a>07257 <span class="comment">/**</span>
<a name="l07258"></a>07258 <span class="comment"> * cvmx_sli_last_win_rdata1</span>
<a name="l07259"></a>07259 <span class="comment"> *</span>
<a name="l07260"></a>07260 <span class="comment"> * The data from the last initiated window read by MAC 1.</span>
<a name="l07261"></a>07261 <span class="comment"> *</span>
<a name="l07262"></a>07262 <span class="comment"> */</span>
<a name="l07263"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html">07263</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata1.html" title="cvmx_sli_last_win_rdata1">cvmx_sli_last_win_rdata1</a> {
<a name="l07264"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#ad04a6a5833fca1e8eaa1621b55d23351">07264</a>     uint64_t <a class="code" href="unioncvmx__sli__last__win__rdata1.html#ad04a6a5833fca1e8eaa1621b55d23351">u64</a>;
<a name="l07265"></a><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">07265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a> {
<a name="l07266"></a>07266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07267"></a>07267 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html#a500bd1cc93b08d81142caddeca96f421">data</a>                         : 64; <span class="comment">/**&lt; Last window read data. */</span>
<a name="l07268"></a>07268 <span class="preprocessor">#else</span>
<a name="l07269"></a><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html#a500bd1cc93b08d81142caddeca96f421">07269</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html#a500bd1cc93b08d81142caddeca96f421">data</a>                         : 64;
<a name="l07270"></a>07270 <span class="preprocessor">#endif</span>
<a name="l07271"></a>07271 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__last__win__rdata1.html#ac2e49974e8fce0509a6ae0022cf0922b">s</a>;
<a name="l07272"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#af65414519917be8cfb4add388f298bbd">07272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#af65414519917be8cfb4add388f298bbd">cn61xx</a>;
<a name="l07273"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#a67811a01845749cb656d111d520222e5">07273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#a67811a01845749cb656d111d520222e5">cn63xx</a>;
<a name="l07274"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#a1448fe0b7256f3e24634948fa418cc0a">07274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#a1448fe0b7256f3e24634948fa418cc0a">cn63xxp1</a>;
<a name="l07275"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#ad5051a86cd2b6612da63369b6eb83fb6">07275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#ad5051a86cd2b6612da63369b6eb83fb6">cn66xx</a>;
<a name="l07276"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#a5a66e753c37068a7ffcef7e22d761e29">07276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#a5a66e753c37068a7ffcef7e22d761e29">cn68xx</a>;
<a name="l07277"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#ab3c29ac76a17255727519d1527544254">07277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#ab3c29ac76a17255727519d1527544254">cn68xxp1</a>;
<a name="l07278"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#abe5c4036bf06a9b344f0f36a04f9babc">07278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#abe5c4036bf06a9b344f0f36a04f9babc">cn70xx</a>;
<a name="l07279"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#a9a0748d0bd437bca376b0b068402cde7">07279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#a9a0748d0bd437bca376b0b068402cde7">cn70xxp1</a>;
<a name="l07280"></a><a class="code" href="unioncvmx__sli__last__win__rdata1.html#a4e5763b389e95f98e0d2d9b1242b08b7">07280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata1_1_1cvmx__sli__last__win__rdata1__s.html">cvmx_sli_last_win_rdata1_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata1.html#a4e5763b389e95f98e0d2d9b1242b08b7">cnf71xx</a>;
<a name="l07281"></a>07281 };
<a name="l07282"></a><a class="code" href="cvmx-sli-defs_8h.html#a810d3a763daccd9851d2d7f56c36fa83">07282</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata1.html" title="cvmx_sli_last_win_rdata1">cvmx_sli_last_win_rdata1</a> <a class="code" href="unioncvmx__sli__last__win__rdata1.html" title="cvmx_sli_last_win_rdata1">cvmx_sli_last_win_rdata1_t</a>;
<a name="l07283"></a>07283 <span class="comment"></span>
<a name="l07284"></a>07284 <span class="comment">/**</span>
<a name="l07285"></a>07285 <span class="comment"> * cvmx_sli_last_win_rdata2</span>
<a name="l07286"></a>07286 <span class="comment"> *</span>
<a name="l07287"></a>07287 <span class="comment"> * The data from the last initiated window read by MAC 2.</span>
<a name="l07288"></a>07288 <span class="comment"> *</span>
<a name="l07289"></a>07289 <span class="comment"> */</span>
<a name="l07290"></a><a class="code" href="unioncvmx__sli__last__win__rdata2.html">07290</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata2.html" title="cvmx_sli_last_win_rdata2">cvmx_sli_last_win_rdata2</a> {
<a name="l07291"></a><a class="code" href="unioncvmx__sli__last__win__rdata2.html#a194aeb2eb3bf8070374f330e7e85f137">07291</a>     uint64_t <a class="code" href="unioncvmx__sli__last__win__rdata2.html#a194aeb2eb3bf8070374f330e7e85f137">u64</a>;
<a name="l07292"></a><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html">07292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html">cvmx_sli_last_win_rdata2_s</a> {
<a name="l07293"></a>07293 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07294"></a>07294 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html#a5b953d9fbcdadcda838a213bd199c49e">data</a>                         : 64; <span class="comment">/**&lt; Last window read data. */</span>
<a name="l07295"></a>07295 <span class="preprocessor">#else</span>
<a name="l07296"></a><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html#a5b953d9fbcdadcda838a213bd199c49e">07296</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html#a5b953d9fbcdadcda838a213bd199c49e">data</a>                         : 64;
<a name="l07297"></a>07297 <span class="preprocessor">#endif</span>
<a name="l07298"></a>07298 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__last__win__rdata2.html#af430bb0620334737f7895ca1fd959f28">s</a>;
<a name="l07299"></a><a class="code" href="unioncvmx__sli__last__win__rdata2.html#a34de8257747af4db875ff6da64e78d43">07299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html">cvmx_sli_last_win_rdata2_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata2.html#a34de8257747af4db875ff6da64e78d43">cn61xx</a>;
<a name="l07300"></a><a class="code" href="unioncvmx__sli__last__win__rdata2.html#a9fbe7e0b4bf7cded36bd0071c19892a0">07300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html">cvmx_sli_last_win_rdata2_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata2.html#a9fbe7e0b4bf7cded36bd0071c19892a0">cn66xx</a>;
<a name="l07301"></a><a class="code" href="unioncvmx__sli__last__win__rdata2.html#a1dbce4ab1374d772873b5299b63c1c2a">07301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html">cvmx_sli_last_win_rdata2_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata2.html#a1dbce4ab1374d772873b5299b63c1c2a">cn70xx</a>;
<a name="l07302"></a><a class="code" href="unioncvmx__sli__last__win__rdata2.html#a2ee58359f9f72460d83ee1d17a4dd971">07302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html">cvmx_sli_last_win_rdata2_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata2.html#a2ee58359f9f72460d83ee1d17a4dd971">cn70xxp1</a>;
<a name="l07303"></a><a class="code" href="unioncvmx__sli__last__win__rdata2.html#a2d8d72e4f7eb488a22d50e79608675f1">07303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata2_1_1cvmx__sli__last__win__rdata2__s.html">cvmx_sli_last_win_rdata2_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata2.html#a2d8d72e4f7eb488a22d50e79608675f1">cnf71xx</a>;
<a name="l07304"></a>07304 };
<a name="l07305"></a><a class="code" href="cvmx-sli-defs_8h.html#a80f23817bd7acb4f92ace6c845b81ca2">07305</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata2.html" title="cvmx_sli_last_win_rdata2">cvmx_sli_last_win_rdata2</a> <a class="code" href="unioncvmx__sli__last__win__rdata2.html" title="cvmx_sli_last_win_rdata2">cvmx_sli_last_win_rdata2_t</a>;
<a name="l07306"></a>07306 <span class="comment"></span>
<a name="l07307"></a>07307 <span class="comment">/**</span>
<a name="l07308"></a>07308 <span class="comment"> * cvmx_sli_last_win_rdata3</span>
<a name="l07309"></a>07309 <span class="comment"> *</span>
<a name="l07310"></a>07310 <span class="comment"> * The data from the last initiated window read by MAC 3.</span>
<a name="l07311"></a>07311 <span class="comment"> *</span>
<a name="l07312"></a>07312 <span class="comment"> */</span>
<a name="l07313"></a><a class="code" href="unioncvmx__sli__last__win__rdata3.html">07313</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata3.html" title="cvmx_sli_last_win_rdata3">cvmx_sli_last_win_rdata3</a> {
<a name="l07314"></a><a class="code" href="unioncvmx__sli__last__win__rdata3.html#a9b6c9b9828e7cf104a6abfa19d4bd56b">07314</a>     uint64_t <a class="code" href="unioncvmx__sli__last__win__rdata3.html#a9b6c9b9828e7cf104a6abfa19d4bd56b">u64</a>;
<a name="l07315"></a><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html">07315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html">cvmx_sli_last_win_rdata3_s</a> {
<a name="l07316"></a>07316 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07317"></a>07317 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html#a06c10e49781e06728c3b974cfbb45d6c">data</a>                         : 64; <span class="comment">/**&lt; Last window read data. */</span>
<a name="l07318"></a>07318 <span class="preprocessor">#else</span>
<a name="l07319"></a><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html#a06c10e49781e06728c3b974cfbb45d6c">07319</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html#a06c10e49781e06728c3b974cfbb45d6c">data</a>                         : 64;
<a name="l07320"></a>07320 <span class="preprocessor">#endif</span>
<a name="l07321"></a>07321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__last__win__rdata3.html#a6c85332b7bd99eaf15f86748761a4f4a">s</a>;
<a name="l07322"></a><a class="code" href="unioncvmx__sli__last__win__rdata3.html#a432f4c3463cffbbf07b0656406363c08">07322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html">cvmx_sli_last_win_rdata3_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata3.html#a432f4c3463cffbbf07b0656406363c08">cn61xx</a>;
<a name="l07323"></a><a class="code" href="unioncvmx__sli__last__win__rdata3.html#a9803420b329972efea4189c6b8480de6">07323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html">cvmx_sli_last_win_rdata3_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata3.html#a9803420b329972efea4189c6b8480de6">cn66xx</a>;
<a name="l07324"></a><a class="code" href="unioncvmx__sli__last__win__rdata3.html#a0ca7cf220f3fd9b201d1ef2a430c3d92">07324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html">cvmx_sli_last_win_rdata3_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata3.html#a0ca7cf220f3fd9b201d1ef2a430c3d92">cn70xx</a>;
<a name="l07325"></a><a class="code" href="unioncvmx__sli__last__win__rdata3.html#a3ae00bf6e6a28260943c606fd0dafed3">07325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html">cvmx_sli_last_win_rdata3_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata3.html#a3ae00bf6e6a28260943c606fd0dafed3">cn70xxp1</a>;
<a name="l07326"></a><a class="code" href="unioncvmx__sli__last__win__rdata3.html#a61194060cfe3a3201f2ad70a20ebf28d">07326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__last__win__rdata3_1_1cvmx__sli__last__win__rdata3__s.html">cvmx_sli_last_win_rdata3_s</a>     <a class="code" href="unioncvmx__sli__last__win__rdata3.html#a61194060cfe3a3201f2ad70a20ebf28d">cnf71xx</a>;
<a name="l07327"></a>07327 };
<a name="l07328"></a><a class="code" href="cvmx-sli-defs_8h.html#afea2a0e19ff54bb2dff86f883925a4b2">07328</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__last__win__rdata3.html" title="cvmx_sli_last_win_rdata3">cvmx_sli_last_win_rdata3</a> <a class="code" href="unioncvmx__sli__last__win__rdata3.html" title="cvmx_sli_last_win_rdata3">cvmx_sli_last_win_rdata3_t</a>;
<a name="l07329"></a>07329 <span class="comment"></span>
<a name="l07330"></a>07330 <span class="comment">/**</span>
<a name="l07331"></a>07331 <span class="comment"> * cvmx_sli_mac#_pf#_dma_vf_int</span>
<a name="l07332"></a>07332 <span class="comment"> *</span>
<a name="l07333"></a>07333 <span class="comment"> * When an error response is received for a VF DMA transaction read, the appropriate VF indexed</span>
<a name="l07334"></a>07334 <span class="comment"> * bit is set.  The appropriate PF should read the appropriate register.</span>
<a name="l07335"></a>07335 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07336"></a>07336 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07337"></a>07337 <span class="comment"> */</span>
<a name="l07338"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html">07338</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html" title="cvmx_sli_mac::_pf::_dma_vf_int">cvmx_sli_macx_pfx_dma_vf_int</a> {
<a name="l07339"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#a41d3727672996577a48edf93fe6469d6">07339</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#a41d3727672996577a48edf93fe6469d6">u64</a>;
<a name="l07340"></a><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html">07340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html">cvmx_sli_macx_pfx_dma_vf_int_s</a> {
<a name="l07341"></a>07341 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07342"></a>07342 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html#aa9fef8124b2636c492bc18af946dd085">vf_int</a>                       : 64; <span class="comment">/**&lt; When an error response is received for a VF DMA transaction read, the appropriate VF</span>
<a name="l07343"></a>07343 <span class="comment">                                                         indexed bit is set. */</span>
<a name="l07344"></a>07344 <span class="preprocessor">#else</span>
<a name="l07345"></a><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html#aa9fef8124b2636c492bc18af946dd085">07345</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html#aa9fef8124b2636c492bc18af946dd085">vf_int</a>                       : 64;
<a name="l07346"></a>07346 <span class="preprocessor">#endif</span>
<a name="l07347"></a>07347 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#a7a0449a524b52b366fab105e56eba9bb">s</a>;
<a name="l07348"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#a7ee0795feb87e8326cba3988fb4e1b62">07348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html">cvmx_sli_macx_pfx_dma_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#a7ee0795feb87e8326cba3988fb4e1b62">cn73xx</a>;
<a name="l07349"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#a538530869aefed6f103ee5929279b4de">07349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html">cvmx_sli_macx_pfx_dma_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#a538530869aefed6f103ee5929279b4de">cn78xx</a>;
<a name="l07350"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#ae8096496403dc1b67ab166a5096c2027">07350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int_1_1cvmx__sli__macx__pfx__dma__vf__int__s.html">cvmx_sli_macx_pfx_dma_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html#ae8096496403dc1b67ab166a5096c2027">cnf75xx</a>;
<a name="l07351"></a>07351 };
<a name="l07352"></a><a class="code" href="cvmx-sli-defs_8h.html#aedf6ec8b1be62343e1e470c3d14b2665">07352</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html" title="cvmx_sli_mac::_pf::_dma_vf_int">cvmx_sli_macx_pfx_dma_vf_int</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int.html" title="cvmx_sli_mac::_pf::_dma_vf_int">cvmx_sli_macx_pfx_dma_vf_int_t</a>;
<a name="l07353"></a>07353 <span class="comment"></span>
<a name="l07354"></a>07354 <span class="comment">/**</span>
<a name="l07355"></a>07355 <span class="comment"> * cvmx_sli_mac#_pf#_dma_vf_int_enb</span>
<a name="l07356"></a>07356 <span class="comment"> *</span>
<a name="l07357"></a>07357 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07358"></a>07358 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07359"></a>07359 <span class="comment"> */</span>
<a name="l07360"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html">07360</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html" title="cvmx_sli_mac::_pf::_dma_vf_int_enb">cvmx_sli_macx_pfx_dma_vf_int_enb</a> {
<a name="l07361"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#a8366c4e4fe3f44713a09aefef177c7ba">07361</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#a8366c4e4fe3f44713a09aefef177c7ba">u64</a>;
<a name="l07362"></a><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html">07362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html">cvmx_sli_macx_pfx_dma_vf_int_enb_s</a> {
<a name="l07363"></a>07363 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07364"></a>07364 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html#ac9f5fc09fb81adcd6e18bc52395ea6a3">vf_int_enb</a>                   : 64; <span class="comment">/**&lt; Enables DMA interrupts for the corresponding VF. */</span>
<a name="l07365"></a>07365 <span class="preprocessor">#else</span>
<a name="l07366"></a><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html#ac9f5fc09fb81adcd6e18bc52395ea6a3">07366</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html#ac9f5fc09fb81adcd6e18bc52395ea6a3">vf_int_enb</a>                   : 64;
<a name="l07367"></a>07367 <span class="preprocessor">#endif</span>
<a name="l07368"></a>07368 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#a270b0d7ea727bd8238b9d0ae7da9af85">s</a>;
<a name="l07369"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#a0a2221ccf677335a81d39c276386d419">07369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html">cvmx_sli_macx_pfx_dma_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#a0a2221ccf677335a81d39c276386d419">cn73xx</a>;
<a name="l07370"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#a81a293904b4474c0fe2bcf056b00e523">07370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html">cvmx_sli_macx_pfx_dma_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#a81a293904b4474c0fe2bcf056b00e523">cn78xx</a>;
<a name="l07371"></a><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#abc461d1b4c1ea0716a28253f6c0f03c9">07371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__dma__vf__int__enb_1_1cvmx__sli__macx__pfx__dma__vf__int__enb__s.html">cvmx_sli_macx_pfx_dma_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html#abc461d1b4c1ea0716a28253f6c0f03c9">cnf75xx</a>;
<a name="l07372"></a>07372 };
<a name="l07373"></a><a class="code" href="cvmx-sli-defs_8h.html#a538921f1a1786ba4e2368c4fc9e4113b">07373</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html" title="cvmx_sli_mac::_pf::_dma_vf_int_enb">cvmx_sli_macx_pfx_dma_vf_int_enb</a> <a class="code" href="unioncvmx__sli__macx__pfx__dma__vf__int__enb.html" title="cvmx_sli_mac::_pf::_dma_vf_int_enb">cvmx_sli_macx_pfx_dma_vf_int_enb_t</a>;
<a name="l07374"></a>07374 <span class="comment"></span>
<a name="l07375"></a>07375 <span class="comment">/**</span>
<a name="l07376"></a>07376 <span class="comment"> * cvmx_sli_mac#_pf#_flr_vf_int</span>
<a name="l07377"></a>07377 <span class="comment"> *</span>
<a name="l07378"></a>07378 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07379"></a>07379 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07380"></a>07380 <span class="comment"> */</span>
<a name="l07381"></a><a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html">07381</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html" title="cvmx_sli_mac::_pf::_flr_vf_int">cvmx_sli_macx_pfx_flr_vf_int</a> {
<a name="l07382"></a><a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a12eb42643ce6da0054ece9cb75e53ad9">07382</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a12eb42643ce6da0054ece9cb75e53ad9">u64</a>;
<a name="l07383"></a><a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html">07383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html">cvmx_sli_macx_pfx_flr_vf_int_s</a> {
<a name="l07384"></a>07384 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07385"></a>07385 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html#a4a2dbac2e05a0f4676b6c09c0e96accb">vf_int</a>                       : 64; <span class="comment">/**&lt; When an VF causes a flr the appropriate VF indexed bit is set. */</span>
<a name="l07386"></a>07386 <span class="preprocessor">#else</span>
<a name="l07387"></a><a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html#a4a2dbac2e05a0f4676b6c09c0e96accb">07387</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html#a4a2dbac2e05a0f4676b6c09c0e96accb">vf_int</a>                       : 64;
<a name="l07388"></a>07388 <span class="preprocessor">#endif</span>
<a name="l07389"></a>07389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a3a9ef56862bf3c6d9a1a1ed7e47ee9db">s</a>;
<a name="l07390"></a><a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a7a371ab29dbd2e2dd2e0886f4c600f03">07390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html">cvmx_sli_macx_pfx_flr_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a7a371ab29dbd2e2dd2e0886f4c600f03">cn73xx</a>;
<a name="l07391"></a><a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a14e88c4253ac8f9a7ea05bdaf10b4d47">07391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html">cvmx_sli_macx_pfx_flr_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a14e88c4253ac8f9a7ea05bdaf10b4d47">cn78xx</a>;
<a name="l07392"></a><a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a02db987511740e788ae33ebb69c08c04">07392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__flr__vf__int_1_1cvmx__sli__macx__pfx__flr__vf__int__s.html">cvmx_sli_macx_pfx_flr_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html#a02db987511740e788ae33ebb69c08c04">cnf75xx</a>;
<a name="l07393"></a>07393 };
<a name="l07394"></a><a class="code" href="cvmx-sli-defs_8h.html#a5073d231c1803e591e72d6f45633c03e">07394</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html" title="cvmx_sli_mac::_pf::_flr_vf_int">cvmx_sli_macx_pfx_flr_vf_int</a> <a class="code" href="unioncvmx__sli__macx__pfx__flr__vf__int.html" title="cvmx_sli_mac::_pf::_flr_vf_int">cvmx_sli_macx_pfx_flr_vf_int_t</a>;
<a name="l07395"></a>07395 <span class="comment"></span>
<a name="l07396"></a>07396 <span class="comment">/**</span>
<a name="l07397"></a>07397 <span class="comment"> * cvmx_sli_mac#_pf#_int_enb</span>
<a name="l07398"></a>07398 <span class="comment"> *</span>
<a name="l07399"></a>07399 <span class="comment"> * Interrupt enable register for a given PF SLI_MAC()_PF()_INT_SUM register.</span>
<a name="l07400"></a>07400 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07401"></a>07401 <span class="comment"> */</span>
<a name="l07402"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html">07402</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html" title="cvmx_sli_mac::_pf::_int_enb">cvmx_sli_macx_pfx_int_enb</a> {
<a name="l07403"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a44d5aad0ab5c13fe11b075a65401a931">07403</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a44d5aad0ab5c13fe11b075a65401a931">u64</a>;
<a name="l07404"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html">07404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html">cvmx_sli_macx_pfx_int_enb_s</a> {
<a name="l07405"></a>07405 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07406"></a>07406 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a8cc82fc3dae565ebe4de735d0718a6ef">pppf_err</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[PPPF_ERR] to generate an interrupt to the MAC core</span>
<a name="l07407"></a>07407 <span class="comment">                                                         for MSI/INTA. */</span>
<a name="l07408"></a>07408     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a32cd2692aec07e05d936407247c0a076">ppvf_err</a>                     : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[PPVF_ERR] to generate an interrupt to the MAC core</span>
<a name="l07409"></a>07409 <span class="comment">                                                         for MSI/INTA.</span>
<a name="l07410"></a>07410 <span class="comment">                                                         Note: the corresponding interrupt will only ever be set for SR-IOV PF&apos;s:</span>
<a name="l07411"></a>07411 <span class="comment">                                                         SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07412"></a>07412     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a089a57f4022455604b962bbd2f9e3c7b">pktpf_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[PKTPF_ERR] to generate an interrupt to the MAC core</span>
<a name="l07413"></a>07413 <span class="comment">                                                         for MSI/INTA. */</span>
<a name="l07414"></a>07414     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aeece44e92c46c116a1568883ffc1c600">pktvf_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[PKTVF_ERR] to generate an interrupt to the MAC core</span>
<a name="l07415"></a>07415 <span class="comment">                                                         for MSI/INTA.</span>
<a name="l07416"></a>07416 <span class="comment">                                                         Note: the corresponding interrupt will only ever be set for SR-IOV PF&apos;s:</span>
<a name="l07417"></a>07417 <span class="comment">                                                         SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07418"></a>07418     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aaf95762b082874273176aedf1e959e96">dmapf_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[DMAPF_ERR] to generate an interrupt to the MAC core</span>
<a name="l07419"></a>07419 <span class="comment">                                                         for MSI/INTA. */</span>
<a name="l07420"></a>07420     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a5256ff760d77826c60ceef440fa7a35d">dmavf_err</a>                    : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[DMAVF_ERR] to generate an interrupt to the MAC core</span>
<a name="l07421"></a>07421 <span class="comment">                                                         for MSI/INTA.</span>
<a name="l07422"></a>07422 <span class="comment">                                                         Note: the corresponding interrupt will only ever be set for SR-IOV PF&apos;s:</span>
<a name="l07423"></a>07423 <span class="comment">                                                         SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07424"></a>07424     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a569764e936acec46ac4b94da15027ca2">vf_mbox</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[VF_MBOX] to generate an interrupt to the MAC core</span>
<a name="l07425"></a>07425 <span class="comment">                                                         for MSI/INTA.</span>
<a name="l07426"></a>07426 <span class="comment">                                                         Note: the corresponding interrupt will only ever be set for SR-IOV PF&apos;s:</span>
<a name="l07427"></a>07427 <span class="comment">                                                         SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07428"></a>07428     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa2b452d3f648272e4d2a4dfd205b82d0">reserved_38_56</a>               : 19;
<a name="l07429"></a>07429     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ae85cdbe6cdbddec0a8f4a64911840b19">dtime</a>                        : 2;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[DTIME] to generate an interrupt to the MAC core for</span>
<a name="l07430"></a>07430 <span class="comment">                                                         MSI/INTA. */</span>
<a name="l07431"></a>07431     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#abe96d0033e0d09578e55cab99607a547">dcnt</a>                         : 2;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[DCNT] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l07432"></a>07432     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a8adf860f079cba2417905aa40658bd09">dmafi</a>                        : 2;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[DMAFI] to generate an interrupt to the MAC core for</span>
<a name="l07433"></a>07433 <span class="comment">                                                         MSI/INTA. */</span>
<a name="l07434"></a>07434     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a75f785c7b3f798f21b195e73a8dccc4a">reserved_12_31</a>               : 20;
<a name="l07435"></a>07435     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ab0b06a021d766cda485c8b6db908c93f">un_wi</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[UN_WI] to generate an interrupt to the MAC core for</span>
<a name="l07436"></a>07436 <span class="comment">                                                         MSI/INTA. */</span>
<a name="l07437"></a>07437     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa84597641337e6f20db62732876676ee">un_b0</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[UN_B0] to generate an interrupt to the MAC core for</span>
<a name="l07438"></a>07438 <span class="comment">                                                         MSI/INTA. */</span>
<a name="l07439"></a>07439     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a479db4c5c25ea9aeafa2b8c26d752175">up_wi</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[UP_WI] to generate an interrupt to the MAC core for</span>
<a name="l07440"></a>07440 <span class="comment">                                                         MSI/INTA. */</span>
<a name="l07441"></a>07441     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#adc1bbe854b0f36e918f503e5276a8de5">up_b0</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[UP_B0] to generate an interrupt to the MAC core for</span>
<a name="l07442"></a>07442 <span class="comment">                                                         MSI/INTA. */</span>
<a name="l07443"></a>07443     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa7528561322452da24d0c60f722dfb21">reserved_6_7</a>                 : 2;
<a name="l07444"></a>07444     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a924e524fd270f581d86dd6cf3eb9caff">ptime</a>                        : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[PTIME] to generate an interrupt to the MAC core for</span>
<a name="l07445"></a>07445 <span class="comment">                                                         MSI/INTA. */</span>
<a name="l07446"></a>07446     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ac48d0d83958453788c471b588fc503de">pcnt</a>                         : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[PCNT] to generate an interrupt to the MAC core for MSI/INTA. */</span>
<a name="l07447"></a>07447     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#abb0e4b4bbccfbf7d884042135a612f64">reserved_2_3</a>                 : 2;
<a name="l07448"></a>07448     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a80bf824ccf677ac90ad81e46851e71fe">mio_int</a>                      : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[MIO_INT] to generate an interrupt to the MAC core</span>
<a name="l07449"></a>07449 <span class="comment">                                                         for MSI/INTA. */</span>
<a name="l07450"></a>07450     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a1ababe346abf8e3949903dae64a2dc9b">rml_to</a>                       : 1;  <span class="comment">/**&lt; Enables SLI_MAC()_PF()_INT_SUM[RML_TO] to generate an interrupt to the MAC core</span>
<a name="l07451"></a>07451 <span class="comment">                                                         for MSI/INTA. */</span>
<a name="l07452"></a>07452 <span class="preprocessor">#else</span>
<a name="l07453"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a1ababe346abf8e3949903dae64a2dc9b">07453</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a1ababe346abf8e3949903dae64a2dc9b">rml_to</a>                       : 1;
<a name="l07454"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a80bf824ccf677ac90ad81e46851e71fe">07454</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a80bf824ccf677ac90ad81e46851e71fe">mio_int</a>                      : 1;
<a name="l07455"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#abb0e4b4bbccfbf7d884042135a612f64">07455</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#abb0e4b4bbccfbf7d884042135a612f64">reserved_2_3</a>                 : 2;
<a name="l07456"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ac48d0d83958453788c471b588fc503de">07456</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ac48d0d83958453788c471b588fc503de">pcnt</a>                         : 1;
<a name="l07457"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a924e524fd270f581d86dd6cf3eb9caff">07457</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a924e524fd270f581d86dd6cf3eb9caff">ptime</a>                        : 1;
<a name="l07458"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa7528561322452da24d0c60f722dfb21">07458</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa7528561322452da24d0c60f722dfb21">reserved_6_7</a>                 : 2;
<a name="l07459"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#adc1bbe854b0f36e918f503e5276a8de5">07459</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#adc1bbe854b0f36e918f503e5276a8de5">up_b0</a>                        : 1;
<a name="l07460"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a479db4c5c25ea9aeafa2b8c26d752175">07460</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a479db4c5c25ea9aeafa2b8c26d752175">up_wi</a>                        : 1;
<a name="l07461"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa84597641337e6f20db62732876676ee">07461</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa84597641337e6f20db62732876676ee">un_b0</a>                        : 1;
<a name="l07462"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ab0b06a021d766cda485c8b6db908c93f">07462</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ab0b06a021d766cda485c8b6db908c93f">un_wi</a>                        : 1;
<a name="l07463"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a75f785c7b3f798f21b195e73a8dccc4a">07463</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a75f785c7b3f798f21b195e73a8dccc4a">reserved_12_31</a>               : 20;
<a name="l07464"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a8adf860f079cba2417905aa40658bd09">07464</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a8adf860f079cba2417905aa40658bd09">dmafi</a>                        : 2;
<a name="l07465"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#abe96d0033e0d09578e55cab99607a547">07465</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#abe96d0033e0d09578e55cab99607a547">dcnt</a>                         : 2;
<a name="l07466"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ae85cdbe6cdbddec0a8f4a64911840b19">07466</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#ae85cdbe6cdbddec0a8f4a64911840b19">dtime</a>                        : 2;
<a name="l07467"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa2b452d3f648272e4d2a4dfd205b82d0">07467</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aa2b452d3f648272e4d2a4dfd205b82d0">reserved_38_56</a>               : 19;
<a name="l07468"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a569764e936acec46ac4b94da15027ca2">07468</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a569764e936acec46ac4b94da15027ca2">vf_mbox</a>                      : 1;
<a name="l07469"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a5256ff760d77826c60ceef440fa7a35d">07469</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a5256ff760d77826c60ceef440fa7a35d">dmavf_err</a>                    : 1;
<a name="l07470"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aaf95762b082874273176aedf1e959e96">07470</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aaf95762b082874273176aedf1e959e96">dmapf_err</a>                    : 1;
<a name="l07471"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aeece44e92c46c116a1568883ffc1c600">07471</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#aeece44e92c46c116a1568883ffc1c600">pktvf_err</a>                    : 1;
<a name="l07472"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a089a57f4022455604b962bbd2f9e3c7b">07472</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a089a57f4022455604b962bbd2f9e3c7b">pktpf_err</a>                    : 1;
<a name="l07473"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a32cd2692aec07e05d936407247c0a076">07473</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a32cd2692aec07e05d936407247c0a076">ppvf_err</a>                     : 1;
<a name="l07474"></a><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a8cc82fc3dae565ebe4de735d0718a6ef">07474</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html#a8cc82fc3dae565ebe4de735d0718a6ef">pppf_err</a>                     : 1;
<a name="l07475"></a>07475 <span class="preprocessor">#endif</span>
<a name="l07476"></a>07476 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a0008b930ce265455d9322fcc65c31d8c">s</a>;
<a name="l07477"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a2c451d149a6f47d4e8498e8c18e3c30d">07477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html">cvmx_sli_macx_pfx_int_enb_s</a>    <a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a2c451d149a6f47d4e8498e8c18e3c30d">cn73xx</a>;
<a name="l07478"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a77b068a9d83dac8b27115fe05defaeda">07478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html">cvmx_sli_macx_pfx_int_enb_s</a>    <a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a77b068a9d83dac8b27115fe05defaeda">cn78xx</a>;
<a name="l07479"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a47696ecbbb881c6bb4e9b9c83fb6063a">07479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__enb_1_1cvmx__sli__macx__pfx__int__enb__s.html">cvmx_sli_macx_pfx_int_enb_s</a>    <a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html#a47696ecbbb881c6bb4e9b9c83fb6063a">cnf75xx</a>;
<a name="l07480"></a>07480 };
<a name="l07481"></a><a class="code" href="cvmx-sli-defs_8h.html#a77a2086133b8a9584c874e1adbd50f2e">07481</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html" title="cvmx_sli_mac::_pf::_int_enb">cvmx_sli_macx_pfx_int_enb</a> <a class="code" href="unioncvmx__sli__macx__pfx__int__enb.html" title="cvmx_sli_mac::_pf::_int_enb">cvmx_sli_macx_pfx_int_enb_t</a>;
<a name="l07482"></a>07482 <span class="comment"></span>
<a name="l07483"></a>07483 <span class="comment">/**</span>
<a name="l07484"></a>07484 <span class="comment"> * cvmx_sli_mac#_pf#_int_sum</span>
<a name="l07485"></a>07485 <span class="comment"> *</span>
<a name="l07486"></a>07486 <span class="comment"> * Interrupt summary register for a given PF. Indexed (MAC index) by SLI_PORT_E.</span>
<a name="l07487"></a>07487 <span class="comment"> * The fields in this register are set when an interrupt condition occurs; write 1 to clear.</span>
<a name="l07488"></a>07488 <span class="comment"> */</span>
<a name="l07489"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html">07489</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html" title="cvmx_sli_mac::_pf::_int_sum">cvmx_sli_macx_pfx_int_sum</a> {
<a name="l07490"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#af0ba589b6f00a416b3b86b41ae392d49">07490</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#af0ba589b6f00a416b3b86b41ae392d49">u64</a>;
<a name="l07491"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html">07491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html">cvmx_sli_macx_pfx_int_sum_s</a> {
<a name="l07492"></a>07492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07493"></a>07493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a921b77a5c11288b92743cd2fad70620d">pppf_err</a>                     : 1;  <span class="comment">/**&lt; When an error response is received for a PF PP transaction read, this bit is set. */</span>
<a name="l07494"></a>07494     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a35e41d05b4021b6e0b678341219e310b">ppvf_err</a>                     : 1;  <span class="comment">/**&lt; When an error response is received for a VF PP transaction read, this bit is set.</span>
<a name="l07495"></a>07495 <span class="comment">                                                         A subsequent read to SLI_MAC()_PF()_PP_VF_INT is required to discover which VF.</span>
<a name="l07496"></a>07496 <span class="comment">                                                         Note: this will only ever be set for SR-IOV PF&apos;s: SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07497"></a>07497     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#aab3064937e442b0ccab61946e0c7fec8">pktpf_err</a>                    : 1;  <span class="comment">/**&lt; This bit is set when any of the following events occur</span>
<a name="l07498"></a>07498 <span class="comment">                                                         1) An error response is received for PF packet transaction read.</span>
<a name="l07499"></a>07499 <span class="comment">                                                         2) A doorbell overflow for a ring associated with this PF occurs in</span>
<a name="l07500"></a>07500 <span class="comment">                                                            SLI_PKT()_INSTR_BAOFF_DBELL or SLI_PKT()_SLIST_BAOFF_DBELL.</span>
<a name="l07501"></a>07501 <span class="comment">                                                         3) A packet was received from PKO for ring X, SLI_PKT_GBL_CONTROL[NOPTR_D] = 0</span>
<a name="l07502"></a>07502 <span class="comment">                                                            and SLI_PKTX_SLIST_BAOFF_DBELL[DBELL] = 0. */</span>
<a name="l07503"></a>07503     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a52bffdbab5a8d5d86ba081d549f35709">pktvf_err</a>                    : 1;  <span class="comment">/**&lt; This bit is set when any of the following events occur</span>
<a name="l07504"></a>07504 <span class="comment">                                                         1) An error response is received for VF packet transaction read.</span>
<a name="l07505"></a>07505 <span class="comment">                                                         2) A doorbell overflow for a ring associated with a VF occurs in</span>
<a name="l07506"></a>07506 <span class="comment">                                                            SLI_PKT()_INSTR_BAOFF_DBELL or SLI_PKT()_SLIST_BAOFF_DBELL.</span>
<a name="l07507"></a>07507 <span class="comment">                                                         3) A packet was received from PKO for ring X, SLI_PKT_GBL_CONTROL[NOPTR_D] = 0</span>
<a name="l07508"></a>07508 <span class="comment">                                                            and SLI_PKTX_SLIST_BAOFF_DBELL[DBELL] = 0.</span>
<a name="l07509"></a>07509 <span class="comment">                                                         4) An illegal bar0 bar1 bar2 memory access from a VF occurs.</span>
<a name="l07510"></a>07510 <span class="comment">                                                         A subsequent read to SLI_MAC()_PF()_PKT_VF_INT is required to discover which VF.</span>
<a name="l07511"></a>07511 <span class="comment">                                                         Note: this will only ever be set for SR-IOV PF&apos;s: SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07512"></a>07512     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ae9d59ac21deeb4c4bc5c8213e24e1403">dmapf_err</a>                    : 1;  <span class="comment">/**&lt; When an error response is received for a PF DMA transaction read, this bit is set. */</span>
<a name="l07513"></a>07513     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a46488d8872a85309f9ee2bedf04da37d">dmavf_err</a>                    : 1;  <span class="comment">/**&lt; When an error response is received for a VF DMA transaction read, this bit is set.</span>
<a name="l07514"></a>07514 <span class="comment">                                                         A subsequent read to SLI_MAC()_PF()_DMA_VF_INT is required to discover which VF.</span>
<a name="l07515"></a>07515 <span class="comment">                                                         Note: this will only ever be set for SR-IOV PF&apos;s: SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07516"></a>07516     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a676794cea37a81f9326e1df9585e394d">vf_mbox</a>                      : 1;  <span class="comment">/**&lt; When an VF wants to communicate to a PF it writes its SLI_PKT_PF_MBOX_SIG2 register</span>
<a name="l07517"></a>07517 <span class="comment">                                                         causing</span>
<a name="l07518"></a>07518 <span class="comment">                                                         this bit to be set.</span>
<a name="l07519"></a>07519 <span class="comment">                                                         A subsequent read to SLI_MAC()_PF()_MBOX_INT is required to discover which VF.</span>
<a name="l07520"></a>07520 <span class="comment">                                                         Note: this will only ever be set for SR-IOV PF&apos;s: SLI_PORT_E::PEM0 PF0. */</span>
<a name="l07521"></a>07521     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ad9dde3a658ee6c79afc522331a03d9d7">reserved_38_56</a>               : 19;
<a name="l07522"></a>07522     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#afa73a23b2d8c8c8c69b0e9dc9e4c98af">dtime</a>                        : 2;  <span class="comment">/**&lt; Whenever SLI_DMA()_CNT[CNT] is not 0, the SLI_DMA()_TIM[TIM] timer increments</span>
<a name="l07523"></a>07523 <span class="comment">                                                         every SLI clock. DTIME&lt;x&gt; is set whenever SLI_DMA()_TIM[TIM] &gt;</span>
<a name="l07524"></a>07524 <span class="comment">                                                         SLI_DMA()_INT_LEVEL[TIME]. DTIME&lt;x&gt; is normally cleared by clearing</span>
<a name="l07525"></a>07525 <span class="comment">                                                         SLI_DMA()_CNT[CNT] (which also clears SLI_DMA()_TIM[TIM]). */</span>
<a name="l07526"></a>07526     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a4c9925ca979c0a20efb47051ea03cc1a">dcnt</a>                         : 2;  <span class="comment">/**&lt; DCNT&lt;x&gt; is set whenever SLI_DMAx_CNT[CNT] &gt; SLI_DMA()_INT_LEVEL[CNT]. DCNT&lt;x&gt; is</span>
<a name="l07527"></a>07527 <span class="comment">                                                         normally cleared by decreasing SLI_DMA()_CNT[CNT]. */</span>
<a name="l07528"></a>07528     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a5aad43b8c17706ed48631c6c24349821">dmafi</a>                        : 2;  <span class="comment">/**&lt; DMA set forced interrupts. Set by SLI/DPI after completing a DPI DMA</span>
<a name="l07529"></a>07529 <span class="comment">                                                         Instruction with DPI_DMA_INSTR_HDR_S[FI] set. */</span>
<a name="l07530"></a>07530     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a40aeb1469063551058219655e2fdaad4">reserved_12_31</a>               : 20;
<a name="l07531"></a>07531     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a5382ff5272ff51b09ce571a60bf232e3">un_wi</a>                        : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for window register from MAC. This occurs when the window</span>
<a name="l07532"></a>07532 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l07533"></a>07533 <span class="comment">                                                         This can only be set by a PF and not a VF access. */</span>
<a name="l07534"></a>07534     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a38a8313f4de943dad349e6f430d29bbe">un_b0</a>                        : 1;  <span class="comment">/**&lt; Received unsupported N-TLP for Bar 0 from MAC. This occurs when the BAR 0 address space</span>
<a name="l07535"></a>07535 <span class="comment">                                                         is disabled.</span>
<a name="l07536"></a>07536 <span class="comment">                                                         This can only be set by a PF and not a VF access. */</span>
<a name="l07537"></a>07537     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#aa48d7afc864e5e3cbe99bab9b0b7349c">up_wi</a>                        : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for window register from MAC. This occurs when the window</span>
<a name="l07538"></a>07538 <span class="comment">                                                         registers are disabled and a window register access occurs.</span>
<a name="l07539"></a>07539 <span class="comment">                                                         This can only be set by a PF and not a VF access. */</span>
<a name="l07540"></a>07540     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a0d5bb6f54606480c7216a2d3b9182f33">up_b0</a>                        : 1;  <span class="comment">/**&lt; Received unsupported P-TLP for Bar 0 from MAC. This occurs when the BAR 0 address space</span>
<a name="l07541"></a>07541 <span class="comment">                                                         This can only be set by a PF and not a VF access. */</span>
<a name="l07542"></a>07542     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a623acb35660f0ff0f3ffa8ae73b5f84e">reserved_6_7</a>                 : 2;
<a name="l07543"></a>07543     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#afbb8f730962c72e9ba84fb9af22b9259">ptime</a>                        : 1;  <span class="comment">/**&lt; The preferred method to service PTIME interrupts is through MSIX rings.  This bit is only</span>
<a name="l07544"></a>07544 <span class="comment">                                                         used</span>
<a name="l07545"></a>07545 <span class="comment">                                                         for legacy code.</span>
<a name="l07546"></a>07546 <span class="comment">                                                         Packet timer has an interrupt. The specific rings can be found in SLI_PKT_TIME_INT. */</span>
<a name="l07547"></a>07547     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ad2888537bc6d0777e62e23ce63a49391">pcnt</a>                         : 1;  <span class="comment">/**&lt; The preferred method to service PCNT interrupts is through MSIX rings.  This bit is only</span>
<a name="l07548"></a>07548 <span class="comment">                                                         used</span>
<a name="l07549"></a>07549 <span class="comment">                                                         for legacy code.</span>
<a name="l07550"></a>07550 <span class="comment">                                                         Packet counter has an interrupt. The specific rings can be found in SLI_PKT_CNT_INT. */</span>
<a name="l07551"></a>07551     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a7e9e131625047319036e2d1b5380024e">reserved_2_3</a>                 : 2;
<a name="l07552"></a>07552     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a65181b2c016c7e1f95b65f00cb271851">mio_int</a>                      : 1;  <span class="comment">/**&lt; Interrupt from CIU for this PF. CIU can output an interrupt for each each MAC</span>
<a name="l07553"></a>07553 <span class="comment">                                                         included in the CIU_DEST_IO_E enumeration. SLI can send the CIU interrupt for a</span>
<a name="l07554"></a>07554 <span class="comment">                                                         MAC out its PF0. [MIO_INT] bits are copies of corresponding CIU3_DEST()_IO_INT[INTR]</span>
<a name="l07555"></a>07555 <span class="comment">                                                         bits.</span>
<a name="l07556"></a>07556 <span class="comment">                                                         [MIO_INT] cannot assert for SLI_PORT_E::SRIO0 PF0 and SLI_PORT_E::SRIO1 PF0. */</span>
<a name="l07557"></a>07557     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#af8b7aa3d5841ff60cdf44597dd2d4d83">rml_to</a>                       : 1;  <span class="comment">/**&lt; A read or write transfer to a RSL that did not complete within</span>
<a name="l07558"></a>07558 <span class="comment">                                                         SLI_WINDOW_CTL[TIME] coprocessor-clock cycles. */</span>
<a name="l07559"></a>07559 <span class="preprocessor">#else</span>
<a name="l07560"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#af8b7aa3d5841ff60cdf44597dd2d4d83">07560</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#af8b7aa3d5841ff60cdf44597dd2d4d83">rml_to</a>                       : 1;
<a name="l07561"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a65181b2c016c7e1f95b65f00cb271851">07561</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a65181b2c016c7e1f95b65f00cb271851">mio_int</a>                      : 1;
<a name="l07562"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a7e9e131625047319036e2d1b5380024e">07562</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a7e9e131625047319036e2d1b5380024e">reserved_2_3</a>                 : 2;
<a name="l07563"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ad2888537bc6d0777e62e23ce63a49391">07563</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ad2888537bc6d0777e62e23ce63a49391">pcnt</a>                         : 1;
<a name="l07564"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#afbb8f730962c72e9ba84fb9af22b9259">07564</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#afbb8f730962c72e9ba84fb9af22b9259">ptime</a>                        : 1;
<a name="l07565"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a623acb35660f0ff0f3ffa8ae73b5f84e">07565</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a623acb35660f0ff0f3ffa8ae73b5f84e">reserved_6_7</a>                 : 2;
<a name="l07566"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a0d5bb6f54606480c7216a2d3b9182f33">07566</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a0d5bb6f54606480c7216a2d3b9182f33">up_b0</a>                        : 1;
<a name="l07567"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#aa48d7afc864e5e3cbe99bab9b0b7349c">07567</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#aa48d7afc864e5e3cbe99bab9b0b7349c">up_wi</a>                        : 1;
<a name="l07568"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a38a8313f4de943dad349e6f430d29bbe">07568</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a38a8313f4de943dad349e6f430d29bbe">un_b0</a>                        : 1;
<a name="l07569"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a5382ff5272ff51b09ce571a60bf232e3">07569</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a5382ff5272ff51b09ce571a60bf232e3">un_wi</a>                        : 1;
<a name="l07570"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a40aeb1469063551058219655e2fdaad4">07570</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a40aeb1469063551058219655e2fdaad4">reserved_12_31</a>               : 20;
<a name="l07571"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a5aad43b8c17706ed48631c6c24349821">07571</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a5aad43b8c17706ed48631c6c24349821">dmafi</a>                        : 2;
<a name="l07572"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a4c9925ca979c0a20efb47051ea03cc1a">07572</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a4c9925ca979c0a20efb47051ea03cc1a">dcnt</a>                         : 2;
<a name="l07573"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#afa73a23b2d8c8c8c69b0e9dc9e4c98af">07573</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#afa73a23b2d8c8c8c69b0e9dc9e4c98af">dtime</a>                        : 2;
<a name="l07574"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ad9dde3a658ee6c79afc522331a03d9d7">07574</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ad9dde3a658ee6c79afc522331a03d9d7">reserved_38_56</a>               : 19;
<a name="l07575"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a676794cea37a81f9326e1df9585e394d">07575</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a676794cea37a81f9326e1df9585e394d">vf_mbox</a>                      : 1;
<a name="l07576"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a46488d8872a85309f9ee2bedf04da37d">07576</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a46488d8872a85309f9ee2bedf04da37d">dmavf_err</a>                    : 1;
<a name="l07577"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ae9d59ac21deeb4c4bc5c8213e24e1403">07577</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#ae9d59ac21deeb4c4bc5c8213e24e1403">dmapf_err</a>                    : 1;
<a name="l07578"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a52bffdbab5a8d5d86ba081d549f35709">07578</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a52bffdbab5a8d5d86ba081d549f35709">pktvf_err</a>                    : 1;
<a name="l07579"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#aab3064937e442b0ccab61946e0c7fec8">07579</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#aab3064937e442b0ccab61946e0c7fec8">pktpf_err</a>                    : 1;
<a name="l07580"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a35e41d05b4021b6e0b678341219e310b">07580</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a35e41d05b4021b6e0b678341219e310b">ppvf_err</a>                     : 1;
<a name="l07581"></a><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a921b77a5c11288b92743cd2fad70620d">07581</a>     uint64_t <a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html#a921b77a5c11288b92743cd2fad70620d">pppf_err</a>                     : 1;
<a name="l07582"></a>07582 <span class="preprocessor">#endif</span>
<a name="l07583"></a>07583 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#a6a41ff08042483e2380aba50021a224f">s</a>;
<a name="l07584"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#a0f6f1db480aa75ed2dac7c64b033e11f">07584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html">cvmx_sli_macx_pfx_int_sum_s</a>    <a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#a0f6f1db480aa75ed2dac7c64b033e11f">cn73xx</a>;
<a name="l07585"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#aa51eeca472edf4263dd92464570206fe">07585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html">cvmx_sli_macx_pfx_int_sum_s</a>    <a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#aa51eeca472edf4263dd92464570206fe">cn78xx</a>;
<a name="l07586"></a><a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#a3795934ba9dac9f4f8d897b4debee6d3">07586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__int__sum_1_1cvmx__sli__macx__pfx__int__sum__s.html">cvmx_sli_macx_pfx_int_sum_s</a>    <a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html#a3795934ba9dac9f4f8d897b4debee6d3">cnf75xx</a>;
<a name="l07587"></a>07587 };
<a name="l07588"></a><a class="code" href="cvmx-sli-defs_8h.html#aa96014830ea766725b59752671b48b4d">07588</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html" title="cvmx_sli_mac::_pf::_int_sum">cvmx_sli_macx_pfx_int_sum</a> <a class="code" href="unioncvmx__sli__macx__pfx__int__sum.html" title="cvmx_sli_mac::_pf::_int_sum">cvmx_sli_macx_pfx_int_sum_t</a>;
<a name="l07589"></a>07589 <span class="comment"></span>
<a name="l07590"></a>07590 <span class="comment">/**</span>
<a name="l07591"></a>07591 <span class="comment"> * cvmx_sli_mac#_pf#_mbox_int</span>
<a name="l07592"></a>07592 <span class="comment"> *</span>
<a name="l07593"></a>07593 <span class="comment"> * When a VF to PF MBOX write occurs the appropriate bit is set.</span>
<a name="l07594"></a>07594 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07595"></a>07595 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07596"></a>07596 <span class="comment"> */</span>
<a name="l07597"></a><a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html">07597</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html" title="cvmx_sli_mac::_pf::_mbox_int">cvmx_sli_macx_pfx_mbox_int</a> {
<a name="l07598"></a><a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#af2054de0a6ce85769372dc979feec3d1">07598</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#af2054de0a6ce85769372dc979feec3d1">u64</a>;
<a name="l07599"></a><a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html">07599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html">cvmx_sli_macx_pfx_mbox_int_s</a> {
<a name="l07600"></a>07600 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07601"></a>07601 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html#ac5d1c6a91d83cee5c7cbb8fad84f7759">vf_int</a>                       : 64; <span class="comment">/**&lt; When an VF wants to communicate to a PF it writes its SLI_PKT()_PF_VF_MBOX_SIG()</span>
<a name="l07602"></a>07602 <span class="comment">                                                         register the appropriate ring indexed bit is set.  The PF should then read  the</span>
<a name="l07603"></a>07603 <span class="comment">                                                         appropriate SLI_PKT()_PF_VF_MBOX_SIG() indexed register. */</span>
<a name="l07604"></a>07604 <span class="preprocessor">#else</span>
<a name="l07605"></a><a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html#ac5d1c6a91d83cee5c7cbb8fad84f7759">07605</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html#ac5d1c6a91d83cee5c7cbb8fad84f7759">vf_int</a>                       : 64;
<a name="l07606"></a>07606 <span class="preprocessor">#endif</span>
<a name="l07607"></a>07607 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#a3d7db6c584ea045cb7ae61738a6c1046">s</a>;
<a name="l07608"></a><a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#aaaf83d7c1d29c5a3adf04f48a63990d2">07608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html">cvmx_sli_macx_pfx_mbox_int_s</a>   <a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#aaaf83d7c1d29c5a3adf04f48a63990d2">cn73xx</a>;
<a name="l07609"></a><a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#a19d49902ed45d0f9a80013586bf36343">07609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html">cvmx_sli_macx_pfx_mbox_int_s</a>   <a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#a19d49902ed45d0f9a80013586bf36343">cn78xx</a>;
<a name="l07610"></a><a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#a33c2b7545500bc57377f4227c1efb64e">07610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__mbox__int_1_1cvmx__sli__macx__pfx__mbox__int__s.html">cvmx_sli_macx_pfx_mbox_int_s</a>   <a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html#a33c2b7545500bc57377f4227c1efb64e">cnf75xx</a>;
<a name="l07611"></a>07611 };
<a name="l07612"></a><a class="code" href="cvmx-sli-defs_8h.html#ac7f7ec38f2c21e92380d7758abb5b61a">07612</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html" title="cvmx_sli_mac::_pf::_mbox_int">cvmx_sli_macx_pfx_mbox_int</a> <a class="code" href="unioncvmx__sli__macx__pfx__mbox__int.html" title="cvmx_sli_mac::_pf::_mbox_int">cvmx_sli_macx_pfx_mbox_int_t</a>;
<a name="l07613"></a>07613 <span class="comment"></span>
<a name="l07614"></a>07614 <span class="comment">/**</span>
<a name="l07615"></a>07615 <span class="comment"> * cvmx_sli_mac#_pf#_pkt_vf_int</span>
<a name="l07616"></a>07616 <span class="comment"> *</span>
<a name="l07617"></a>07617 <span class="comment"> * When an error response is received for a VF PP transaction read, a doorbell</span>
<a name="l07618"></a>07618 <span class="comment"> * overflow for a ring associated with a VF occurs or an illegal memory access from a VF occurs,</span>
<a name="l07619"></a>07619 <span class="comment"> * the appropriate VF indexed bit is set.  The appropriate PF should read the appropriate</span>
<a name="l07620"></a>07620 <span class="comment"> * register.</span>
<a name="l07621"></a>07621 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07622"></a>07622 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07623"></a>07623 <span class="comment"> */</span>
<a name="l07624"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html">07624</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html" title="cvmx_sli_mac::_pf::_pkt_vf_int">cvmx_sli_macx_pfx_pkt_vf_int</a> {
<a name="l07625"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#aa2c329ebe315b781c2c6b1e47ae38f1e">07625</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#aa2c329ebe315b781c2c6b1e47ae38f1e">u64</a>;
<a name="l07626"></a><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html">07626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html">cvmx_sli_macx_pfx_pkt_vf_int_s</a> {
<a name="l07627"></a>07627 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07628"></a>07628 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html#a13eb3a4a135a7e80a9cded103df9f3bc">vf_int</a>                       : 64; <span class="comment">/**&lt; When an error response is received for a VF PKT transaction read, the appropriate VF</span>
<a name="l07629"></a>07629 <span class="comment">                                                         indexed bit is set. */</span>
<a name="l07630"></a>07630 <span class="preprocessor">#else</span>
<a name="l07631"></a><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html#a13eb3a4a135a7e80a9cded103df9f3bc">07631</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html#a13eb3a4a135a7e80a9cded103df9f3bc">vf_int</a>                       : 64;
<a name="l07632"></a>07632 <span class="preprocessor">#endif</span>
<a name="l07633"></a>07633 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#a5886f97947719e4bbfee3230d2fbd4c6">s</a>;
<a name="l07634"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#aaff6a27ec75f46b3d3190d6d33ab1dfc">07634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html">cvmx_sli_macx_pfx_pkt_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#aaff6a27ec75f46b3d3190d6d33ab1dfc">cn73xx</a>;
<a name="l07635"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#acaccfb9717b6493e1a8cd342c849e281">07635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html">cvmx_sli_macx_pfx_pkt_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#acaccfb9717b6493e1a8cd342c849e281">cn78xx</a>;
<a name="l07636"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#a28cee2f8d2078de1ef8ef43a825acf44">07636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int_1_1cvmx__sli__macx__pfx__pkt__vf__int__s.html">cvmx_sli_macx_pfx_pkt_vf_int_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html#a28cee2f8d2078de1ef8ef43a825acf44">cnf75xx</a>;
<a name="l07637"></a>07637 };
<a name="l07638"></a><a class="code" href="cvmx-sli-defs_8h.html#ac459adfea255a529fe6ba6b94e76b91f">07638</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html" title="cvmx_sli_mac::_pf::_pkt_vf_int">cvmx_sli_macx_pfx_pkt_vf_int</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int.html" title="cvmx_sli_mac::_pf::_pkt_vf_int">cvmx_sli_macx_pfx_pkt_vf_int_t</a>;
<a name="l07639"></a>07639 <span class="comment"></span>
<a name="l07640"></a>07640 <span class="comment">/**</span>
<a name="l07641"></a>07641 <span class="comment"> * cvmx_sli_mac#_pf#_pkt_vf_int_enb</span>
<a name="l07642"></a>07642 <span class="comment"> *</span>
<a name="l07643"></a>07643 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07644"></a>07644 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07645"></a>07645 <span class="comment"> */</span>
<a name="l07646"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html">07646</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html" title="cvmx_sli_mac::_pf::_pkt_vf_int_enb">cvmx_sli_macx_pfx_pkt_vf_int_enb</a> {
<a name="l07647"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#ac2bb56544957e24061d8a31cf12b43d3">07647</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#ac2bb56544957e24061d8a31cf12b43d3">u64</a>;
<a name="l07648"></a><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html">07648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html">cvmx_sli_macx_pfx_pkt_vf_int_enb_s</a> {
<a name="l07649"></a>07649 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07650"></a>07650 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html#ac6816e40188c17ef75515e8db909d30d">vf_int_enb</a>                   : 64; <span class="comment">/**&lt; Enables PKT interrupts for the corresponding VF. */</span>
<a name="l07651"></a>07651 <span class="preprocessor">#else</span>
<a name="l07652"></a><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html#ac6816e40188c17ef75515e8db909d30d">07652</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html#ac6816e40188c17ef75515e8db909d30d">vf_int_enb</a>                   : 64;
<a name="l07653"></a>07653 <span class="preprocessor">#endif</span>
<a name="l07654"></a>07654 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#a8fa1e435b88c2e67a57c54fc70cdefc0">s</a>;
<a name="l07655"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#a733e86790f14e605142fa7a44500b499">07655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html">cvmx_sli_macx_pfx_pkt_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#a733e86790f14e605142fa7a44500b499">cn73xx</a>;
<a name="l07656"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#af12e54c52e2d6c73d935ad54580f6223">07656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html">cvmx_sli_macx_pfx_pkt_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#af12e54c52e2d6c73d935ad54580f6223">cn78xx</a>;
<a name="l07657"></a><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#ab4c73889c58ac1641b5628a1ef3d4884">07657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pkt__vf__int__enb_1_1cvmx__sli__macx__pfx__pkt__vf__int__enb__s.html">cvmx_sli_macx_pfx_pkt_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html#ab4c73889c58ac1641b5628a1ef3d4884">cnf75xx</a>;
<a name="l07658"></a>07658 };
<a name="l07659"></a><a class="code" href="cvmx-sli-defs_8h.html#a5d16e12f14298f43d2edd210e740fb72">07659</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html" title="cvmx_sli_mac::_pf::_pkt_vf_int_enb">cvmx_sli_macx_pfx_pkt_vf_int_enb</a> <a class="code" href="unioncvmx__sli__macx__pfx__pkt__vf__int__enb.html" title="cvmx_sli_mac::_pf::_pkt_vf_int_enb">cvmx_sli_macx_pfx_pkt_vf_int_enb_t</a>;
<a name="l07660"></a>07660 <span class="comment"></span>
<a name="l07661"></a>07661 <span class="comment">/**</span>
<a name="l07662"></a>07662 <span class="comment"> * cvmx_sli_mac#_pf#_pp_vf_int</span>
<a name="l07663"></a>07663 <span class="comment"> *</span>
<a name="l07664"></a>07664 <span class="comment"> * When an error response is received for a VF PP transaction read, the appropriate VF indexed</span>
<a name="l07665"></a>07665 <span class="comment"> * bit is set.  The appropriate PF should read the appropriate register.</span>
<a name="l07666"></a>07666 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07667"></a>07667 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07668"></a>07668 <span class="comment"> */</span>
<a name="l07669"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html">07669</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html" title="cvmx_sli_mac::_pf::_pp_vf_int">cvmx_sli_macx_pfx_pp_vf_int</a> {
<a name="l07670"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#adde88923ace5d58f3072faf16559394f">07670</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#adde88923ace5d58f3072faf16559394f">u64</a>;
<a name="l07671"></a><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html">07671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html">cvmx_sli_macx_pfx_pp_vf_int_s</a> {
<a name="l07672"></a>07672 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07673"></a>07673 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html#a44b9bd6cc72184b4b01ad665e8d371f6">vf_int</a>                       : 64; <span class="comment">/**&lt; When an error response is received for a VF PP transaction read, the appropriate VF</span>
<a name="l07674"></a>07674 <span class="comment">                                                         indexed bit is set. */</span>
<a name="l07675"></a>07675 <span class="preprocessor">#else</span>
<a name="l07676"></a><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html#a44b9bd6cc72184b4b01ad665e8d371f6">07676</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html#a44b9bd6cc72184b4b01ad665e8d371f6">vf_int</a>                       : 64;
<a name="l07677"></a>07677 <span class="preprocessor">#endif</span>
<a name="l07678"></a>07678 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#a33ec6ce65536291b695dad9cfc8943f0">s</a>;
<a name="l07679"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#ad433948b471c0d3d491dcc1597ec73e5">07679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html">cvmx_sli_macx_pfx_pp_vf_int_s</a>  <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#ad433948b471c0d3d491dcc1597ec73e5">cn73xx</a>;
<a name="l07680"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#a6a5fc684105bedeb1b2f5410ce673704">07680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html">cvmx_sli_macx_pfx_pp_vf_int_s</a>  <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#a6a5fc684105bedeb1b2f5410ce673704">cn78xx</a>;
<a name="l07681"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#a53d3dc9b7bcd6aff283d4217c43ed6e4">07681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int_1_1cvmx__sli__macx__pfx__pp__vf__int__s.html">cvmx_sli_macx_pfx_pp_vf_int_s</a>  <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html#a53d3dc9b7bcd6aff283d4217c43ed6e4">cnf75xx</a>;
<a name="l07682"></a>07682 };
<a name="l07683"></a><a class="code" href="cvmx-sli-defs_8h.html#aa15dc1db26adc58071572ea8433ccb27">07683</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html" title="cvmx_sli_mac::_pf::_pp_vf_int">cvmx_sli_macx_pfx_pp_vf_int</a> <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int.html" title="cvmx_sli_mac::_pf::_pp_vf_int">cvmx_sli_macx_pfx_pp_vf_int_t</a>;
<a name="l07684"></a>07684 <span class="comment"></span>
<a name="l07685"></a>07685 <span class="comment">/**</span>
<a name="l07686"></a>07686 <span class="comment"> * cvmx_sli_mac#_pf#_pp_vf_int_enb</span>
<a name="l07687"></a>07687 <span class="comment"> *</span>
<a name="l07688"></a>07688 <span class="comment"> * Indexed by (MAC index) SLI_PORT_E.</span>
<a name="l07689"></a>07689 <span class="comment"> * This CSR array is valid only for SLI_PORT_E::PEM0 PF0.</span>
<a name="l07690"></a>07690 <span class="comment"> */</span>
<a name="l07691"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html">07691</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html" title="cvmx_sli_mac::_pf::_pp_vf_int_enb">cvmx_sli_macx_pfx_pp_vf_int_enb</a> {
<a name="l07692"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#ad617ca1a7d604bb46f6ce7579c2e740d">07692</a>     uint64_t <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#ad617ca1a7d604bb46f6ce7579c2e740d">u64</a>;
<a name="l07693"></a><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html">07693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html">cvmx_sli_macx_pfx_pp_vf_int_enb_s</a> {
<a name="l07694"></a>07694 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07695"></a>07695 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html#a95762ca73b324c172b1aae7193935a62">vf_int_enb</a>                   : 64; <span class="comment">/**&lt; Enables PP interrupts for the corresponding VF. */</span>
<a name="l07696"></a>07696 <span class="preprocessor">#else</span>
<a name="l07697"></a><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html#a95762ca73b324c172b1aae7193935a62">07697</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html#a95762ca73b324c172b1aae7193935a62">vf_int_enb</a>                   : 64;
<a name="l07698"></a>07698 <span class="preprocessor">#endif</span>
<a name="l07699"></a>07699 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#a7ecaac25976dd92a0006b4de1ed309fb">s</a>;
<a name="l07700"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#acc2ec58c502b32f20f7c310aa3edba2c">07700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html">cvmx_sli_macx_pfx_pp_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#acc2ec58c502b32f20f7c310aa3edba2c">cn73xx</a>;
<a name="l07701"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#a62ef82edc0f4abf6a9fa705b878f9a5e">07701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html">cvmx_sli_macx_pfx_pp_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#a62ef82edc0f4abf6a9fa705b878f9a5e">cn78xx</a>;
<a name="l07702"></a><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#ab41324312e8c7a15c416bc15c920e20f">07702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__macx__pfx__pp__vf__int__enb_1_1cvmx__sli__macx__pfx__pp__vf__int__enb__s.html">cvmx_sli_macx_pfx_pp_vf_int_enb_s</a> <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html#ab41324312e8c7a15c416bc15c920e20f">cnf75xx</a>;
<a name="l07703"></a>07703 };
<a name="l07704"></a><a class="code" href="cvmx-sli-defs_8h.html#ac8df773bf4c57ec8e8a131fcd920abe5">07704</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html" title="cvmx_sli_mac::_pf::_pp_vf_int_enb">cvmx_sli_macx_pfx_pp_vf_int_enb</a> <a class="code" href="unioncvmx__sli__macx__pfx__pp__vf__int__enb.html" title="cvmx_sli_mac::_pf::_pp_vf_int_enb">cvmx_sli_macx_pfx_pp_vf_int_enb_t</a>;
<a name="l07705"></a>07705 <span class="comment"></span>
<a name="l07706"></a>07706 <span class="comment">/**</span>
<a name="l07707"></a>07707 <span class="comment"> * cvmx_sli_mac_credit_cnt</span>
<a name="l07708"></a>07708 <span class="comment"> *</span>
<a name="l07709"></a>07709 <span class="comment"> * This register contains the number of credits for the MAC port FIFOs used by the SLI. This</span>
<a name="l07710"></a>07710 <span class="comment"> * value needs to be set before S2M traffic flow starts. A write operation to this register</span>
<a name="l07711"></a>07711 <span class="comment"> * causes the credit counts in the SLI for the MAC ports to be reset to the value in this</span>
<a name="l07712"></a>07712 <span class="comment"> * register if the corresponding disable bit in this register is set to 0.</span>
<a name="l07713"></a>07713 <span class="comment"> */</span>
<a name="l07714"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html">07714</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mac__credit__cnt.html" title="cvmx_sli_mac_credit_cnt">cvmx_sli_mac_credit_cnt</a> {
<a name="l07715"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ac8f0b1a9b0b91a198857da84e72319ae">07715</a>     uint64_t <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ac8f0b1a9b0b91a198857da84e72319ae">u64</a>;
<a name="l07716"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">07716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a> {
<a name="l07717"></a>07717 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07718"></a>07718 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#abbd87ecf103b1c01b313d89c553263bc">reserved_54_63</a>               : 10;
<a name="l07719"></a>07719     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aa13b24ca0db64663305a3d80a9bc4d5d">p1_c_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P1_CCNT. */</span>
<a name="l07720"></a>07720     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a5204d823faa03eb38d14ae4f2435be16">p1_n_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P1_NCNT. */</span>
<a name="l07721"></a>07721     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a7476f459380c911d4affc4785ac922d8">p1_p_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P1_PCNT. */</span>
<a name="l07722"></a>07722     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a6ebbb133b9d461c76cda2e5253a35d47">p0_c_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P0_CCNT. */</span>
<a name="l07723"></a>07723     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aa1901137b977d97243b9614cee6598e5">p0_n_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P0_NCNT. */</span>
<a name="l07724"></a>07724     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a34300b28e9af1dd424a10cd0bc1a1436">p0_p_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P0_PCNT. */</span>
<a name="l07725"></a>07725     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a4551ac52be0f51076e72a77ca784e042">p1_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port 1 C-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07726"></a>07726     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aec299df941c6432f8e5798b1d879bf24">p1_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port 1 N-TLP FIFO credits. Legal values are 0x5 to 0x20. */</span>
<a name="l07727"></a>07727     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a3a01823292161933158517ab40392a49">p1_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port 1 P-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07728"></a>07728     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#adaf5b19732eca1d5c7ad2447e17fe655">p0_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port 0 C-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07729"></a>07729     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a93401c112349df698e0d3337c04cfcc2">p0_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port 0 N-TLP FIFO credits. Legal values are 0x5 to 0x20. */</span>
<a name="l07730"></a>07730     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aaa44f5cdea48147aa8d22e8dd647daa1">p0_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port 0 P-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07731"></a>07731 <span class="preprocessor">#else</span>
<a name="l07732"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aaa44f5cdea48147aa8d22e8dd647daa1">07732</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aaa44f5cdea48147aa8d22e8dd647daa1">p0_pcnt</a>                      : 8;
<a name="l07733"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a93401c112349df698e0d3337c04cfcc2">07733</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a93401c112349df698e0d3337c04cfcc2">p0_ncnt</a>                      : 8;
<a name="l07734"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#adaf5b19732eca1d5c7ad2447e17fe655">07734</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#adaf5b19732eca1d5c7ad2447e17fe655">p0_ccnt</a>                      : 8;
<a name="l07735"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a3a01823292161933158517ab40392a49">07735</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a3a01823292161933158517ab40392a49">p1_pcnt</a>                      : 8;
<a name="l07736"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aec299df941c6432f8e5798b1d879bf24">07736</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aec299df941c6432f8e5798b1d879bf24">p1_ncnt</a>                      : 8;
<a name="l07737"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a4551ac52be0f51076e72a77ca784e042">07737</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a4551ac52be0f51076e72a77ca784e042">p1_ccnt</a>                      : 8;
<a name="l07738"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a34300b28e9af1dd424a10cd0bc1a1436">07738</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a34300b28e9af1dd424a10cd0bc1a1436">p0_p_d</a>                       : 1;
<a name="l07739"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aa1901137b977d97243b9614cee6598e5">07739</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aa1901137b977d97243b9614cee6598e5">p0_n_d</a>                       : 1;
<a name="l07740"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a6ebbb133b9d461c76cda2e5253a35d47">07740</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a6ebbb133b9d461c76cda2e5253a35d47">p0_c_d</a>                       : 1;
<a name="l07741"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a7476f459380c911d4affc4785ac922d8">07741</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a7476f459380c911d4affc4785ac922d8">p1_p_d</a>                       : 1;
<a name="l07742"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a5204d823faa03eb38d14ae4f2435be16">07742</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#a5204d823faa03eb38d14ae4f2435be16">p1_n_d</a>                       : 1;
<a name="l07743"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aa13b24ca0db64663305a3d80a9bc4d5d">07743</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#aa13b24ca0db64663305a3d80a9bc4d5d">p1_c_d</a>                       : 1;
<a name="l07744"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#abbd87ecf103b1c01b313d89c553263bc">07744</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html#abbd87ecf103b1c01b313d89c553263bc">reserved_54_63</a>               : 10;
<a name="l07745"></a>07745 <span class="preprocessor">#endif</span>
<a name="l07746"></a>07746 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a6f1334de60644f9f1af95db678f3cf42">s</a>;
<a name="l07747"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#af8b0cd1abc204dc7908fa34eb5052083">07747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#af8b0cd1abc204dc7908fa34eb5052083">cn61xx</a>;
<a name="l07748"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a4ea104f12d532ec84095ba71bbc093e8">07748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a4ea104f12d532ec84095ba71bbc093e8">cn63xx</a>;
<a name="l07749"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html">07749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html">cvmx_sli_mac_credit_cnt_cn63xxp1</a> {
<a name="l07750"></a>07750 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07751"></a>07751 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#abb896e42121061d8a656b9fe8b2baafb">reserved_48_63</a>               : 16;
<a name="l07752"></a>07752     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a1cceabd2fdf664ba2469a05316a56766">p1_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port1 C-TLP FIFO Credits.</span>
<a name="l07753"></a>07753 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l07754"></a>07754     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#ab647ec7d0e90f02f039159e6b31e34f4">p1_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port1 N-TLP FIFO Credits.</span>
<a name="l07755"></a>07755 <span class="comment">                                                         Legal values are 0x5 to 0x10. */</span>
<a name="l07756"></a>07756     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#af70e41cf6b64befa85b53267d415bf34">p1_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port1 P-TLP FIFO Credits.</span>
<a name="l07757"></a>07757 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l07758"></a>07758     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#ad129ec30227d84bba0704022d0ede4bb">p0_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port0 C-TLP FIFO Credits.</span>
<a name="l07759"></a>07759 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l07760"></a>07760     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a41ed509e6a032fc43ddeed2486b7e47d">p0_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port0 N-TLP FIFO Credits.</span>
<a name="l07761"></a>07761 <span class="comment">                                                         Legal values are 0x5 to 0x10. */</span>
<a name="l07762"></a>07762     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a1814f007e469d681564857bacb4bfb24">p0_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port0 P-TLP FIFO Credits.</span>
<a name="l07763"></a>07763 <span class="comment">                                                         Legal values are 0x25 to 0x80. */</span>
<a name="l07764"></a>07764 <span class="preprocessor">#else</span>
<a name="l07765"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a1814f007e469d681564857bacb4bfb24">07765</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a1814f007e469d681564857bacb4bfb24">p0_pcnt</a>                      : 8;
<a name="l07766"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a41ed509e6a032fc43ddeed2486b7e47d">07766</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a41ed509e6a032fc43ddeed2486b7e47d">p0_ncnt</a>                      : 8;
<a name="l07767"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#ad129ec30227d84bba0704022d0ede4bb">07767</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#ad129ec30227d84bba0704022d0ede4bb">p0_ccnt</a>                      : 8;
<a name="l07768"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#af70e41cf6b64befa85b53267d415bf34">07768</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#af70e41cf6b64befa85b53267d415bf34">p1_pcnt</a>                      : 8;
<a name="l07769"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#ab647ec7d0e90f02f039159e6b31e34f4">07769</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#ab647ec7d0e90f02f039159e6b31e34f4">p1_ncnt</a>                      : 8;
<a name="l07770"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a1cceabd2fdf664ba2469a05316a56766">07770</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#a1cceabd2fdf664ba2469a05316a56766">p1_ccnt</a>                      : 8;
<a name="l07771"></a><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#abb896e42121061d8a656b9fe8b2baafb">07771</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__cn63xxp1.html#abb896e42121061d8a656b9fe8b2baafb">reserved_48_63</a>               : 16;
<a name="l07772"></a>07772 <span class="preprocessor">#endif</span>
<a name="l07773"></a>07773 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#aec1ca30ecf66287497d205b053380aac">cn63xxp1</a>;
<a name="l07774"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a2916170f76f76589f5d256cbb2d2f98a">07774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a2916170f76f76589f5d256cbb2d2f98a">cn66xx</a>;
<a name="l07775"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#acfa88514c1ba76bd5c445340c40bd798">07775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#acfa88514c1ba76bd5c445340c40bd798">cn68xx</a>;
<a name="l07776"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a86c5d7e525c0254e9d67b247c7c2832a">07776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a86c5d7e525c0254e9d67b247c7c2832a">cn68xxp1</a>;
<a name="l07777"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ad43b5ec832bcf37520ada5d2ed2bb820">07777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ad43b5ec832bcf37520ada5d2ed2bb820">cn70xx</a>;
<a name="l07778"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ad1b3934b99ca3f021c594e525ac932dc">07778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ad1b3934b99ca3f021c594e525ac932dc">cn70xxp1</a>;
<a name="l07779"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ae2827e9f190fe409d2131d84a124de77">07779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ae2827e9f190fe409d2131d84a124de77">cn73xx</a>;
<a name="l07780"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a8872bded2fe92ae88bf2f3dc30629f8c">07780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a8872bded2fe92ae88bf2f3dc30629f8c">cn78xx</a>;
<a name="l07781"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a8d8a27832f5e34510b6c851d83adcdd7">07781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a8d8a27832f5e34510b6c851d83adcdd7">cn78xxp1</a>;
<a name="l07782"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a1392a4be952a2273300f482586dde942">07782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#a1392a4be952a2273300f482586dde942">cnf71xx</a>;
<a name="l07783"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ae5fc5436cf26a9b512f41b8427e92a20">07783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt_1_1cvmx__sli__mac__credit__cnt__s.html">cvmx_sli_mac_credit_cnt_s</a>      <a class="code" href="unioncvmx__sli__mac__credit__cnt.html#ae5fc5436cf26a9b512f41b8427e92a20">cnf75xx</a>;
<a name="l07784"></a>07784 };
<a name="l07785"></a><a class="code" href="cvmx-sli-defs_8h.html#a4bc835bd0f36a950053dc91f7d60894d">07785</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mac__credit__cnt.html" title="cvmx_sli_mac_credit_cnt">cvmx_sli_mac_credit_cnt</a> <a class="code" href="unioncvmx__sli__mac__credit__cnt.html" title="cvmx_sli_mac_credit_cnt">cvmx_sli_mac_credit_cnt_t</a>;
<a name="l07786"></a>07786 <span class="comment"></span>
<a name="l07787"></a>07787 <span class="comment">/**</span>
<a name="l07788"></a>07788 <span class="comment"> * cvmx_sli_mac_credit_cnt2</span>
<a name="l07789"></a>07789 <span class="comment"> *</span>
<a name="l07790"></a>07790 <span class="comment"> * This register contains the number of credits for the MAC port FIFOs (for MACs 2 and 3) used by</span>
<a name="l07791"></a>07791 <span class="comment"> * the SLI. This value must be set before S2M traffic flow starts. A write to this register</span>
<a name="l07792"></a>07792 <span class="comment"> * causes the credit counts in the SLI for the MAC ports to be reset to the value in this</span>
<a name="l07793"></a>07793 <span class="comment"> * register.</span>
<a name="l07794"></a>07794 <span class="comment"> */</span>
<a name="l07795"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html">07795</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html" title="cvmx_sli_mac_credit_cnt2">cvmx_sli_mac_credit_cnt2</a> {
<a name="l07796"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#ab595021a378a5b453e429e1762202071">07796</a>     uint64_t <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#ab595021a378a5b453e429e1762202071">u64</a>;
<a name="l07797"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">07797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a> {
<a name="l07798"></a>07798 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07799"></a>07799 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5efc701ab919323c453f9f52fd7fb7b9">reserved_54_63</a>               : 10;
<a name="l07800"></a>07800     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afb8ac8ac265d4564cff6850ac7704b10">p3_c_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P3_CCNT. */</span>
<a name="l07801"></a>07801     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a09d1e078ab8d23a51348911c36d80efa">p3_n_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P3_NCNT. */</span>
<a name="l07802"></a>07802     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5b858e120bee24e168ffa9c3b499950b">p3_p_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P3_PCNT. */</span>
<a name="l07803"></a>07803     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a0fc606022784406d18eebbebcad54407">p2_c_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P2_CCNT. */</span>
<a name="l07804"></a>07804     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afc53b7e06bd369dcb604ae3635898241">p2_n_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P2_NCNT. */</span>
<a name="l07805"></a>07805     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a0175ef1ba8c4d2e7f0183ec3cea6427c">p2_p_d</a>                       : 1;  <span class="comment">/**&lt; When set, does not allow writing of P2_PCNT. */</span>
<a name="l07806"></a>07806     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a010316f6d2d7f9b13ae985cc2545ddc6">p3_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port 3 C-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07807"></a>07807     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afa3933720868ac3c5b191f3e3f2f53ae">p3_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port 3 N-TLP FIFO credits. Legal values are 0x5 to 0x20. */</span>
<a name="l07808"></a>07808     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a170e7408b084e1c7a608be85a17bdfe0">p3_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port 3 P-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07809"></a>07809     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a62fbc8e652fc56f65169d1629f16bce3">p2_ccnt</a>                      : 8;  <span class="comment">/**&lt; Port 2 C-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07810"></a>07810     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5197c7f839bc77755681e1ac4ba4ee42">p2_ncnt</a>                      : 8;  <span class="comment">/**&lt; Port 2 N-TLP FIFO credits. Legal values are 0x5 to 0x20. */</span>
<a name="l07811"></a>07811     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#abe84fcf07894e002587e4e2d7f668614">p2_pcnt</a>                      : 8;  <span class="comment">/**&lt; Port 2 P-TLP FIFO credits. Legal values are 0x25 to 0x80. */</span>
<a name="l07812"></a>07812 <span class="preprocessor">#else</span>
<a name="l07813"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#abe84fcf07894e002587e4e2d7f668614">07813</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#abe84fcf07894e002587e4e2d7f668614">p2_pcnt</a>                      : 8;
<a name="l07814"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5197c7f839bc77755681e1ac4ba4ee42">07814</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5197c7f839bc77755681e1ac4ba4ee42">p2_ncnt</a>                      : 8;
<a name="l07815"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a62fbc8e652fc56f65169d1629f16bce3">07815</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a62fbc8e652fc56f65169d1629f16bce3">p2_ccnt</a>                      : 8;
<a name="l07816"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a170e7408b084e1c7a608be85a17bdfe0">07816</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a170e7408b084e1c7a608be85a17bdfe0">p3_pcnt</a>                      : 8;
<a name="l07817"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afa3933720868ac3c5b191f3e3f2f53ae">07817</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afa3933720868ac3c5b191f3e3f2f53ae">p3_ncnt</a>                      : 8;
<a name="l07818"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a010316f6d2d7f9b13ae985cc2545ddc6">07818</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a010316f6d2d7f9b13ae985cc2545ddc6">p3_ccnt</a>                      : 8;
<a name="l07819"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a0175ef1ba8c4d2e7f0183ec3cea6427c">07819</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a0175ef1ba8c4d2e7f0183ec3cea6427c">p2_p_d</a>                       : 1;
<a name="l07820"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afc53b7e06bd369dcb604ae3635898241">07820</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afc53b7e06bd369dcb604ae3635898241">p2_n_d</a>                       : 1;
<a name="l07821"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a0fc606022784406d18eebbebcad54407">07821</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a0fc606022784406d18eebbebcad54407">p2_c_d</a>                       : 1;
<a name="l07822"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5b858e120bee24e168ffa9c3b499950b">07822</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5b858e120bee24e168ffa9c3b499950b">p3_p_d</a>                       : 1;
<a name="l07823"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a09d1e078ab8d23a51348911c36d80efa">07823</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a09d1e078ab8d23a51348911c36d80efa">p3_n_d</a>                       : 1;
<a name="l07824"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afb8ac8ac265d4564cff6850ac7704b10">07824</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#afb8ac8ac265d4564cff6850ac7704b10">p3_c_d</a>                       : 1;
<a name="l07825"></a><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5efc701ab919323c453f9f52fd7fb7b9">07825</a>     uint64_t <a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html#a5efc701ab919323c453f9f52fd7fb7b9">reserved_54_63</a>               : 10;
<a name="l07826"></a>07826 <span class="preprocessor">#endif</span>
<a name="l07827"></a>07827 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#abfd632a9f139d9a8e48a3741091d1625">s</a>;
<a name="l07828"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a662cba933e4df3e1cae9897d1092adb5">07828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a662cba933e4df3e1cae9897d1092adb5">cn61xx</a>;
<a name="l07829"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a8640fbea7b623bda1917e9d9314a497c">07829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a8640fbea7b623bda1917e9d9314a497c">cn66xx</a>;
<a name="l07830"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#ab5552f15df32a6eabce61e134287f022">07830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#ab5552f15df32a6eabce61e134287f022">cn70xx</a>;
<a name="l07831"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#ab38d5747ed5960165ba4b2b858cfa29d">07831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#ab38d5747ed5960165ba4b2b858cfa29d">cn70xxp1</a>;
<a name="l07832"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#aa965dc869641211b6be25b2a2c46700e">07832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#aa965dc869641211b6be25b2a2c46700e">cn73xx</a>;
<a name="l07833"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a42e8d7ffc95d3356b63a1f68a24300c6">07833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a42e8d7ffc95d3356b63a1f68a24300c6">cn78xx</a>;
<a name="l07834"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#aa5697907555125a44219fbea4d6925a3">07834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#aa5697907555125a44219fbea4d6925a3">cn78xxp1</a>;
<a name="l07835"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a5ee5249008ae871b55202ac06f83a93e">07835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a5ee5249008ae871b55202ac06f83a93e">cnf71xx</a>;
<a name="l07836"></a><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a3450952c287cdfd544d319cede01ea8c">07836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__credit__cnt2_1_1cvmx__sli__mac__credit__cnt2__s.html">cvmx_sli_mac_credit_cnt2_s</a>     <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html#a3450952c287cdfd544d319cede01ea8c">cnf75xx</a>;
<a name="l07837"></a>07837 };
<a name="l07838"></a><a class="code" href="cvmx-sli-defs_8h.html#ae3f7830bbcc39a0005e6e7361a8862aa">07838</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mac__credit__cnt2.html" title="cvmx_sli_mac_credit_cnt2">cvmx_sli_mac_credit_cnt2</a> <a class="code" href="unioncvmx__sli__mac__credit__cnt2.html" title="cvmx_sli_mac_credit_cnt2">cvmx_sli_mac_credit_cnt2_t</a>;
<a name="l07839"></a>07839 <span class="comment"></span>
<a name="l07840"></a>07840 <span class="comment">/**</span>
<a name="l07841"></a>07841 <span class="comment"> * cvmx_sli_mac_number</span>
<a name="l07842"></a>07842 <span class="comment"> *</span>
<a name="l07843"></a>07843 <span class="comment"> * When read from a MAC port, this register returns the MAC&apos;s port number, otherwise returns zero.</span>
<a name="l07844"></a>07844 <span class="comment"> *</span>
<a name="l07845"></a>07845 <span class="comment"> */</span>
<a name="l07846"></a><a class="code" href="unioncvmx__sli__mac__number.html">07846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mac__number.html" title="cvmx_sli_mac_number">cvmx_sli_mac_number</a> {
<a name="l07847"></a><a class="code" href="unioncvmx__sli__mac__number.html#aa7a20295abb1c7ab4b257668adee219b">07847</a>     uint64_t <a class="code" href="unioncvmx__sli__mac__number.html#aa7a20295abb1c7ab4b257668adee219b">u64</a>;
<a name="l07848"></a><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">07848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a> {
<a name="l07849"></a>07849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07850"></a>07850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#ac11ef6be3da20f33a1e728ea75e1c6eb">reserved_9_63</a>                : 55;
<a name="l07851"></a>07851     uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#afa7f801f3da7103b05b160e67527abdf">a_mode</a>                       : 1;  <span class="comment">/**&lt; SLI in Authentik mode. */</span>
<a name="l07852"></a>07852     uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#a08b29f35bed607748eaedfc6fabef329">num</a>                          : 8;  <span class="comment">/**&lt; MAC number. Enumerated by SLI_PORT_E. */</span>
<a name="l07853"></a>07853 <span class="preprocessor">#else</span>
<a name="l07854"></a><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#a08b29f35bed607748eaedfc6fabef329">07854</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#a08b29f35bed607748eaedfc6fabef329">num</a>                          : 8;
<a name="l07855"></a><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#afa7f801f3da7103b05b160e67527abdf">07855</a>     uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#afa7f801f3da7103b05b160e67527abdf">a_mode</a>                       : 1;
<a name="l07856"></a><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#ac11ef6be3da20f33a1e728ea75e1c6eb">07856</a>     uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html#ac11ef6be3da20f33a1e728ea75e1c6eb">reserved_9_63</a>                : 55;
<a name="l07857"></a>07857 <span class="preprocessor">#endif</span>
<a name="l07858"></a>07858 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mac__number.html#a333818299d305b7585415b2f0c3e7360">s</a>;
<a name="l07859"></a><a class="code" href="unioncvmx__sli__mac__number.html#a1e9fa5ee048b55794489ae1ea43a8eda">07859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#a1e9fa5ee048b55794489ae1ea43a8eda">cn61xx</a>;
<a name="l07860"></a><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html">07860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html">cvmx_sli_mac_number_cn63xx</a> {
<a name="l07861"></a>07861 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07862"></a>07862 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html#a6d3cb5727bd65ab44b01480026a42712">reserved_8_63</a>                : 56;
<a name="l07863"></a>07863     uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html#ada60227cfe788f99ff46ce4a683dd19d">num</a>                          : 8;  <span class="comment">/**&lt; The mac number. */</span>
<a name="l07864"></a>07864 <span class="preprocessor">#else</span>
<a name="l07865"></a><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html#ada60227cfe788f99ff46ce4a683dd19d">07865</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html#ada60227cfe788f99ff46ce4a683dd19d">num</a>                          : 8;
<a name="l07866"></a><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html#a6d3cb5727bd65ab44b01480026a42712">07866</a>     uint64_t <a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html#a6d3cb5727bd65ab44b01480026a42712">reserved_8_63</a>                : 56;
<a name="l07867"></a>07867 <span class="preprocessor">#endif</span>
<a name="l07868"></a>07868 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mac__number.html#a8fde09ee5007594ec57c1b371c167543">cn63xx</a>;
<a name="l07869"></a><a class="code" href="unioncvmx__sli__mac__number.html#a007feda93f710f89313638f8e5196f76">07869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#a007feda93f710f89313638f8e5196f76">cn66xx</a>;
<a name="l07870"></a><a class="code" href="unioncvmx__sli__mac__number.html#a5dedcc9317e326811b992596c1da1f3f">07870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html">cvmx_sli_mac_number_cn63xx</a>     <a class="code" href="unioncvmx__sli__mac__number.html#a5dedcc9317e326811b992596c1da1f3f">cn68xx</a>;
<a name="l07871"></a><a class="code" href="unioncvmx__sli__mac__number.html#a992293e337147e7fa3e48e09aa58af0f">07871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__cn63xx.html">cvmx_sli_mac_number_cn63xx</a>     <a class="code" href="unioncvmx__sli__mac__number.html#a992293e337147e7fa3e48e09aa58af0f">cn68xxp1</a>;
<a name="l07872"></a><a class="code" href="unioncvmx__sli__mac__number.html#a80a40373d81b24243bde367783cbb100">07872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#a80a40373d81b24243bde367783cbb100">cn70xx</a>;
<a name="l07873"></a><a class="code" href="unioncvmx__sli__mac__number.html#a0d2071f607aeb90108a3a311b354f5d3">07873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#a0d2071f607aeb90108a3a311b354f5d3">cn70xxp1</a>;
<a name="l07874"></a><a class="code" href="unioncvmx__sli__mac__number.html#a65bc2f3597eb73d96d95873f1caa241e">07874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#a65bc2f3597eb73d96d95873f1caa241e">cn73xx</a>;
<a name="l07875"></a><a class="code" href="unioncvmx__sli__mac__number.html#ad480fbfb187c8f8433d3c6ed547b508f">07875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#ad480fbfb187c8f8433d3c6ed547b508f">cn78xx</a>;
<a name="l07876"></a><a class="code" href="unioncvmx__sli__mac__number.html#a9b55dc876d2dd706475475c045af0d72">07876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#a9b55dc876d2dd706475475c045af0d72">cn78xxp1</a>;
<a name="l07877"></a><a class="code" href="unioncvmx__sli__mac__number.html#ad8d4bf0378f1830f3f0900e9464259b1">07877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#ad8d4bf0378f1830f3f0900e9464259b1">cnf71xx</a>;
<a name="l07878"></a><a class="code" href="unioncvmx__sli__mac__number.html#a9b0ffb11e1987c95087b9160734ae314">07878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mac__number_1_1cvmx__sli__mac__number__s.html">cvmx_sli_mac_number_s</a>          <a class="code" href="unioncvmx__sli__mac__number.html#a9b0ffb11e1987c95087b9160734ae314">cnf75xx</a>;
<a name="l07879"></a>07879 };
<a name="l07880"></a><a class="code" href="cvmx-sli-defs_8h.html#afcc73131ef5f87ccedf8f5e73cb56263">07880</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mac__number.html" title="cvmx_sli_mac_number">cvmx_sli_mac_number</a> <a class="code" href="unioncvmx__sli__mac__number.html" title="cvmx_sli_mac_number">cvmx_sli_mac_number_t</a>;
<a name="l07881"></a>07881 <span class="comment"></span>
<a name="l07882"></a>07882 <span class="comment">/**</span>
<a name="l07883"></a>07883 <span class="comment"> * cvmx_sli_mem_access_ctl</span>
<a name="l07884"></a>07884 <span class="comment"> *</span>
<a name="l07885"></a>07885 <span class="comment"> * This register contains control signals for access to the MAC address space.</span>
<a name="l07886"></a>07886 <span class="comment"> *</span>
<a name="l07887"></a>07887 <span class="comment"> */</span>
<a name="l07888"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html">07888</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__access__ctl.html" title="cvmx_sli_mem_access_ctl">cvmx_sli_mem_access_ctl</a> {
<a name="l07889"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a2fdbe6509c6a99c3fb8425eb8adb2586">07889</a>     uint64_t <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a2fdbe6509c6a99c3fb8425eb8adb2586">u64</a>;
<a name="l07890"></a><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">07890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a> {
<a name="l07891"></a>07891 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07892"></a>07892 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#a8ee709ffbb79c636218601b18802d65f">reserved_14_63</a>               : 50;
<a name="l07893"></a>07893     uint64_t <a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#ac2878f47d6a04aefd46e8399e77eba66">max_word</a>                     : 4;  <span class="comment">/**&lt; Maximum number of words. Specifies the maximum number of words to merge into a single</span>
<a name="l07894"></a>07894 <span class="comment">                                                         write operation from the cores to the MAC. Legal values are 1 to 16, with 0 treated as 16. */</span>
<a name="l07895"></a>07895     uint64_t <a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#ab20097492f75874918daae38b8b33797">timer</a>                        : 10; <span class="comment">/**&lt; Merge timer. When the SLI starts a core-to-MAC write, TIMER specifies the maximum wait, in</span>
<a name="l07896"></a>07896 <span class="comment">                                                         coprocessor-clock cycles, to merge additional write operations from the cores into one</span>
<a name="l07897"></a>07897 <span class="comment">                                                         large write. The values for this field range from 1 to 1024, with 0 treated as 1024. */</span>
<a name="l07898"></a>07898 <span class="preprocessor">#else</span>
<a name="l07899"></a><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#ab20097492f75874918daae38b8b33797">07899</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#ab20097492f75874918daae38b8b33797">timer</a>                        : 10;
<a name="l07900"></a><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#ac2878f47d6a04aefd46e8399e77eba66">07900</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#ac2878f47d6a04aefd46e8399e77eba66">max_word</a>                     : 4;
<a name="l07901"></a><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#a8ee709ffbb79c636218601b18802d65f">07901</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html#a8ee709ffbb79c636218601b18802d65f">reserved_14_63</a>               : 50;
<a name="l07902"></a>07902 <span class="preprocessor">#endif</span>
<a name="l07903"></a>07903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mem__access__ctl.html#adfed726e6dc0c9c638c444542e054c8a">s</a>;
<a name="l07904"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a764ce4cc5304bae15fe4ee9b57b26be9">07904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a764ce4cc5304bae15fe4ee9b57b26be9">cn61xx</a>;
<a name="l07905"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#adb98bf2d3e9369b2231bb62d7b72cd57">07905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#adb98bf2d3e9369b2231bb62d7b72cd57">cn63xx</a>;
<a name="l07906"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a7eb0f196bff0a7a28fdb0cba754b535d">07906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a7eb0f196bff0a7a28fdb0cba754b535d">cn63xxp1</a>;
<a name="l07907"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a6e4a4d23029033990dd2af0aa0b52389">07907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a6e4a4d23029033990dd2af0aa0b52389">cn66xx</a>;
<a name="l07908"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a37affcacc7d0875df0208af8f9e5b11c">07908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a37affcacc7d0875df0208af8f9e5b11c">cn68xx</a>;
<a name="l07909"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#ad57e38c152af6f5eb3386e02612ad717">07909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#ad57e38c152af6f5eb3386e02612ad717">cn68xxp1</a>;
<a name="l07910"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#aa30b65d52299af17cc01b4e0d99bc31b">07910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#aa30b65d52299af17cc01b4e0d99bc31b">cn70xx</a>;
<a name="l07911"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a41f9248317fa1c9239094d1edc9adb9a">07911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a41f9248317fa1c9239094d1edc9adb9a">cn70xxp1</a>;
<a name="l07912"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#aea63ecbb37cb177b095f3dfc0c8fd803">07912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#aea63ecbb37cb177b095f3dfc0c8fd803">cn73xx</a>;
<a name="l07913"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#ad2040430e0da5f8bd94b4dae3d012ab8">07913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#ad2040430e0da5f8bd94b4dae3d012ab8">cn78xx</a>;
<a name="l07914"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a7ebc421357350ee4469aa3c0468777f7">07914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a7ebc421357350ee4469aa3c0468777f7">cn78xxp1</a>;
<a name="l07915"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#aebd70caab1106add6b4fc541324aaa9d">07915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#aebd70caab1106add6b4fc541324aaa9d">cnf71xx</a>;
<a name="l07916"></a><a class="code" href="unioncvmx__sli__mem__access__ctl.html#a59061a06ca46d9833e8e16e645f1cdb1">07916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__ctl_1_1cvmx__sli__mem__access__ctl__s.html">cvmx_sli_mem_access_ctl_s</a>      <a class="code" href="unioncvmx__sli__mem__access__ctl.html#a59061a06ca46d9833e8e16e645f1cdb1">cnf75xx</a>;
<a name="l07917"></a>07917 };
<a name="l07918"></a><a class="code" href="cvmx-sli-defs_8h.html#aa282730fbbd12bf22db269e34c851b49">07918</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__access__ctl.html" title="cvmx_sli_mem_access_ctl">cvmx_sli_mem_access_ctl</a> <a class="code" href="unioncvmx__sli__mem__access__ctl.html" title="cvmx_sli_mem_access_ctl">cvmx_sli_mem_access_ctl_t</a>;
<a name="l07919"></a>07919 <span class="comment"></span>
<a name="l07920"></a>07920 <span class="comment">/**</span>
<a name="l07921"></a>07921 <span class="comment"> * cvmx_sli_mem_access_subid#</span>
<a name="l07922"></a>07922 <span class="comment"> *</span>
<a name="l07923"></a>07923 <span class="comment"> * These registers contains address index and control bits for access to memory from cores.</span>
<a name="l07924"></a>07924 <span class="comment"> *</span>
<a name="l07925"></a>07925 <span class="comment"> */</span>
<a name="l07926"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html">07926</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__access__subidx.html" title="cvmx_sli_mem_access_subid#">cvmx_sli_mem_access_subidx</a> {
<a name="l07927"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#a3594c65e7bf3bb1df2da96ac117c6808">07927</a>     uint64_t <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a3594c65e7bf3bb1df2da96ac117c6808">u64</a>;
<a name="l07928"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html">07928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html">cvmx_sli_mem_access_subidx_s</a> {
<a name="l07929"></a>07929 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07930"></a>07930 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ac99706685f872d3167099b285f8c3b87">reserved_60_63</a>               : 4;
<a name="l07931"></a>07931     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ae899d160af012bf06dea1e79d74de0cb">pvf</a>                          : 16; <span class="comment">/**&lt; Selects the function number accessed by the reads/writes/atomics. DPI_DMA_FUNC_SEL_S</span>
<a name="l07932"></a>07932 <span class="comment">                                                         describes the format of this field. If [PVF]!=0, [PORT] must select a PCIe MAC that</span>
<a name="l07933"></a>07933 <span class="comment">                                                         supports more than one physical function and/or must select a PCIe MAC</span>
<a name="l07934"></a>07934 <span class="comment">                                                         with SR-IOV enabled. */</span>
<a name="l07935"></a>07935     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#aca5be87c01d711d5f12172daff9acbce">reserved_43_43</a>               : 1;
<a name="l07936"></a>07936     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#acc1feeaf6e8b3364ece86e741c71ed02">zero</a>                         : 1;  <span class="comment">/**&lt; Causes all byte read operations to be zero-length read operations. Returns 0s to the EXEC</span>
<a name="l07937"></a>07937 <span class="comment">                                                         for all read data. This must be zero for SRIO ports. */</span>
<a name="l07938"></a>07938     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab26b26956e1c305b22fac645db057bcf">port</a>                         : 3;  <span class="comment">/**&lt; The MAC that the reads/writes/atomics are sent to. Enumerated by SLI_PORT_E. */</span>
<a name="l07939"></a>07939     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab04d72bb27af9e6cd9144b3eb6445867">nmerge</a>                       : 1;  <span class="comment">/**&lt; When set, no merging is allowed in this window. Applicable to writes only. */</span>
<a name="l07940"></a>07940     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a25dd0c54f09e9e42e53633b551aad375">esr</a>                          : 2;  <span class="comment">/**&lt; Endian swap for read operations. ES&lt;1:0&gt; for read operations to this subID. ES&lt;1:0&gt; is the</span>
<a name="l07941"></a>07941 <span class="comment">                                                         endian-swap attribute for these MAC memory space read operations. Not used for write or</span>
<a name="l07942"></a>07942 <span class="comment">                                                         atomic operations.</span>
<a name="l07943"></a>07943 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l07944"></a>07944     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a4c870e7d11627dca0849b85526bc5879">esw</a>                          : 2;  <span class="comment">/**&lt; Endian swap for write operations. ES&lt;1:0&gt; for write operations to this subID. ES&lt;1:0&gt; is</span>
<a name="l07945"></a>07945 <span class="comment">                                                         the endian-swap attribute for these MAC memory space write operations. Not used for reads</span>
<a name="l07946"></a>07946 <span class="comment">                                                         and IOBDMAs.</span>
<a name="l07947"></a>07947 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l07948"></a>07948     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a71d454aaedea8b5a3a38f3d5015f10ca">wtype</a>                        : 2;  <span class="comment">/**&lt; Write type. ADDRTYPE&lt;1:0&gt; for write operations to this subID.</span>
<a name="l07949"></a>07949 <span class="comment">                                                         For PCIE:</span>
<a name="l07950"></a>07950 <span class="comment">                                                           * ADDRTYPE&lt;0&gt; is the relaxed-order attribute.</span>
<a name="l07951"></a>07951 <span class="comment">                                                           * ADDRTYPE&lt;1&gt; is the no-snoop attribute.</span>
<a name="l07952"></a>07952 <span class="comment">                                                         For SRIO:</span>
<a name="l07953"></a>07953 <span class="comment">                                                           * ADDRTYPE&lt;1:0&gt; help select an SRIO()_S2M_TYPE() entry.</span>
<a name="l07954"></a>07954 <span class="comment">                                                         Not used for reads and IOBDMAs. */</span>
<a name="l07955"></a>07955     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab0c4420b8a7ff44cfc9b692b66dddb3c">rtype</a>                        : 2;  <span class="comment">/**&lt; Read type. ADDRTYPE&lt;1:0&gt; for read operations to this subID.</span>
<a name="l07956"></a>07956 <span class="comment">                                                         For PCIE:</span>
<a name="l07957"></a>07957 <span class="comment">                                                           * ADDRTYPE&lt;0&gt; is the relaxed-order attribute.</span>
<a name="l07958"></a>07958 <span class="comment">                                                           * ADDRTYPE&lt;1&gt; is the no-snoop attribute.</span>
<a name="l07959"></a>07959 <span class="comment">                                                         For SRIO:</span>
<a name="l07960"></a>07960 <span class="comment">                                                           * ADDRTYPE&lt;1:0&gt; help select an SRIO()_S2M_TYPE() entry.</span>
<a name="l07961"></a>07961 <span class="comment">                                                         Not used for writes and atomics. */</span>
<a name="l07962"></a>07962     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ae04900e4097bedaa579f648f7632601c">reserved_0_29</a>                : 30;
<a name="l07963"></a>07963 <span class="preprocessor">#else</span>
<a name="l07964"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ae04900e4097bedaa579f648f7632601c">07964</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ae04900e4097bedaa579f648f7632601c">reserved_0_29</a>                : 30;
<a name="l07965"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab0c4420b8a7ff44cfc9b692b66dddb3c">07965</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab0c4420b8a7ff44cfc9b692b66dddb3c">rtype</a>                        : 2;
<a name="l07966"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a71d454aaedea8b5a3a38f3d5015f10ca">07966</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a71d454aaedea8b5a3a38f3d5015f10ca">wtype</a>                        : 2;
<a name="l07967"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a4c870e7d11627dca0849b85526bc5879">07967</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a4c870e7d11627dca0849b85526bc5879">esw</a>                          : 2;
<a name="l07968"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a25dd0c54f09e9e42e53633b551aad375">07968</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#a25dd0c54f09e9e42e53633b551aad375">esr</a>                          : 2;
<a name="l07969"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab04d72bb27af9e6cd9144b3eb6445867">07969</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab04d72bb27af9e6cd9144b3eb6445867">nmerge</a>                       : 1;
<a name="l07970"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab26b26956e1c305b22fac645db057bcf">07970</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ab26b26956e1c305b22fac645db057bcf">port</a>                         : 3;
<a name="l07971"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#acc1feeaf6e8b3364ece86e741c71ed02">07971</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#acc1feeaf6e8b3364ece86e741c71ed02">zero</a>                         : 1;
<a name="l07972"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#aca5be87c01d711d5f12172daff9acbce">07972</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#aca5be87c01d711d5f12172daff9acbce">reserved_43_43</a>               : 1;
<a name="l07973"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ae899d160af012bf06dea1e79d74de0cb">07973</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ae899d160af012bf06dea1e79d74de0cb">pvf</a>                          : 16;
<a name="l07974"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ac99706685f872d3167099b285f8c3b87">07974</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__s.html#ac99706685f872d3167099b285f8c3b87">reserved_60_63</a>               : 4;
<a name="l07975"></a>07975 <span class="preprocessor">#endif</span>
<a name="l07976"></a>07976 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a11266f937ccb4df383b629e3f6a5944d">s</a>;
<a name="l07977"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">07977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> {
<a name="l07978"></a>07978 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07979"></a>07979 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#aad8ef68b592940cef5639280f9b81fef">reserved_43_63</a>               : 21;
<a name="l07980"></a>07980     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a6d5b80e0d290b972a0f3385633d6fa3c">zero</a>                         : 1;  <span class="comment">/**&lt; Causes all byte reads to be zero length reads.</span>
<a name="l07981"></a>07981 <span class="comment">                                                         Returns to the EXEC a zero for all read data.</span>
<a name="l07982"></a>07982 <span class="comment">                                                         This must be zero for sRIO ports. */</span>
<a name="l07983"></a>07983     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a1cf2c41d57af3d5ce33242c3cc34fd57">port</a>                         : 3;  <span class="comment">/**&lt; Physical MAC Port that reads/writes to</span>
<a name="l07984"></a>07984 <span class="comment">                                                         this subid are sent to. Must be &lt;= 1, as there are</span>
<a name="l07985"></a>07985 <span class="comment">                                                         only two ports present. */</span>
<a name="l07986"></a>07986     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#add11a4df1c909db6d7b79d65d76b5189">nmerge</a>                       : 1;  <span class="comment">/**&lt; When set, no merging is allowed in this window. */</span>
<a name="l07987"></a>07987     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#afa1f8cac5be099c3013a09d4c4e48caa">esr</a>                          : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; for reads to this subid.</span>
<a name="l07988"></a>07988 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l07989"></a>07989 <span class="comment">                                                         memory space reads. */</span>
<a name="l07990"></a>07990     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a5e01daf6e5c6821df74a7fba67cc83a3">esw</a>                          : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; for writes to this subid.</span>
<a name="l07991"></a>07991 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l07992"></a>07992 <span class="comment">                                                         memory space writes. */</span>
<a name="l07993"></a>07993     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a2f1ba9afea674ac1756f2a65cb44f849">wtype</a>                        : 2;  <span class="comment">/**&lt; ADDRTYPE&lt;1:0&gt; for writes to this subid</span>
<a name="l07994"></a>07994 <span class="comment">                                                         For PCIe:</span>
<a name="l07995"></a>07995 <span class="comment">                                                         - ADDRTYPE&lt;0&gt; is the relaxed-order attribute</span>
<a name="l07996"></a>07996 <span class="comment">                                                         - ADDRTYPE&lt;1&gt; is the no-snoop attribute</span>
<a name="l07997"></a>07997 <span class="comment">                                                         For sRIO:</span>
<a name="l07998"></a>07998 <span class="comment">                                                         - ADDRTYPE&lt;1:0&gt; help select an SRIO*_S2M_TYPE*</span>
<a name="l07999"></a>07999 <span class="comment">                                                           entry */</span>
<a name="l08000"></a>08000     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a45331fe05ff147dbd3e4364622e30fa6">rtype</a>                        : 2;  <span class="comment">/**&lt; ADDRTYPE&lt;1:0&gt; for reads to this subid</span>
<a name="l08001"></a>08001 <span class="comment">                                                         For PCIe:</span>
<a name="l08002"></a>08002 <span class="comment">                                                         - ADDRTYPE&lt;0&gt; is the relaxed-order attribute</span>
<a name="l08003"></a>08003 <span class="comment">                                                         - ADDRTYPE&lt;1&gt; is the no-snoop attribute</span>
<a name="l08004"></a>08004 <span class="comment">                                                         For sRIO:</span>
<a name="l08005"></a>08005 <span class="comment">                                                         - ADDRTYPE&lt;1:0&gt; help select an SRIO*_S2M_TYPE*</span>
<a name="l08006"></a>08006 <span class="comment">                                                           entry */</span>
<a name="l08007"></a>08007     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a48a51fa7e343f2c8a18df042cd1735e8">ba</a>                           : 30; <span class="comment">/**&lt; Address Bits &lt;63:34&gt; for reads/writes that use</span>
<a name="l08008"></a>08008 <span class="comment">                                                         this subid. */</span>
<a name="l08009"></a>08009 <span class="preprocessor">#else</span>
<a name="l08010"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a48a51fa7e343f2c8a18df042cd1735e8">08010</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a48a51fa7e343f2c8a18df042cd1735e8">ba</a>                           : 30;
<a name="l08011"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a45331fe05ff147dbd3e4364622e30fa6">08011</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a45331fe05ff147dbd3e4364622e30fa6">rtype</a>                        : 2;
<a name="l08012"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a2f1ba9afea674ac1756f2a65cb44f849">08012</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a2f1ba9afea674ac1756f2a65cb44f849">wtype</a>                        : 2;
<a name="l08013"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a5e01daf6e5c6821df74a7fba67cc83a3">08013</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a5e01daf6e5c6821df74a7fba67cc83a3">esw</a>                          : 2;
<a name="l08014"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#afa1f8cac5be099c3013a09d4c4e48caa">08014</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#afa1f8cac5be099c3013a09d4c4e48caa">esr</a>                          : 2;
<a name="l08015"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#add11a4df1c909db6d7b79d65d76b5189">08015</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#add11a4df1c909db6d7b79d65d76b5189">nmerge</a>                       : 1;
<a name="l08016"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a1cf2c41d57af3d5ce33242c3cc34fd57">08016</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a1cf2c41d57af3d5ce33242c3cc34fd57">port</a>                         : 3;
<a name="l08017"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a6d5b80e0d290b972a0f3385633d6fa3c">08017</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#a6d5b80e0d290b972a0f3385633d6fa3c">zero</a>                         : 1;
<a name="l08018"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#aad8ef68b592940cef5639280f9b81fef">08018</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html#aad8ef68b592940cef5639280f9b81fef">reserved_43_63</a>               : 21;
<a name="l08019"></a>08019 <span class="preprocessor">#endif</span>
<a name="l08020"></a>08020 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a36b19fb206fbec4d1c395db9ca78bc1e">cn61xx</a>;
<a name="l08021"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#a925f3f51b4e30930aa15843b19feada9">08021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a925f3f51b4e30930aa15843b19feada9">cn63xx</a>;
<a name="l08022"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#aab901278b5c3fcc08db3d887844babd6">08022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#aab901278b5c3fcc08db3d887844babd6">cn63xxp1</a>;
<a name="l08023"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#aad8b736fa9ec6f01a4e5f6e3464e6af1">08023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#aad8b736fa9ec6f01a4e5f6e3464e6af1">cn66xx</a>;
<a name="l08024"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html">08024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html">cvmx_sli_mem_access_subidx_cn68xx</a> {
<a name="l08025"></a>08025 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08026"></a>08026 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#acb2cff445928e3185290719eb0c9fad6">reserved_43_63</a>               : 21;
<a name="l08027"></a>08027     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aa55d198b742d7bb78a040e8112e2f51d">zero</a>                         : 1;  <span class="comment">/**&lt; Causes all byte reads to be zero length reads.</span>
<a name="l08028"></a>08028 <span class="comment">                                                         Returns to the EXEC a zero for all read data.</span>
<a name="l08029"></a>08029 <span class="comment">                                                         This must be zero for sRIO ports. */</span>
<a name="l08030"></a>08030     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a0dcf7171d98183e2d66f1943a2cdb345">port</a>                         : 3;  <span class="comment">/**&lt; Physical MAC Port that reads/writes to</span>
<a name="l08031"></a>08031 <span class="comment">                                                         this subid are sent to. Must be &lt;= 1, as there are</span>
<a name="l08032"></a>08032 <span class="comment">                                                         only two ports present. */</span>
<a name="l08033"></a>08033     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aa471b1cecf21333ffd59e5e1776d414b">nmerge</a>                       : 1;  <span class="comment">/**&lt; When set, no merging is allowed in this window. */</span>
<a name="l08034"></a>08034     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a8a5d3704eab79d15e75bf32aaf3e13a1">esr</a>                          : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; for reads to this subid.</span>
<a name="l08035"></a>08035 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l08036"></a>08036 <span class="comment">                                                         memory space reads. */</span>
<a name="l08037"></a>08037     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a32c8bc392b2912aec90e6f46c21e1f6f">esw</a>                          : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; for writes to this subid.</span>
<a name="l08038"></a>08038 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l08039"></a>08039 <span class="comment">                                                         memory space writes. */</span>
<a name="l08040"></a>08040     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a608ee2c13e0fdf0f4a8769e40752c784">wtype</a>                        : 2;  <span class="comment">/**&lt; ADDRTYPE&lt;1:0&gt; for writes to this subid</span>
<a name="l08041"></a>08041 <span class="comment">                                                         For PCIe:</span>
<a name="l08042"></a>08042 <span class="comment">                                                         - ADDRTYPE&lt;0&gt; is the relaxed-order attribute</span>
<a name="l08043"></a>08043 <span class="comment">                                                         - ADDRTYPE&lt;1&gt; is the no-snoop attribute */</span>
<a name="l08044"></a>08044     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a1277243e24f85e8065c32470fa4e8524">rtype</a>                        : 2;  <span class="comment">/**&lt; ADDRTYPE&lt;1:0&gt; for reads to this subid</span>
<a name="l08045"></a>08045 <span class="comment">                                                         For PCIe:</span>
<a name="l08046"></a>08046 <span class="comment">                                                         - ADDRTYPE&lt;0&gt; is the relaxed-order attribute</span>
<a name="l08047"></a>08047 <span class="comment">                                                         - ADDRTYPE&lt;1&gt; is the no-snoop attribute */</span>
<a name="l08048"></a>08048     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aed35b839062bcf93817445a1c780ad98">ba</a>                           : 28; <span class="comment">/**&lt; Address Bits &lt;63:36&gt; for reads/writes that use</span>
<a name="l08049"></a>08049 <span class="comment">                                                         this subid. */</span>
<a name="l08050"></a>08050     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#af46171945370db04a82dec777799b2ff">reserved_0_1</a>                 : 2;
<a name="l08051"></a>08051 <span class="preprocessor">#else</span>
<a name="l08052"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#af46171945370db04a82dec777799b2ff">08052</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#af46171945370db04a82dec777799b2ff">reserved_0_1</a>                 : 2;
<a name="l08053"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aed35b839062bcf93817445a1c780ad98">08053</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aed35b839062bcf93817445a1c780ad98">ba</a>                           : 28;
<a name="l08054"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a1277243e24f85e8065c32470fa4e8524">08054</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a1277243e24f85e8065c32470fa4e8524">rtype</a>                        : 2;
<a name="l08055"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a608ee2c13e0fdf0f4a8769e40752c784">08055</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a608ee2c13e0fdf0f4a8769e40752c784">wtype</a>                        : 2;
<a name="l08056"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a32c8bc392b2912aec90e6f46c21e1f6f">08056</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a32c8bc392b2912aec90e6f46c21e1f6f">esw</a>                          : 2;
<a name="l08057"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a8a5d3704eab79d15e75bf32aaf3e13a1">08057</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a8a5d3704eab79d15e75bf32aaf3e13a1">esr</a>                          : 2;
<a name="l08058"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aa471b1cecf21333ffd59e5e1776d414b">08058</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aa471b1cecf21333ffd59e5e1776d414b">nmerge</a>                       : 1;
<a name="l08059"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a0dcf7171d98183e2d66f1943a2cdb345">08059</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#a0dcf7171d98183e2d66f1943a2cdb345">port</a>                         : 3;
<a name="l08060"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aa55d198b742d7bb78a040e8112e2f51d">08060</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#aa55d198b742d7bb78a040e8112e2f51d">zero</a>                         : 1;
<a name="l08061"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#acb2cff445928e3185290719eb0c9fad6">08061</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html#acb2cff445928e3185290719eb0c9fad6">reserved_43_63</a>               : 21;
<a name="l08062"></a>08062 <span class="preprocessor">#endif</span>
<a name="l08063"></a>08063 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mem__access__subidx.html#ae1916e014242256d16cbc9fbe7a65b73">cn68xx</a>;
<a name="l08064"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#afbc2a42a71fda400ee18cf95997ea559">08064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn68xx.html">cvmx_sli_mem_access_subidx_cn68xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#afbc2a42a71fda400ee18cf95997ea559">cn68xxp1</a>;
<a name="l08065"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#aedaa108eb4143b443e192745c5349442">08065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#aedaa108eb4143b443e192745c5349442">cn70xx</a>;
<a name="l08066"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#aad84403f6af371c93de0903858178ba7">08066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#aad84403f6af371c93de0903858178ba7">cn70xxp1</a>;
<a name="l08067"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html">08067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html">cvmx_sli_mem_access_subidx_cn73xx</a> {
<a name="l08068"></a>08068 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08069"></a>08069 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a0a800c628869c5b4bcde292f9c7f433d">reserved_60_63</a>               : 4;
<a name="l08070"></a>08070     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a82e18b7ec5c2ec05c4d6fc4ebcb07268">pvf</a>                          : 16; <span class="comment">/**&lt; Selects the function number accessed by the reads/writes/atomics. DPI_DMA_FUNC_SEL_S</span>
<a name="l08071"></a>08071 <span class="comment">                                                         describes the format of this field. If [PVF]!=0, [PORT] must select a PCIe MAC that</span>
<a name="l08072"></a>08072 <span class="comment">                                                         supports more than one physical function and/or must select a PCIe MAC</span>
<a name="l08073"></a>08073 <span class="comment">                                                         with SR-IOV enabled. */</span>
<a name="l08074"></a>08074     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ad97795c85f3bda7e3643bfebb84c4ffe">reserved_43_43</a>               : 1;
<a name="l08075"></a>08075     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a1dbd3b75f34898a896d1a0a8819e9d6c">zero</a>                         : 1;  <span class="comment">/**&lt; Causes all byte read operations to be zero-length read operations. Returns 0s to the EXEC</span>
<a name="l08076"></a>08076 <span class="comment">                                                         for all read data. */</span>
<a name="l08077"></a>08077     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a61a68ac956994dd3c438cc2d4ea1ece2">port</a>                         : 3;  <span class="comment">/**&lt; The MAC that the reads/writes/atomics are sent to. Enumerated by SLI_PORT_E. */</span>
<a name="l08078"></a>08078     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ac0509354f6975d5cf9ab74bec1b270da">nmerge</a>                       : 1;  <span class="comment">/**&lt; When set, no merging is allowed in this window. Applicable to writes only. */</span>
<a name="l08079"></a>08079     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a619fe65366f43a3fc023b9099684387d">esr</a>                          : 2;  <span class="comment">/**&lt; Endian swap for read operations. ES&lt;1:0&gt; for read operations to this subID. ES&lt;1:0&gt; is the</span>
<a name="l08080"></a>08080 <span class="comment">                                                         endian-swap attribute for these MAC memory space read operations. Not used for write or</span>
<a name="l08081"></a>08081 <span class="comment">                                                         atomic operations.</span>
<a name="l08082"></a>08082 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l08083"></a>08083     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ac109b5e793ea3b291b68609c4bec373e">esw</a>                          : 2;  <span class="comment">/**&lt; Endian swap for write operations. ES&lt;1:0&gt; for write operations to this subID. ES&lt;1:0&gt; is</span>
<a name="l08084"></a>08084 <span class="comment">                                                         the endian-swap attribute for these MAC memory space write operations. Not used for reads</span>
<a name="l08085"></a>08085 <span class="comment">                                                         and IOBDMAs.</span>
<a name="l08086"></a>08086 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l08087"></a>08087     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a0113dbdf40d958857fd893881053bf06">wtype</a>                        : 2;  <span class="comment">/**&lt; Write type. ADDRTYPE&lt;1:0&gt; for write operations to this subID.</span>
<a name="l08088"></a>08088 <span class="comment">                                                         * ADDRTYPE&lt;0&gt; is the relaxed-order attribute.</span>
<a name="l08089"></a>08089 <span class="comment">                                                         * ADDRTYPE&lt;1&gt; is the no-snoop attribute.</span>
<a name="l08090"></a>08090 <span class="comment">                                                         Not used for reads and IOBDMAs. */</span>
<a name="l08091"></a>08091     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#adc247610d00327d087d11bf6f1a10f8f">rtype</a>                        : 2;  <span class="comment">/**&lt; Read type. ADDRTYPE&lt;1:0&gt; for read operations to this subID.</span>
<a name="l08092"></a>08092 <span class="comment">                                                         * ADDRTYPE&lt;0&gt; is the relaxed-order attribute.</span>
<a name="l08093"></a>08093 <span class="comment">                                                         * ADDRTYPE&lt;1&gt; is the no-snoop attribute.</span>
<a name="l08094"></a>08094 <span class="comment">                                                         Not used for writes and atomics. */</span>
<a name="l08095"></a>08095     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a9800575d83976a7f85d465d17ecf0844">ba</a>                           : 30; <span class="comment">/**&lt; Bus address. Address bits&lt;63:34&gt; for read/write/atomic operations. */</span>
<a name="l08096"></a>08096 <span class="preprocessor">#else</span>
<a name="l08097"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a9800575d83976a7f85d465d17ecf0844">08097</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a9800575d83976a7f85d465d17ecf0844">ba</a>                           : 30;
<a name="l08098"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#adc247610d00327d087d11bf6f1a10f8f">08098</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#adc247610d00327d087d11bf6f1a10f8f">rtype</a>                        : 2;
<a name="l08099"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a0113dbdf40d958857fd893881053bf06">08099</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a0113dbdf40d958857fd893881053bf06">wtype</a>                        : 2;
<a name="l08100"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ac109b5e793ea3b291b68609c4bec373e">08100</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ac109b5e793ea3b291b68609c4bec373e">esw</a>                          : 2;
<a name="l08101"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a619fe65366f43a3fc023b9099684387d">08101</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a619fe65366f43a3fc023b9099684387d">esr</a>                          : 2;
<a name="l08102"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ac0509354f6975d5cf9ab74bec1b270da">08102</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ac0509354f6975d5cf9ab74bec1b270da">nmerge</a>                       : 1;
<a name="l08103"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a61a68ac956994dd3c438cc2d4ea1ece2">08103</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a61a68ac956994dd3c438cc2d4ea1ece2">port</a>                         : 3;
<a name="l08104"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a1dbd3b75f34898a896d1a0a8819e9d6c">08104</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a1dbd3b75f34898a896d1a0a8819e9d6c">zero</a>                         : 1;
<a name="l08105"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ad97795c85f3bda7e3643bfebb84c4ffe">08105</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#ad97795c85f3bda7e3643bfebb84c4ffe">reserved_43_43</a>               : 1;
<a name="l08106"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a82e18b7ec5c2ec05c4d6fc4ebcb07268">08106</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a82e18b7ec5c2ec05c4d6fc4ebcb07268">pvf</a>                          : 16;
<a name="l08107"></a><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a0a800c628869c5b4bcde292f9c7f433d">08107</a>     uint64_t <a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html#a0a800c628869c5b4bcde292f9c7f433d">reserved_60_63</a>               : 4;
<a name="l08108"></a>08108 <span class="preprocessor">#endif</span>
<a name="l08109"></a>08109 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a832e43513301034fec235c025288e988">cn73xx</a>;
<a name="l08110"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#a3a2eb8454a2593314ff55d788cb69641">08110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html">cvmx_sli_mem_access_subidx_cn73xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a3a2eb8454a2593314ff55d788cb69641">cn78xx</a>;
<a name="l08111"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#a830b189c8bc32cc8cbae05782da01774">08111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a830b189c8bc32cc8cbae05782da01774">cn78xxp1</a>;
<a name="l08112"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#a2acf5f7515aae2174a730c098c44ea1b">08112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn61xx.html">cvmx_sli_mem_access_subidx_cn61xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#a2acf5f7515aae2174a730c098c44ea1b">cnf71xx</a>;
<a name="l08113"></a><a class="code" href="unioncvmx__sli__mem__access__subidx.html#af00d8dc1ef26ec47357a8c59e18782d9">08113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__access__subidx_1_1cvmx__sli__mem__access__subidx__cn73xx.html">cvmx_sli_mem_access_subidx_cn73xx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html#af00d8dc1ef26ec47357a8c59e18782d9">cnf75xx</a>;
<a name="l08114"></a>08114 };
<a name="l08115"></a><a class="code" href="cvmx-sli-defs_8h.html#a93c87b1c7baf2af7ecfa45898f1c8705">08115</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__access__subidx.html" title="cvmx_sli_mem_access_subid#">cvmx_sli_mem_access_subidx</a> <a class="code" href="unioncvmx__sli__mem__access__subidx.html" title="cvmx_sli_mem_access_subid#">cvmx_sli_mem_access_subidx_t</a>;
<a name="l08116"></a>08116 <span class="comment"></span>
<a name="l08117"></a>08117 <span class="comment">/**</span>
<a name="l08118"></a>08118 <span class="comment"> * cvmx_sli_mem_ctl</span>
<a name="l08119"></a>08119 <span class="comment"> *</span>
<a name="l08120"></a>08120 <span class="comment"> * This register controls the ECC of the SLI memories.</span>
<a name="l08121"></a>08121 <span class="comment"> *</span>
<a name="l08122"></a>08122 <span class="comment"> */</span>
<a name="l08123"></a><a class="code" href="unioncvmx__sli__mem__ctl.html">08123</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__ctl.html" title="cvmx_sli_mem_ctl">cvmx_sli_mem_ctl</a> {
<a name="l08124"></a><a class="code" href="unioncvmx__sli__mem__ctl.html#ab5f9fffa726cbb0152df223af9a2170f">08124</a>     uint64_t <a class="code" href="unioncvmx__sli__mem__ctl.html#ab5f9fffa726cbb0152df223af9a2170f">u64</a>;
<a name="l08125"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html">08125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html">cvmx_sli_mem_ctl_s</a> {
<a name="l08126"></a>08126 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08127"></a>08127 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a31bbd1fcbcd07a1294264f321313285a">reserved_27_63</a>               : 37;
<a name="l08128"></a>08128     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ae0186834d0f13cbb20c4700962bad86f">tlpn1_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for p2n1_tlp_n_fifo. */</span>
<a name="l08129"></a>08129     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#adbb0ae2aa53c087764394d134eb90f81">tlpn1_ecc</a>                    : 1;  <span class="comment">/**&lt; When set the for p2n1_tlp_n_fifo will have an ECC not generated and checked. */</span>
<a name="l08130"></a>08130     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab32ab6af69b3be3e83f3e7be6226b33d">tlpp1_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for p2n1_tlp_p_fifo. */</span>
<a name="l08131"></a>08131     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a77296333acf8a09330765d7a5e019cf6">tlpp1_ecc</a>                    : 1;  <span class="comment">/**&lt; When set the for p2n1_tlp_p_fifo will have an ECC not generated and checked. */</span>
<a name="l08132"></a>08132     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a60a634c5aaf49c1866742de8c26e9fe1">tlpc1_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for p2n1_tlp_cpl_fifo. */</span>
<a name="l08133"></a>08133     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab6cae241d5f002595563d5e9d8966309">tlpc1_ecc</a>                    : 1;  <span class="comment">/**&lt; When set the for p2n1_tlp_cpl_fifo will have an ECC not generated and checked. */</span>
<a name="l08134"></a>08134     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a3704fef5af991abed7211722ab495f7e">tlpn0_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for p2n0_tlp_n_fifo. */</span>
<a name="l08135"></a>08135     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a8719ff544af67c458f23cdd5ee1954f6">tlpn0_ecc</a>                    : 1;  <span class="comment">/**&lt; When set the for p2n0_tlp_n_fifo will have an ECC not generated and checked. */</span>
<a name="l08136"></a>08136     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a18ef1b5fde98e646bd61fefc2f87d588">tlpp0_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for p2n0_tlp_p_fifo. */</span>
<a name="l08137"></a>08137     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a92dad39fa1beb9a1e81f04d21c15df5d">tlpp0_ecc</a>                    : 1;  <span class="comment">/**&lt; When set the for p2n0_tlp_p_fifo will have an ECC not generated and checked. */</span>
<a name="l08138"></a>08138     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a51f612ceef87093197f4c9502c3ecca9">tlpc0_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for p2n0_tlp_cpl_fifo. */</span>
<a name="l08139"></a>08139     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#acf7b5adbb77404e09675c7914c0240de">tlpc0_ecc</a>                    : 1;  <span class="comment">/**&lt; When set the for p2n0_tlp_cpl_fifo will have an ECC not generated and checked. */</span>
<a name="l08140"></a>08140     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a9bc8c1b7c3e74cab624e03cb05664521">nppr_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for nod_pp_req_fifo. */</span>
<a name="l08141"></a>08141     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a337eefe2232597d5973d5c0ba82fcf46">nppr_ecc</a>                     : 1;  <span class="comment">/**&lt; When set the for nod_pp_req_fifo  will have an ECC not generated and checked. */</span>
<a name="l08142"></a>08142     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a84ab3a925ca911fb0306dabeaf8d9836">cpl1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for cpl1_fifo. */</span>
<a name="l08143"></a>08143     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a465ae8033ad0ecb5d76c0a39b5766517">cpl1_ecc</a>                     : 1;  <span class="comment">/**&lt; When the set cpl1_fifo will have an ECC not generated and checked. */</span>
<a name="l08144"></a>08144     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a107c8576bb83d0371fce23f7c85e1cdd">cpl0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for the cpl0_fifo. */</span>
<a name="l08145"></a>08145     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab55b716d43af76fbae77f24715aaa752">cpl0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set the cpl0_fifo will have an ECC not generated and checked. */</span>
<a name="l08146"></a>08146 <span class="preprocessor">#else</span>
<a name="l08147"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab55b716d43af76fbae77f24715aaa752">08147</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab55b716d43af76fbae77f24715aaa752">cpl0_ecc</a>                     : 1;
<a name="l08148"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a107c8576bb83d0371fce23f7c85e1cdd">08148</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a107c8576bb83d0371fce23f7c85e1cdd">cpl0_fs</a>                      : 2;
<a name="l08149"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a465ae8033ad0ecb5d76c0a39b5766517">08149</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a465ae8033ad0ecb5d76c0a39b5766517">cpl1_ecc</a>                     : 1;
<a name="l08150"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a84ab3a925ca911fb0306dabeaf8d9836">08150</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a84ab3a925ca911fb0306dabeaf8d9836">cpl1_fs</a>                      : 2;
<a name="l08151"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a337eefe2232597d5973d5c0ba82fcf46">08151</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a337eefe2232597d5973d5c0ba82fcf46">nppr_ecc</a>                     : 1;
<a name="l08152"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a9bc8c1b7c3e74cab624e03cb05664521">08152</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a9bc8c1b7c3e74cab624e03cb05664521">nppr_fs</a>                      : 2;
<a name="l08153"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#acf7b5adbb77404e09675c7914c0240de">08153</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#acf7b5adbb77404e09675c7914c0240de">tlpc0_ecc</a>                    : 1;
<a name="l08154"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a51f612ceef87093197f4c9502c3ecca9">08154</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a51f612ceef87093197f4c9502c3ecca9">tlpc0_fs</a>                     : 2;
<a name="l08155"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a92dad39fa1beb9a1e81f04d21c15df5d">08155</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a92dad39fa1beb9a1e81f04d21c15df5d">tlpp0_ecc</a>                    : 1;
<a name="l08156"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a18ef1b5fde98e646bd61fefc2f87d588">08156</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a18ef1b5fde98e646bd61fefc2f87d588">tlpp0_fs</a>                     : 2;
<a name="l08157"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a8719ff544af67c458f23cdd5ee1954f6">08157</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a8719ff544af67c458f23cdd5ee1954f6">tlpn0_ecc</a>                    : 1;
<a name="l08158"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a3704fef5af991abed7211722ab495f7e">08158</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a3704fef5af991abed7211722ab495f7e">tlpn0_fs</a>                     : 2;
<a name="l08159"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab6cae241d5f002595563d5e9d8966309">08159</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab6cae241d5f002595563d5e9d8966309">tlpc1_ecc</a>                    : 1;
<a name="l08160"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a60a634c5aaf49c1866742de8c26e9fe1">08160</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a60a634c5aaf49c1866742de8c26e9fe1">tlpc1_fs</a>                     : 2;
<a name="l08161"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a77296333acf8a09330765d7a5e019cf6">08161</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a77296333acf8a09330765d7a5e019cf6">tlpp1_ecc</a>                    : 1;
<a name="l08162"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab32ab6af69b3be3e83f3e7be6226b33d">08162</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ab32ab6af69b3be3e83f3e7be6226b33d">tlpp1_fs</a>                     : 2;
<a name="l08163"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#adbb0ae2aa53c087764394d134eb90f81">08163</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#adbb0ae2aa53c087764394d134eb90f81">tlpn1_ecc</a>                    : 1;
<a name="l08164"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ae0186834d0f13cbb20c4700962bad86f">08164</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#ae0186834d0f13cbb20c4700962bad86f">tlpn1_fs</a>                     : 2;
<a name="l08165"></a><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a31bbd1fcbcd07a1294264f321313285a">08165</a>     uint64_t <a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html#a31bbd1fcbcd07a1294264f321313285a">reserved_27_63</a>               : 37;
<a name="l08166"></a>08166 <span class="preprocessor">#endif</span>
<a name="l08167"></a>08167 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mem__ctl.html#a8a0db58cfe2421b5d8e3d679c11f045b">s</a>;
<a name="l08168"></a><a class="code" href="unioncvmx__sli__mem__ctl.html#a532e735f200532e37c0f9c0950b32565">08168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html">cvmx_sli_mem_ctl_s</a>             <a class="code" href="unioncvmx__sli__mem__ctl.html#a532e735f200532e37c0f9c0950b32565">cn73xx</a>;
<a name="l08169"></a><a class="code" href="unioncvmx__sli__mem__ctl.html#a6ded234393d36494d3a12ee845bf48d5">08169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html">cvmx_sli_mem_ctl_s</a>             <a class="code" href="unioncvmx__sli__mem__ctl.html#a6ded234393d36494d3a12ee845bf48d5">cn78xx</a>;
<a name="l08170"></a><a class="code" href="unioncvmx__sli__mem__ctl.html#ad6dc98be88bcdc37ae2ac7aac4e01e00">08170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html">cvmx_sli_mem_ctl_s</a>             <a class="code" href="unioncvmx__sli__mem__ctl.html#ad6dc98be88bcdc37ae2ac7aac4e01e00">cn78xxp1</a>;
<a name="l08171"></a><a class="code" href="unioncvmx__sli__mem__ctl.html#a756acabe24f463aba76d037a5272d52c">08171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__ctl_1_1cvmx__sli__mem__ctl__s.html">cvmx_sli_mem_ctl_s</a>             <a class="code" href="unioncvmx__sli__mem__ctl.html#a756acabe24f463aba76d037a5272d52c">cnf75xx</a>;
<a name="l08172"></a>08172 };
<a name="l08173"></a><a class="code" href="cvmx-sli-defs_8h.html#aeafdb93defac5dd444dcc94786ff9f72">08173</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__ctl.html" title="cvmx_sli_mem_ctl">cvmx_sli_mem_ctl</a> <a class="code" href="unioncvmx__sli__mem__ctl.html" title="cvmx_sli_mem_ctl">cvmx_sli_mem_ctl_t</a>;
<a name="l08174"></a>08174 <span class="comment"></span>
<a name="l08175"></a>08175 <span class="comment">/**</span>
<a name="l08176"></a>08176 <span class="comment"> * cvmx_sli_mem_int_sum</span>
<a name="l08177"></a>08177 <span class="comment"> *</span>
<a name="l08178"></a>08178 <span class="comment"> * Set when an interrupt condition occurs; write one to clear.</span>
<a name="l08179"></a>08179 <span class="comment"> *</span>
<a name="l08180"></a>08180 <span class="comment"> */</span>
<a name="l08181"></a><a class="code" href="unioncvmx__sli__mem__int__sum.html">08181</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__int__sum.html" title="cvmx_sli_mem_int_sum">cvmx_sli_mem_int_sum</a> {
<a name="l08182"></a><a class="code" href="unioncvmx__sli__mem__int__sum.html#a62ee0bf0756073f6c4f89a9b35e3428a">08182</a>     uint64_t <a class="code" href="unioncvmx__sli__mem__int__sum.html#a62ee0bf0756073f6c4f89a9b35e3428a">u64</a>;
<a name="l08183"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html">08183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html">cvmx_sli_mem_int_sum_s</a> {
<a name="l08184"></a>08184 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08185"></a>08185 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a3721d38654d9923db15fa9a8e9be2daf">reserved_18_63</a>               : 46;
<a name="l08186"></a>08186     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#aa34bef5368c80a2953c2d6222dd208f7">tlpn1_dbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n1_tlp_n_fifo has a DBE. */</span>
<a name="l08187"></a>08187     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a4366d5eb7ae6d7e29923fc544fd6fd1a">tlpn1_sbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n1_tlp_n_fifo has a SBE. */</span>
<a name="l08188"></a>08188     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a6bf97e6cdc91d308993af1640afc2ecc">tlpp1_dbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n1_tlp_p_fifo has a DBE. */</span>
<a name="l08189"></a>08189     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#af37062f46ced73859fa02b07787d85dd">tlpp1_sbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n1_tlp_p_fifo has a SBE. */</span>
<a name="l08190"></a>08190     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a675754eaa89c217e5dc39d546edefced">tlpc1_dbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n1_tlp_cpl_fifo has a DBE. */</span>
<a name="l08191"></a>08191     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a57bcc105238eaffac19102098778688f">tlpc1_sbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n1_tlp_cpl_fifo has a SBE. */</span>
<a name="l08192"></a>08192     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a34bc791f3d3305e5644de29a8f6cc8bc">tlpn0_dbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n0_tlp_n_fifo has a DBE. */</span>
<a name="l08193"></a>08193     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a3d25433befc5dac5d69bdd6e13338a53">tlpn0_sbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n0_tlp_n_fifo has a SBE. */</span>
<a name="l08194"></a>08194     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a01cc99e38a4afdcfcac7e52ca8cf0e43">tlpp0_dbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n0_tlp_p_fifo has a DBE. */</span>
<a name="l08195"></a>08195     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a96b17a9f733cc1e3b68367dd2374775f">tlpp0_sbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n0_tlp_p_fifo has a SBE. */</span>
<a name="l08196"></a>08196     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a22037cb42ffc47b52a873d0d2fb154d9">tlpc0_dbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n0_tlp_cpl_fifo has a DBE. */</span>
<a name="l08197"></a>08197     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#acd4d990a098e48edf907a81064c80135">tlpc0_sbe</a>                    : 1;  <span class="comment">/**&lt; Set when the p2n0_tlp_cpl_fifo has a SBE. */</span>
<a name="l08198"></a>08198     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a129ac610db3d70faedce49baabb769aa">nppr_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when the nod_pp_req_fifo has a DBE. */</span>
<a name="l08199"></a>08199     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a78f8fe242de93fe97fcc2bc7bbe838c9">nppr_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when the nod_pp_req_fifo has a SBE. */</span>
<a name="l08200"></a>08200     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#aabc325ea0dc3c3f4a6559d49309d0a98">cpl1_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when the cpl1_fifo has a DBE. */</span>
<a name="l08201"></a>08201     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a5a401617be3dc266c97285c13eb785c3">cpl1_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when the cpl1_fifo has a SBE. */</span>
<a name="l08202"></a>08202     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a42c1ba5bf89faad0a8ed8a6337577fb0">cpl0_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when the cpl0_fifo has a DBE. */</span>
<a name="l08203"></a>08203     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a304e0edc819eb51a27086ae861fdcea1">cpl0_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when the cpl0_fifo has a SBE. */</span>
<a name="l08204"></a>08204 <span class="preprocessor">#else</span>
<a name="l08205"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a304e0edc819eb51a27086ae861fdcea1">08205</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a304e0edc819eb51a27086ae861fdcea1">cpl0_sbe</a>                     : 1;
<a name="l08206"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a42c1ba5bf89faad0a8ed8a6337577fb0">08206</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a42c1ba5bf89faad0a8ed8a6337577fb0">cpl0_dbe</a>                     : 1;
<a name="l08207"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a5a401617be3dc266c97285c13eb785c3">08207</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a5a401617be3dc266c97285c13eb785c3">cpl1_sbe</a>                     : 1;
<a name="l08208"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#aabc325ea0dc3c3f4a6559d49309d0a98">08208</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#aabc325ea0dc3c3f4a6559d49309d0a98">cpl1_dbe</a>                     : 1;
<a name="l08209"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a78f8fe242de93fe97fcc2bc7bbe838c9">08209</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a78f8fe242de93fe97fcc2bc7bbe838c9">nppr_sbe</a>                     : 1;
<a name="l08210"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a129ac610db3d70faedce49baabb769aa">08210</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a129ac610db3d70faedce49baabb769aa">nppr_dbe</a>                     : 1;
<a name="l08211"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#acd4d990a098e48edf907a81064c80135">08211</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#acd4d990a098e48edf907a81064c80135">tlpc0_sbe</a>                    : 1;
<a name="l08212"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a22037cb42ffc47b52a873d0d2fb154d9">08212</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a22037cb42ffc47b52a873d0d2fb154d9">tlpc0_dbe</a>                    : 1;
<a name="l08213"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a96b17a9f733cc1e3b68367dd2374775f">08213</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a96b17a9f733cc1e3b68367dd2374775f">tlpp0_sbe</a>                    : 1;
<a name="l08214"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a01cc99e38a4afdcfcac7e52ca8cf0e43">08214</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a01cc99e38a4afdcfcac7e52ca8cf0e43">tlpp0_dbe</a>                    : 1;
<a name="l08215"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a3d25433befc5dac5d69bdd6e13338a53">08215</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a3d25433befc5dac5d69bdd6e13338a53">tlpn0_sbe</a>                    : 1;
<a name="l08216"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a34bc791f3d3305e5644de29a8f6cc8bc">08216</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a34bc791f3d3305e5644de29a8f6cc8bc">tlpn0_dbe</a>                    : 1;
<a name="l08217"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a57bcc105238eaffac19102098778688f">08217</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a57bcc105238eaffac19102098778688f">tlpc1_sbe</a>                    : 1;
<a name="l08218"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a675754eaa89c217e5dc39d546edefced">08218</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a675754eaa89c217e5dc39d546edefced">tlpc1_dbe</a>                    : 1;
<a name="l08219"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#af37062f46ced73859fa02b07787d85dd">08219</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#af37062f46ced73859fa02b07787d85dd">tlpp1_sbe</a>                    : 1;
<a name="l08220"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a6bf97e6cdc91d308993af1640afc2ecc">08220</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a6bf97e6cdc91d308993af1640afc2ecc">tlpp1_dbe</a>                    : 1;
<a name="l08221"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a4366d5eb7ae6d7e29923fc544fd6fd1a">08221</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a4366d5eb7ae6d7e29923fc544fd6fd1a">tlpn1_sbe</a>                    : 1;
<a name="l08222"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#aa34bef5368c80a2953c2d6222dd208f7">08222</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#aa34bef5368c80a2953c2d6222dd208f7">tlpn1_dbe</a>                    : 1;
<a name="l08223"></a><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a3721d38654d9923db15fa9a8e9be2daf">08223</a>     uint64_t <a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html#a3721d38654d9923db15fa9a8e9be2daf">reserved_18_63</a>               : 46;
<a name="l08224"></a>08224 <span class="preprocessor">#endif</span>
<a name="l08225"></a>08225 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__mem__int__sum.html#ae32046b18bef9529a26adb374789a50b">s</a>;
<a name="l08226"></a><a class="code" href="unioncvmx__sli__mem__int__sum.html#a6280deeaaae49f09877fe9e3776cec5d">08226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html">cvmx_sli_mem_int_sum_s</a>         <a class="code" href="unioncvmx__sli__mem__int__sum.html#a6280deeaaae49f09877fe9e3776cec5d">cn73xx</a>;
<a name="l08227"></a><a class="code" href="unioncvmx__sli__mem__int__sum.html#a61304ba0912e20b037f752d2b197fb6c">08227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html">cvmx_sli_mem_int_sum_s</a>         <a class="code" href="unioncvmx__sli__mem__int__sum.html#a61304ba0912e20b037f752d2b197fb6c">cn78xx</a>;
<a name="l08228"></a><a class="code" href="unioncvmx__sli__mem__int__sum.html#ab0b5d7d0d35c6249efc68fc14ab6e56b">08228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html">cvmx_sli_mem_int_sum_s</a>         <a class="code" href="unioncvmx__sli__mem__int__sum.html#ab0b5d7d0d35c6249efc68fc14ab6e56b">cn78xxp1</a>;
<a name="l08229"></a><a class="code" href="unioncvmx__sli__mem__int__sum.html#a8fb071066e58af81e2cf8e66829990c2">08229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__mem__int__sum_1_1cvmx__sli__mem__int__sum__s.html">cvmx_sli_mem_int_sum_s</a>         <a class="code" href="unioncvmx__sli__mem__int__sum.html#a8fb071066e58af81e2cf8e66829990c2">cnf75xx</a>;
<a name="l08230"></a>08230 };
<a name="l08231"></a><a class="code" href="cvmx-sli-defs_8h.html#a16f9431f52fc99e6d1bcb040c36412e2">08231</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__mem__int__sum.html" title="cvmx_sli_mem_int_sum">cvmx_sli_mem_int_sum</a> <a class="code" href="unioncvmx__sli__mem__int__sum.html" title="cvmx_sli_mem_int_sum">cvmx_sli_mem_int_sum_t</a>;
<a name="l08232"></a>08232 <span class="comment"></span>
<a name="l08233"></a>08233 <span class="comment">/**</span>
<a name="l08234"></a>08234 <span class="comment"> * cvmx_sli_msi_enb0</span>
<a name="l08235"></a>08235 <span class="comment"> *</span>
<a name="l08236"></a>08236 <span class="comment"> * Used to enable the interrupt generation for the bits in the SLI_MSI_RCV0.</span>
<a name="l08237"></a>08237 <span class="comment"> *</span>
<a name="l08238"></a>08238 <span class="comment"> */</span>
<a name="l08239"></a><a class="code" href="unioncvmx__sli__msi__enb0.html">08239</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb0.html" title="cvmx_sli_msi_enb0">cvmx_sli_msi_enb0</a> {
<a name="l08240"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#a26e273b5d97a8707fe1716f84d004ddf">08240</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__enb0.html#a26e273b5d97a8707fe1716f84d004ddf">u64</a>;
<a name="l08241"></a><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">08241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a> {
<a name="l08242"></a>08242 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08243"></a>08243 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html#a15b21326aa4557b75a4040dc94bd921e">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of SLI_MSI_RCV0. */</span>
<a name="l08244"></a>08244 <span class="preprocessor">#else</span>
<a name="l08245"></a><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html#a15b21326aa4557b75a4040dc94bd921e">08245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html#a15b21326aa4557b75a4040dc94bd921e">enb</a>                          : 64;
<a name="l08246"></a>08246 <span class="preprocessor">#endif</span>
<a name="l08247"></a>08247 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__enb0.html#af54a83b669a8ae0f3811d1a5bd7fb3af">s</a>;
<a name="l08248"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#ad696a71fc2b50e3c36e079133b73c050">08248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#ad696a71fc2b50e3c36e079133b73c050">cn61xx</a>;
<a name="l08249"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#a2e8c54b32c531b7595ec99743d1f0141">08249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#a2e8c54b32c531b7595ec99743d1f0141">cn63xx</a>;
<a name="l08250"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#aca42ad4aab189dcaaa26f289e6268f02">08250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#aca42ad4aab189dcaaa26f289e6268f02">cn63xxp1</a>;
<a name="l08251"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#ae46f8ccdbb25f234214d9bee11b9f8ac">08251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#ae46f8ccdbb25f234214d9bee11b9f8ac">cn66xx</a>;
<a name="l08252"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#a8156004997fd27e5de670a545820c6c7">08252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#a8156004997fd27e5de670a545820c6c7">cn68xx</a>;
<a name="l08253"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#a51da5357b9855c962a2b2f3d38b01d9c">08253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#a51da5357b9855c962a2b2f3d38b01d9c">cn68xxp1</a>;
<a name="l08254"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#a9aa9d344314ee1722f1ded469db7bbb5">08254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#a9aa9d344314ee1722f1ded469db7bbb5">cn70xx</a>;
<a name="l08255"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#ab73951d9dbc777fd7966f025229a97e5">08255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#ab73951d9dbc777fd7966f025229a97e5">cn70xxp1</a>;
<a name="l08256"></a><a class="code" href="unioncvmx__sli__msi__enb0.html#af86741b9ae4ddce1144da0845a39f71b">08256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb0_1_1cvmx__sli__msi__enb0__s.html">cvmx_sli_msi_enb0_s</a>            <a class="code" href="unioncvmx__sli__msi__enb0.html#af86741b9ae4ddce1144da0845a39f71b">cnf71xx</a>;
<a name="l08257"></a>08257 };
<a name="l08258"></a><a class="code" href="cvmx-sli-defs_8h.html#a5cdd1fd2d4cbd73a8e87213dda3db1b8">08258</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb0.html" title="cvmx_sli_msi_enb0">cvmx_sli_msi_enb0</a> <a class="code" href="unioncvmx__sli__msi__enb0.html" title="cvmx_sli_msi_enb0">cvmx_sli_msi_enb0_t</a>;
<a name="l08259"></a>08259 <span class="comment"></span>
<a name="l08260"></a>08260 <span class="comment">/**</span>
<a name="l08261"></a>08261 <span class="comment"> * cvmx_sli_msi_enb1</span>
<a name="l08262"></a>08262 <span class="comment"> *</span>
<a name="l08263"></a>08263 <span class="comment"> * Used to enable the interrupt generation for the bits in the SLI_MSI_RCV1.</span>
<a name="l08264"></a>08264 <span class="comment"> *</span>
<a name="l08265"></a>08265 <span class="comment"> */</span>
<a name="l08266"></a><a class="code" href="unioncvmx__sli__msi__enb1.html">08266</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb1.html" title="cvmx_sli_msi_enb1">cvmx_sli_msi_enb1</a> {
<a name="l08267"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#aa224d449bac2d4c013a0f625529f7449">08267</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__enb1.html#aa224d449bac2d4c013a0f625529f7449">u64</a>;
<a name="l08268"></a><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">08268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a> {
<a name="l08269"></a>08269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08270"></a>08270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html#a4f28e78b1194b239e5280669ba6ce6a8">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of SLI_MSI_RCV1. */</span>
<a name="l08271"></a>08271 <span class="preprocessor">#else</span>
<a name="l08272"></a><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html#a4f28e78b1194b239e5280669ba6ce6a8">08272</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html#a4f28e78b1194b239e5280669ba6ce6a8">enb</a>                          : 64;
<a name="l08273"></a>08273 <span class="preprocessor">#endif</span>
<a name="l08274"></a>08274 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__enb1.html#a8ea4f286181f065370796b42c10a91fc">s</a>;
<a name="l08275"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#ac384fcb640d8500e522b91dbaa975b09">08275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#ac384fcb640d8500e522b91dbaa975b09">cn61xx</a>;
<a name="l08276"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#abedf84b3722ba11f8223f53d74be73cc">08276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#abedf84b3722ba11f8223f53d74be73cc">cn63xx</a>;
<a name="l08277"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#af95e1b2b651e4ecedb900ce1df4acb9c">08277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#af95e1b2b651e4ecedb900ce1df4acb9c">cn63xxp1</a>;
<a name="l08278"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#acb0e9e56b089a9fa7a40f12a7092ef3f">08278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#acb0e9e56b089a9fa7a40f12a7092ef3f">cn66xx</a>;
<a name="l08279"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#a003994cca571c6ca21061f4a308b1ff4">08279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#a003994cca571c6ca21061f4a308b1ff4">cn68xx</a>;
<a name="l08280"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#a90c6efe38c435944358906d61d5180e9">08280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#a90c6efe38c435944358906d61d5180e9">cn68xxp1</a>;
<a name="l08281"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#a2f97463625218312663a74d082dd6490">08281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#a2f97463625218312663a74d082dd6490">cn70xx</a>;
<a name="l08282"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#a5e4909623ba79608eaeedfa76e4ea317">08282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#a5e4909623ba79608eaeedfa76e4ea317">cn70xxp1</a>;
<a name="l08283"></a><a class="code" href="unioncvmx__sli__msi__enb1.html#aeb13ad53664247affeb0df6ead1c4a5e">08283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb1_1_1cvmx__sli__msi__enb1__s.html">cvmx_sli_msi_enb1_s</a>            <a class="code" href="unioncvmx__sli__msi__enb1.html#aeb13ad53664247affeb0df6ead1c4a5e">cnf71xx</a>;
<a name="l08284"></a>08284 };
<a name="l08285"></a><a class="code" href="cvmx-sli-defs_8h.html#a996058e94b1cdc766e1f746a96aafc9e">08285</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb1.html" title="cvmx_sli_msi_enb1">cvmx_sli_msi_enb1</a> <a class="code" href="unioncvmx__sli__msi__enb1.html" title="cvmx_sli_msi_enb1">cvmx_sli_msi_enb1_t</a>;
<a name="l08286"></a>08286 <span class="comment"></span>
<a name="l08287"></a>08287 <span class="comment">/**</span>
<a name="l08288"></a>08288 <span class="comment"> * cvmx_sli_msi_enb2</span>
<a name="l08289"></a>08289 <span class="comment"> *</span>
<a name="l08290"></a>08290 <span class="comment"> * Used to enable the interrupt generation for the bits in the SLI_MSI_RCV2.</span>
<a name="l08291"></a>08291 <span class="comment"> *</span>
<a name="l08292"></a>08292 <span class="comment"> */</span>
<a name="l08293"></a><a class="code" href="unioncvmx__sli__msi__enb2.html">08293</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb2.html" title="cvmx_sli_msi_enb2">cvmx_sli_msi_enb2</a> {
<a name="l08294"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#a679b6711823bd40b477bac118f575681">08294</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__enb2.html#a679b6711823bd40b477bac118f575681">u64</a>;
<a name="l08295"></a><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">08295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a> {
<a name="l08296"></a>08296 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08297"></a>08297 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html#a36838bcea16c224236209c643bcc71e7">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of SLI_MSI_RCV2. */</span>
<a name="l08298"></a>08298 <span class="preprocessor">#else</span>
<a name="l08299"></a><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html#a36838bcea16c224236209c643bcc71e7">08299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html#a36838bcea16c224236209c643bcc71e7">enb</a>                          : 64;
<a name="l08300"></a>08300 <span class="preprocessor">#endif</span>
<a name="l08301"></a>08301 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__enb2.html#a17e6e31e0bf84a3ba18ab07faffb7ad8">s</a>;
<a name="l08302"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#a5af69d2610bdc95b4eb0ed0dfa484860">08302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#a5af69d2610bdc95b4eb0ed0dfa484860">cn61xx</a>;
<a name="l08303"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#afa4c3a0a3e7c6125fdd74fc67141b054">08303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#afa4c3a0a3e7c6125fdd74fc67141b054">cn63xx</a>;
<a name="l08304"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#afc51aa8d0dca89a9fa7680c74f16eeed">08304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#afc51aa8d0dca89a9fa7680c74f16eeed">cn63xxp1</a>;
<a name="l08305"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#a581f5ae424ebc3c4b3c508c4de356454">08305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#a581f5ae424ebc3c4b3c508c4de356454">cn66xx</a>;
<a name="l08306"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#a35e93a9981bc2eb1d54c30a2b00317d1">08306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#a35e93a9981bc2eb1d54c30a2b00317d1">cn68xx</a>;
<a name="l08307"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#ad8f85d0081f9895b2ea55cbc1b494662">08307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#ad8f85d0081f9895b2ea55cbc1b494662">cn68xxp1</a>;
<a name="l08308"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#a984c5d5f18a0428f10881e5457554cdf">08308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#a984c5d5f18a0428f10881e5457554cdf">cn70xx</a>;
<a name="l08309"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#aa41e1fe20b5d11c0b74e3a452818d2cc">08309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#aa41e1fe20b5d11c0b74e3a452818d2cc">cn70xxp1</a>;
<a name="l08310"></a><a class="code" href="unioncvmx__sli__msi__enb2.html#a8984adf9e94e04889f395f53f3d3f438">08310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb2_1_1cvmx__sli__msi__enb2__s.html">cvmx_sli_msi_enb2_s</a>            <a class="code" href="unioncvmx__sli__msi__enb2.html#a8984adf9e94e04889f395f53f3d3f438">cnf71xx</a>;
<a name="l08311"></a>08311 };
<a name="l08312"></a><a class="code" href="cvmx-sli-defs_8h.html#a8ae4250355142500e6ca0cfa8f5b8bc3">08312</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb2.html" title="cvmx_sli_msi_enb2">cvmx_sli_msi_enb2</a> <a class="code" href="unioncvmx__sli__msi__enb2.html" title="cvmx_sli_msi_enb2">cvmx_sli_msi_enb2_t</a>;
<a name="l08313"></a>08313 <span class="comment"></span>
<a name="l08314"></a>08314 <span class="comment">/**</span>
<a name="l08315"></a>08315 <span class="comment"> * cvmx_sli_msi_enb3</span>
<a name="l08316"></a>08316 <span class="comment"> *</span>
<a name="l08317"></a>08317 <span class="comment"> * Used to enable the interrupt generation for the bits in the SLI_MSI_RCV3.</span>
<a name="l08318"></a>08318 <span class="comment"> *</span>
<a name="l08319"></a>08319 <span class="comment"> */</span>
<a name="l08320"></a><a class="code" href="unioncvmx__sli__msi__enb3.html">08320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb3.html" title="cvmx_sli_msi_enb3">cvmx_sli_msi_enb3</a> {
<a name="l08321"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#a8b685f64bdfb471f74f481ef3d0b3ccb">08321</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__enb3.html#a8b685f64bdfb471f74f481ef3d0b3ccb">u64</a>;
<a name="l08322"></a><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">08322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a> {
<a name="l08323"></a>08323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08324"></a>08324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html#a2de3d1dbb9280a63c16045d9a5de3ffa">enb</a>                          : 64; <span class="comment">/**&lt; Enables bit [63:0] of SLI_MSI_RCV3. */</span>
<a name="l08325"></a>08325 <span class="preprocessor">#else</span>
<a name="l08326"></a><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html#a2de3d1dbb9280a63c16045d9a5de3ffa">08326</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html#a2de3d1dbb9280a63c16045d9a5de3ffa">enb</a>                          : 64;
<a name="l08327"></a>08327 <span class="preprocessor">#endif</span>
<a name="l08328"></a>08328 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__enb3.html#ad7a179767281e2f4c22c181763fdec0d">s</a>;
<a name="l08329"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#ab6abb3a0394f30102672658bd2462a3d">08329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#ab6abb3a0394f30102672658bd2462a3d">cn61xx</a>;
<a name="l08330"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#a2e7a771d8c73c131492b4bbfbfc2cfe2">08330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#a2e7a771d8c73c131492b4bbfbfc2cfe2">cn63xx</a>;
<a name="l08331"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#a6dcff4c63ab6d91173f19b2488937d79">08331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#a6dcff4c63ab6d91173f19b2488937d79">cn63xxp1</a>;
<a name="l08332"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#aaef0b047397c72855e941ff17c4c491f">08332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#aaef0b047397c72855e941ff17c4c491f">cn66xx</a>;
<a name="l08333"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#ae281afd273a070c7e0e97ad64e546b8c">08333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#ae281afd273a070c7e0e97ad64e546b8c">cn68xx</a>;
<a name="l08334"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#a7b11da4b384745d141a477ac349bb2d4">08334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#a7b11da4b384745d141a477ac349bb2d4">cn68xxp1</a>;
<a name="l08335"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#a1065267911f772a6869569ccfea61a26">08335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#a1065267911f772a6869569ccfea61a26">cn70xx</a>;
<a name="l08336"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#aaa06fa816d62264c5ce15e898abe3f34">08336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#aaa06fa816d62264c5ce15e898abe3f34">cn70xxp1</a>;
<a name="l08337"></a><a class="code" href="unioncvmx__sli__msi__enb3.html#a2588ed400d81e962e3c3826a752660b2">08337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__enb3_1_1cvmx__sli__msi__enb3__s.html">cvmx_sli_msi_enb3_s</a>            <a class="code" href="unioncvmx__sli__msi__enb3.html#a2588ed400d81e962e3c3826a752660b2">cnf71xx</a>;
<a name="l08338"></a>08338 };
<a name="l08339"></a><a class="code" href="cvmx-sli-defs_8h.html#aac476b8ea1c8f49680323e0d812a12de">08339</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__enb3.html" title="cvmx_sli_msi_enb3">cvmx_sli_msi_enb3</a> <a class="code" href="unioncvmx__sli__msi__enb3.html" title="cvmx_sli_msi_enb3">cvmx_sli_msi_enb3_t</a>;
<a name="l08340"></a>08340 <span class="comment"></span>
<a name="l08341"></a>08341 <span class="comment">/**</span>
<a name="l08342"></a>08342 <span class="comment"> * cvmx_sli_msi_rcv0</span>
<a name="l08343"></a>08343 <span class="comment"> *</span>
<a name="l08344"></a>08344 <span class="comment"> * This register contains bits &lt;63:0&gt; of the 256 bits of MSI interrupts.</span>
<a name="l08345"></a>08345 <span class="comment"> *</span>
<a name="l08346"></a>08346 <span class="comment"> */</span>
<a name="l08347"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html">08347</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv0.html" title="cvmx_sli_msi_rcv0">cvmx_sli_msi_rcv0</a> {
<a name="l08348"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a19db02a896a8f498f55c667dc12e5474">08348</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__rcv0.html#a19db02a896a8f498f55c667dc12e5474">u64</a>;
<a name="l08349"></a><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">08349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a> {
<a name="l08350"></a>08350 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08351"></a>08351 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html#a69aad429641c8e8802c35d0a3e474f9b">intr</a>                         : 64; <span class="comment">/**&lt; Bits 63-0 of the 256 bits of MSI interrupt. */</span>
<a name="l08352"></a>08352 <span class="preprocessor">#else</span>
<a name="l08353"></a><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html#a69aad429641c8e8802c35d0a3e474f9b">08353</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html#a69aad429641c8e8802c35d0a3e474f9b">intr</a>                         : 64;
<a name="l08354"></a>08354 <span class="preprocessor">#endif</span>
<a name="l08355"></a>08355 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__rcv0.html#a2f96b15c6750641e3f762a4d90a5f05f">s</a>;
<a name="l08356"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a32b4430f9c850cd1e413665cde80a4a0">08356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#a32b4430f9c850cd1e413665cde80a4a0">cn61xx</a>;
<a name="l08357"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#af64e5b361404e35eac38890d0f6d39c9">08357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#af64e5b361404e35eac38890d0f6d39c9">cn63xx</a>;
<a name="l08358"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a34855d98450bd9e02d8b9617b42a729a">08358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#a34855d98450bd9e02d8b9617b42a729a">cn63xxp1</a>;
<a name="l08359"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#ad793efca2ef2b665f3c8bca3c3212cfe">08359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#ad793efca2ef2b665f3c8bca3c3212cfe">cn66xx</a>;
<a name="l08360"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a92c1f3ac9396068f1df50186446fbda8">08360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#a92c1f3ac9396068f1df50186446fbda8">cn68xx</a>;
<a name="l08361"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#ac7e351d660f15039389b41370dd2a989">08361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#ac7e351d660f15039389b41370dd2a989">cn68xxp1</a>;
<a name="l08362"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#aeb8c2a5088a0739d0429a1b13615e052">08362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#aeb8c2a5088a0739d0429a1b13615e052">cn70xx</a>;
<a name="l08363"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a48853fa427c1c885f042118db9ed510b">08363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#a48853fa427c1c885f042118db9ed510b">cn70xxp1</a>;
<a name="l08364"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a4e2e91a4301298e069b208e1c58f38be">08364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#a4e2e91a4301298e069b208e1c58f38be">cn73xx</a>;
<a name="l08365"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#af91e3cf3b95acdc4054d1f939e7a24f6">08365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#af91e3cf3b95acdc4054d1f939e7a24f6">cn78xx</a>;
<a name="l08366"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a77741e0c4fd21511bd60edf28e00b4a9">08366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#a77741e0c4fd21511bd60edf28e00b4a9">cn78xxp1</a>;
<a name="l08367"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#ab4a08f3fd563b5419f4dd8dad6e7c426">08367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#ab4a08f3fd563b5419f4dd8dad6e7c426">cnf71xx</a>;
<a name="l08368"></a><a class="code" href="unioncvmx__sli__msi__rcv0.html#a1329001bd3c668faddd2b5a06a6d0c21">08368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv0_1_1cvmx__sli__msi__rcv0__s.html">cvmx_sli_msi_rcv0_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv0.html#a1329001bd3c668faddd2b5a06a6d0c21">cnf75xx</a>;
<a name="l08369"></a>08369 };
<a name="l08370"></a><a class="code" href="cvmx-sli-defs_8h.html#ad53fd1e14beff17b8c91daf2a5a9c725">08370</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv0.html" title="cvmx_sli_msi_rcv0">cvmx_sli_msi_rcv0</a> <a class="code" href="unioncvmx__sli__msi__rcv0.html" title="cvmx_sli_msi_rcv0">cvmx_sli_msi_rcv0_t</a>;
<a name="l08371"></a>08371 <span class="comment"></span>
<a name="l08372"></a>08372 <span class="comment">/**</span>
<a name="l08373"></a>08373 <span class="comment"> * cvmx_sli_msi_rcv1</span>
<a name="l08374"></a>08374 <span class="comment"> *</span>
<a name="l08375"></a>08375 <span class="comment"> * This register contains bits &lt;127:64&gt; of the 256 bits of MSI interrupts.</span>
<a name="l08376"></a>08376 <span class="comment"> *</span>
<a name="l08377"></a>08377 <span class="comment"> */</span>
<a name="l08378"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html">08378</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv1.html" title="cvmx_sli_msi_rcv1">cvmx_sli_msi_rcv1</a> {
<a name="l08379"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#a4af15d1922b3e690dea2ec85a73c6819">08379</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__rcv1.html#a4af15d1922b3e690dea2ec85a73c6819">u64</a>;
<a name="l08380"></a><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">08380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a> {
<a name="l08381"></a>08381 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08382"></a>08382 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html#aec04b156049fe7bd3823e31f4f66e63f">intr</a>                         : 64; <span class="comment">/**&lt; Bits 127-64 of the 256 bits of MSI interrupt. */</span>
<a name="l08383"></a>08383 <span class="preprocessor">#else</span>
<a name="l08384"></a><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html#aec04b156049fe7bd3823e31f4f66e63f">08384</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html#aec04b156049fe7bd3823e31f4f66e63f">intr</a>                         : 64;
<a name="l08385"></a>08385 <span class="preprocessor">#endif</span>
<a name="l08386"></a>08386 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__rcv1.html#a27a6275c368b2c922ec2804e9c9ec0db">s</a>;
<a name="l08387"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#afd14aadb330fdde43df9d90d672d0f11">08387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#afd14aadb330fdde43df9d90d672d0f11">cn61xx</a>;
<a name="l08388"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#abde4789f09139bbf2c7b4ddf52a88969">08388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#abde4789f09139bbf2c7b4ddf52a88969">cn63xx</a>;
<a name="l08389"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#ac321d9dc4e8ee9cd421d18d0b9bb78fd">08389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#ac321d9dc4e8ee9cd421d18d0b9bb78fd">cn63xxp1</a>;
<a name="l08390"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#a4236662fed04832fe8c567ef6bf84a8b">08390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#a4236662fed04832fe8c567ef6bf84a8b">cn66xx</a>;
<a name="l08391"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#af0acbc044e5d69f1d6877c7949fa8bc7">08391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#af0acbc044e5d69f1d6877c7949fa8bc7">cn68xx</a>;
<a name="l08392"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#a93a140ffa930f3f683122ead0f7591d9">08392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#a93a140ffa930f3f683122ead0f7591d9">cn68xxp1</a>;
<a name="l08393"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#a9a33ddf5e788ef87fc4e4600bb73ed36">08393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#a9a33ddf5e788ef87fc4e4600bb73ed36">cn70xx</a>;
<a name="l08394"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#aa0d84a65ee63e99400c03cf0fa8c534e">08394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#aa0d84a65ee63e99400c03cf0fa8c534e">cn70xxp1</a>;
<a name="l08395"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#ac95a0fecc2c9eca59dce7e6663964afd">08395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#ac95a0fecc2c9eca59dce7e6663964afd">cn73xx</a>;
<a name="l08396"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#ae02bb5d8780a203a05b43248c9552ebc">08396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#ae02bb5d8780a203a05b43248c9552ebc">cn78xx</a>;
<a name="l08397"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#a648b4b0125d1c2b45678a21583b4dac7">08397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#a648b4b0125d1c2b45678a21583b4dac7">cn78xxp1</a>;
<a name="l08398"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#a08e1df754e045982774803897dadf440">08398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#a08e1df754e045982774803897dadf440">cnf71xx</a>;
<a name="l08399"></a><a class="code" href="unioncvmx__sli__msi__rcv1.html#ad435f20e6b69cef2c7f6a4314f986756">08399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv1_1_1cvmx__sli__msi__rcv1__s.html">cvmx_sli_msi_rcv1_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv1.html#ad435f20e6b69cef2c7f6a4314f986756">cnf75xx</a>;
<a name="l08400"></a>08400 };
<a name="l08401"></a><a class="code" href="cvmx-sli-defs_8h.html#a830f44c1c5e0d85d834bb68067630fe7">08401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv1.html" title="cvmx_sli_msi_rcv1">cvmx_sli_msi_rcv1</a> <a class="code" href="unioncvmx__sli__msi__rcv1.html" title="cvmx_sli_msi_rcv1">cvmx_sli_msi_rcv1_t</a>;
<a name="l08402"></a>08402 <span class="comment"></span>
<a name="l08403"></a>08403 <span class="comment">/**</span>
<a name="l08404"></a>08404 <span class="comment"> * cvmx_sli_msi_rcv2</span>
<a name="l08405"></a>08405 <span class="comment"> *</span>
<a name="l08406"></a>08406 <span class="comment"> * This register contains bits &lt;191:128&gt; of the 256 bits of MSI interrupts.</span>
<a name="l08407"></a>08407 <span class="comment"> *</span>
<a name="l08408"></a>08408 <span class="comment"> */</span>
<a name="l08409"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html">08409</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv2.html" title="cvmx_sli_msi_rcv2">cvmx_sli_msi_rcv2</a> {
<a name="l08410"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#a70e10eabde36d91c99b56573b035af80">08410</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__rcv2.html#a70e10eabde36d91c99b56573b035af80">u64</a>;
<a name="l08411"></a><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">08411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a> {
<a name="l08412"></a>08412 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08413"></a>08413 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html#aae8aad62f5c3aba3c87aab48e11216bc">intr</a>                         : 64; <span class="comment">/**&lt; Bits 191-128 of the 256 bits of MSI interrupt. */</span>
<a name="l08414"></a>08414 <span class="preprocessor">#else</span>
<a name="l08415"></a><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html#aae8aad62f5c3aba3c87aab48e11216bc">08415</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html#aae8aad62f5c3aba3c87aab48e11216bc">intr</a>                         : 64;
<a name="l08416"></a>08416 <span class="preprocessor">#endif</span>
<a name="l08417"></a>08417 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__rcv2.html#aa88680b94526d5f840b1d5a4911ff527">s</a>;
<a name="l08418"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#ad5e5d9335008841efc02578bc6b1a5f0">08418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#ad5e5d9335008841efc02578bc6b1a5f0">cn61xx</a>;
<a name="l08419"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#a362e4f7478aef5e50007292d8f51f41d">08419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#a362e4f7478aef5e50007292d8f51f41d">cn63xx</a>;
<a name="l08420"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#ac73068484c0d2fb1206f22d8568b26d5">08420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#ac73068484c0d2fb1206f22d8568b26d5">cn63xxp1</a>;
<a name="l08421"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#a6c9b3b020f5981139314535d2b33e892">08421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#a6c9b3b020f5981139314535d2b33e892">cn66xx</a>;
<a name="l08422"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#a46109913e363d531e3f995122d4ae862">08422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#a46109913e363d531e3f995122d4ae862">cn68xx</a>;
<a name="l08423"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#a8b98fe6c224d34166986037144010593">08423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#a8b98fe6c224d34166986037144010593">cn68xxp1</a>;
<a name="l08424"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#a47e723580bae52627c865c8dfe99d17a">08424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#a47e723580bae52627c865c8dfe99d17a">cn70xx</a>;
<a name="l08425"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#aa6b8cbed43ede28ee8c62b45e82c6112">08425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#aa6b8cbed43ede28ee8c62b45e82c6112">cn70xxp1</a>;
<a name="l08426"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#af36838dbde05f422d4ef86edff983f94">08426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#af36838dbde05f422d4ef86edff983f94">cn73xx</a>;
<a name="l08427"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#aacfb6fce8c22902e658a6406112e9cf2">08427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#aacfb6fce8c22902e658a6406112e9cf2">cn78xx</a>;
<a name="l08428"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#a10e6301a5fc58a107d4640e0fc078889">08428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#a10e6301a5fc58a107d4640e0fc078889">cn78xxp1</a>;
<a name="l08429"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#af17ace155b91ce9d7b1f8e6fa1afb323">08429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#af17ace155b91ce9d7b1f8e6fa1afb323">cnf71xx</a>;
<a name="l08430"></a><a class="code" href="unioncvmx__sli__msi__rcv2.html#adbf87c66f29834baabb4d06ce4ae159c">08430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv2_1_1cvmx__sli__msi__rcv2__s.html">cvmx_sli_msi_rcv2_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv2.html#adbf87c66f29834baabb4d06ce4ae159c">cnf75xx</a>;
<a name="l08431"></a>08431 };
<a name="l08432"></a><a class="code" href="cvmx-sli-defs_8h.html#a66e4d5cfb749422d2a2573d420adf5df">08432</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv2.html" title="cvmx_sli_msi_rcv2">cvmx_sli_msi_rcv2</a> <a class="code" href="unioncvmx__sli__msi__rcv2.html" title="cvmx_sli_msi_rcv2">cvmx_sli_msi_rcv2_t</a>;
<a name="l08433"></a>08433 <span class="comment"></span>
<a name="l08434"></a>08434 <span class="comment">/**</span>
<a name="l08435"></a>08435 <span class="comment"> * cvmx_sli_msi_rcv3</span>
<a name="l08436"></a>08436 <span class="comment"> *</span>
<a name="l08437"></a>08437 <span class="comment"> * This register contains bits &lt;255:192&gt; of the 256 bits of MSI interrupts.</span>
<a name="l08438"></a>08438 <span class="comment"> *</span>
<a name="l08439"></a>08439 <span class="comment"> */</span>
<a name="l08440"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html">08440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv3.html" title="cvmx_sli_msi_rcv3">cvmx_sli_msi_rcv3</a> {
<a name="l08441"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#a40c712cfcb5fb91f8caef084289b67df">08441</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__rcv3.html#a40c712cfcb5fb91f8caef084289b67df">u64</a>;
<a name="l08442"></a><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">08442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a> {
<a name="l08443"></a>08443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08444"></a>08444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html#a896a628796e845945460bd46e8b2e69b">intr</a>                         : 64; <span class="comment">/**&lt; Bits 255-192 of the 256 bits of MSI interrupt. */</span>
<a name="l08445"></a>08445 <span class="preprocessor">#else</span>
<a name="l08446"></a><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html#a896a628796e845945460bd46e8b2e69b">08446</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html#a896a628796e845945460bd46e8b2e69b">intr</a>                         : 64;
<a name="l08447"></a>08447 <span class="preprocessor">#endif</span>
<a name="l08448"></a>08448 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__rcv3.html#a7beacb09c7836c57bd29b76e6f3710dd">s</a>;
<a name="l08449"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#a954bb59a22490d213ef2a8998c7b23e8">08449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#a954bb59a22490d213ef2a8998c7b23e8">cn61xx</a>;
<a name="l08450"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#a56c766d9dacdf04c2d5642127e9c62a6">08450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#a56c766d9dacdf04c2d5642127e9c62a6">cn63xx</a>;
<a name="l08451"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#aec9569a6ed778f5d2847ab1a69a8d8af">08451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#aec9569a6ed778f5d2847ab1a69a8d8af">cn63xxp1</a>;
<a name="l08452"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#a94ce3f02d647c7914bbdfb074dc68a5e">08452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#a94ce3f02d647c7914bbdfb074dc68a5e">cn66xx</a>;
<a name="l08453"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#aeadaa06c5a104ef47f892e630c37883f">08453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#aeadaa06c5a104ef47f892e630c37883f">cn68xx</a>;
<a name="l08454"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#aa6d027d08ed444715b8e31d210fb3233">08454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#aa6d027d08ed444715b8e31d210fb3233">cn68xxp1</a>;
<a name="l08455"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#af14bcf72701e7b3da7e799eff4512003">08455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#af14bcf72701e7b3da7e799eff4512003">cn70xx</a>;
<a name="l08456"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#a557e8da755d58339b951a6377c467f68">08456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#a557e8da755d58339b951a6377c467f68">cn70xxp1</a>;
<a name="l08457"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#ad8ed11970ad507ff988769c9cc00ba2b">08457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#ad8ed11970ad507ff988769c9cc00ba2b">cn73xx</a>;
<a name="l08458"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#ab38f484b07cdfcf7dc235a5b9d96369a">08458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#ab38f484b07cdfcf7dc235a5b9d96369a">cn78xx</a>;
<a name="l08459"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#afdd5f60a23346e1b22a4bcdff63348c7">08459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#afdd5f60a23346e1b22a4bcdff63348c7">cn78xxp1</a>;
<a name="l08460"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#a6c5573086454a6881fa21666f050da3a">08460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#a6c5573086454a6881fa21666f050da3a">cnf71xx</a>;
<a name="l08461"></a><a class="code" href="unioncvmx__sli__msi__rcv3.html#a01afa1556383cbebffcbed26ab261f7f">08461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rcv3_1_1cvmx__sli__msi__rcv3__s.html">cvmx_sli_msi_rcv3_s</a>            <a class="code" href="unioncvmx__sli__msi__rcv3.html#a01afa1556383cbebffcbed26ab261f7f">cnf75xx</a>;
<a name="l08462"></a>08462 };
<a name="l08463"></a><a class="code" href="cvmx-sli-defs_8h.html#ab0965ea1b87855bb42eee231c8d89282">08463</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rcv3.html" title="cvmx_sli_msi_rcv3">cvmx_sli_msi_rcv3</a> <a class="code" href="unioncvmx__sli__msi__rcv3.html" title="cvmx_sli_msi_rcv3">cvmx_sli_msi_rcv3_t</a>;
<a name="l08464"></a>08464 <span class="comment"></span>
<a name="l08465"></a>08465 <span class="comment">/**</span>
<a name="l08466"></a>08466 <span class="comment"> * cvmx_sli_msi_rd_map</span>
<a name="l08467"></a>08467 <span class="comment"> *</span>
<a name="l08468"></a>08468 <span class="comment"> * This register is used to read the mapping function of the SLI_PCIE_MSI_RCV to SLI_MSI_RCV</span>
<a name="l08469"></a>08469 <span class="comment"> * registers.</span>
<a name="l08470"></a>08470 <span class="comment"> */</span>
<a name="l08471"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html">08471</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rd__map.html" title="cvmx_sli_msi_rd_map">cvmx_sli_msi_rd_map</a> {
<a name="l08472"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a3fc47f803022a6b1635e7826718a4882">08472</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__rd__map.html#a3fc47f803022a6b1635e7826718a4882">u64</a>;
<a name="l08473"></a><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">08473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a> {
<a name="l08474"></a>08474 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08475"></a>08475 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#a83684a2980e605a2f6b084ace4794538">reserved_16_63</a>               : 48;
<a name="l08476"></a>08476     uint64_t <a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#ab517e49480b83f9ca65d4aaffab4d238">rd_int</a>                       : 8;  <span class="comment">/**&lt; The value of the map at the location previously written to the MSI_INT field of this register. */</span>
<a name="l08477"></a>08477     uint64_t <a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#ab8677005280954a70bf569a28453e1fe">msi_int</a>                      : 8;  <span class="comment">/**&lt; Selects the value that is received when the SLI_PCIE_MSI_RCV register is written. */</span>
<a name="l08478"></a>08478 <span class="preprocessor">#else</span>
<a name="l08479"></a><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#ab8677005280954a70bf569a28453e1fe">08479</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#ab8677005280954a70bf569a28453e1fe">msi_int</a>                      : 8;
<a name="l08480"></a><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#ab517e49480b83f9ca65d4aaffab4d238">08480</a>     uint64_t <a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#ab517e49480b83f9ca65d4aaffab4d238">rd_int</a>                       : 8;
<a name="l08481"></a><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#a83684a2980e605a2f6b084ace4794538">08481</a>     uint64_t <a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html#a83684a2980e605a2f6b084ace4794538">reserved_16_63</a>               : 48;
<a name="l08482"></a>08482 <span class="preprocessor">#endif</span>
<a name="l08483"></a>08483 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__rd__map.html#ad2b374be2f366cac79b65113f56c3277">s</a>;
<a name="l08484"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#ac3c00d65e1c8ad605b6c1df77b9d44a8">08484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#ac3c00d65e1c8ad605b6c1df77b9d44a8">cn61xx</a>;
<a name="l08485"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a9c1aeb863977be4f94c56312c09043cf">08485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a9c1aeb863977be4f94c56312c09043cf">cn63xx</a>;
<a name="l08486"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a4db53ccd195b46adb94ef1ab7f603719">08486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a4db53ccd195b46adb94ef1ab7f603719">cn63xxp1</a>;
<a name="l08487"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#afaa5a8578228e797f9e1d31f8bdb99f5">08487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#afaa5a8578228e797f9e1d31f8bdb99f5">cn66xx</a>;
<a name="l08488"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a93d7e7a8cc61cd64ee204d87c247aa9e">08488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a93d7e7a8cc61cd64ee204d87c247aa9e">cn68xx</a>;
<a name="l08489"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a2122fb068723162198aaec08480804e9">08489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a2122fb068723162198aaec08480804e9">cn68xxp1</a>;
<a name="l08490"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a1da3194aa3dc95723f48f34b4ff6c748">08490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a1da3194aa3dc95723f48f34b4ff6c748">cn70xx</a>;
<a name="l08491"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a48517139274d938a0a3cc02486f8e83d">08491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a48517139274d938a0a3cc02486f8e83d">cn70xxp1</a>;
<a name="l08492"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a4481f294dc54e988f0ca66050d051cac">08492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a4481f294dc54e988f0ca66050d051cac">cn73xx</a>;
<a name="l08493"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a84271add127144a92567f62034d21d22">08493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a84271add127144a92567f62034d21d22">cn78xx</a>;
<a name="l08494"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#afdec4fd5fb1851c7b6700590b29c6674">08494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#afdec4fd5fb1851c7b6700590b29c6674">cn78xxp1</a>;
<a name="l08495"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a61c776e4fef2d8c97f29e5676bf89cd3">08495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a61c776e4fef2d8c97f29e5676bf89cd3">cnf71xx</a>;
<a name="l08496"></a><a class="code" href="unioncvmx__sli__msi__rd__map.html#a70c77215b71818c8d66e1d63fdb0ae08">08496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__rd__map_1_1cvmx__sli__msi__rd__map__s.html">cvmx_sli_msi_rd_map_s</a>          <a class="code" href="unioncvmx__sli__msi__rd__map.html#a70c77215b71818c8d66e1d63fdb0ae08">cnf75xx</a>;
<a name="l08497"></a>08497 };
<a name="l08498"></a><a class="code" href="cvmx-sli-defs_8h.html#aa011ce5dad1e696fdb095ff02daf6aa4">08498</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__rd__map.html" title="cvmx_sli_msi_rd_map">cvmx_sli_msi_rd_map</a> <a class="code" href="unioncvmx__sli__msi__rd__map.html" title="cvmx_sli_msi_rd_map">cvmx_sli_msi_rd_map_t</a>;
<a name="l08499"></a>08499 <span class="comment"></span>
<a name="l08500"></a>08500 <span class="comment">/**</span>
<a name="l08501"></a>08501 <span class="comment"> * cvmx_sli_msi_w1c_enb0</span>
<a name="l08502"></a>08502 <span class="comment"> *</span>
<a name="l08503"></a>08503 <span class="comment"> * Used to clear bits in SLI_MSI_ENB0.</span>
<a name="l08504"></a>08504 <span class="comment"> *</span>
<a name="l08505"></a>08505 <span class="comment"> */</span>
<a name="l08506"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html">08506</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html" title="cvmx_sli_msi_w1c_enb0">cvmx_sli_msi_w1c_enb0</a> {
<a name="l08507"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a8da437ba76bbfdc776e51b241ae2a730">08507</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a8da437ba76bbfdc776e51b241ae2a730">u64</a>;
<a name="l08508"></a><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">08508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a> {
<a name="l08509"></a>08509 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08510"></a>08510 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html#a39b8d9f3efba82b2573a06462dc982eb">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l08511"></a>08511 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB0.</span>
<a name="l08512"></a>08512 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08513"></a>08513 <span class="preprocessor">#else</span>
<a name="l08514"></a><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html#a39b8d9f3efba82b2573a06462dc982eb">08514</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html#a39b8d9f3efba82b2573a06462dc982eb">clr</a>                          : 64;
<a name="l08515"></a>08515 <span class="preprocessor">#endif</span>
<a name="l08516"></a>08516 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a9118f4aad93d32207337486103fee898">s</a>;
<a name="l08517"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#ad22363d5c9767d14ab306ffe4976caef">08517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#ad22363d5c9767d14ab306ffe4976caef">cn61xx</a>;
<a name="l08518"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a77ce09a193fca7c5ca776ccb74a264be">08518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a77ce09a193fca7c5ca776ccb74a264be">cn63xx</a>;
<a name="l08519"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a4122c1a67a7e383c1600be062761fba3">08519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a4122c1a67a7e383c1600be062761fba3">cn63xxp1</a>;
<a name="l08520"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a776c5e63ffae1fb0ed99044bc248247b">08520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a776c5e63ffae1fb0ed99044bc248247b">cn66xx</a>;
<a name="l08521"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#aceb221935d9dcaab2c526a534e478a58">08521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#aceb221935d9dcaab2c526a534e478a58">cn68xx</a>;
<a name="l08522"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a163642a5b81826808abf9837927f674b">08522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a163642a5b81826808abf9837927f674b">cn68xxp1</a>;
<a name="l08523"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a361c3e3697f8b735a9e0f24bc1e8548a">08523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a361c3e3697f8b735a9e0f24bc1e8548a">cn70xx</a>;
<a name="l08524"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a5968dfe4dd0e1a5ddd7b68d5f86cd312">08524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a5968dfe4dd0e1a5ddd7b68d5f86cd312">cn70xxp1</a>;
<a name="l08525"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a93b9370c0bb61798f047985450d2cae5">08525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb0_1_1cvmx__sli__msi__w1c__enb0__s.html">cvmx_sli_msi_w1c_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html#a93b9370c0bb61798f047985450d2cae5">cnf71xx</a>;
<a name="l08526"></a>08526 };
<a name="l08527"></a><a class="code" href="cvmx-sli-defs_8h.html#a2e2a6cd95a4afd32e2a9caa5f25c268e">08527</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb0.html" title="cvmx_sli_msi_w1c_enb0">cvmx_sli_msi_w1c_enb0</a> <a class="code" href="unioncvmx__sli__msi__w1c__enb0.html" title="cvmx_sli_msi_w1c_enb0">cvmx_sli_msi_w1c_enb0_t</a>;
<a name="l08528"></a>08528 <span class="comment"></span>
<a name="l08529"></a>08529 <span class="comment">/**</span>
<a name="l08530"></a>08530 <span class="comment"> * cvmx_sli_msi_w1c_enb1</span>
<a name="l08531"></a>08531 <span class="comment"> *</span>
<a name="l08532"></a>08532 <span class="comment"> * Used to clear bits in SLI_MSI_ENB1.</span>
<a name="l08533"></a>08533 <span class="comment"> *</span>
<a name="l08534"></a>08534 <span class="comment"> */</span>
<a name="l08535"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html">08535</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html" title="cvmx_sli_msi_w1c_enb1">cvmx_sli_msi_w1c_enb1</a> {
<a name="l08536"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#ae47f7babddcf545615b17036ebe48ce5">08536</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#ae47f7babddcf545615b17036ebe48ce5">u64</a>;
<a name="l08537"></a><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">08537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a> {
<a name="l08538"></a>08538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08539"></a>08539 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html#a366a00140a223ca2fda9dddbb5f3c79f">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l08540"></a>08540 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB1.</span>
<a name="l08541"></a>08541 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08542"></a>08542 <span class="preprocessor">#else</span>
<a name="l08543"></a><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html#a366a00140a223ca2fda9dddbb5f3c79f">08543</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html#a366a00140a223ca2fda9dddbb5f3c79f">clr</a>                          : 64;
<a name="l08544"></a>08544 <span class="preprocessor">#endif</span>
<a name="l08545"></a>08545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a1e4111edbf0bfe54b0d22e843db46ba5">s</a>;
<a name="l08546"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a1ab1df7bc144b25c89553943c6999014">08546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a1ab1df7bc144b25c89553943c6999014">cn61xx</a>;
<a name="l08547"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a81d02d4f83d918ad4b4a4a44efddd571">08547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a81d02d4f83d918ad4b4a4a44efddd571">cn63xx</a>;
<a name="l08548"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#abeb422ba78429e73464ec3589c137d18">08548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#abeb422ba78429e73464ec3589c137d18">cn63xxp1</a>;
<a name="l08549"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#abb33081766b1bdbf93787390bc1b9614">08549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#abb33081766b1bdbf93787390bc1b9614">cn66xx</a>;
<a name="l08550"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#ac8887d0167526ffa1433034ecba71e6d">08550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#ac8887d0167526ffa1433034ecba71e6d">cn68xx</a>;
<a name="l08551"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a9bf8b4ff3bd201e9ab963ca65a62120c">08551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a9bf8b4ff3bd201e9ab963ca65a62120c">cn68xxp1</a>;
<a name="l08552"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#ad664571aa290782c59a0414d047b4a93">08552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#ad664571aa290782c59a0414d047b4a93">cn70xx</a>;
<a name="l08553"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#aeb519cc737b1e74657fe7f8e31d10a69">08553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#aeb519cc737b1e74657fe7f8e31d10a69">cn70xxp1</a>;
<a name="l08554"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a4cf2965e23c7102bb16ac18672d5d039">08554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb1_1_1cvmx__sli__msi__w1c__enb1__s.html">cvmx_sli_msi_w1c_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html#a4cf2965e23c7102bb16ac18672d5d039">cnf71xx</a>;
<a name="l08555"></a>08555 };
<a name="l08556"></a><a class="code" href="cvmx-sli-defs_8h.html#aa3bc645c3b3ecc6055f62dd0095ff481">08556</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb1.html" title="cvmx_sli_msi_w1c_enb1">cvmx_sli_msi_w1c_enb1</a> <a class="code" href="unioncvmx__sli__msi__w1c__enb1.html" title="cvmx_sli_msi_w1c_enb1">cvmx_sli_msi_w1c_enb1_t</a>;
<a name="l08557"></a>08557 <span class="comment"></span>
<a name="l08558"></a>08558 <span class="comment">/**</span>
<a name="l08559"></a>08559 <span class="comment"> * cvmx_sli_msi_w1c_enb2</span>
<a name="l08560"></a>08560 <span class="comment"> *</span>
<a name="l08561"></a>08561 <span class="comment"> * Used to clear bits in SLI_MSI_ENB2.</span>
<a name="l08562"></a>08562 <span class="comment"> *</span>
<a name="l08563"></a>08563 <span class="comment"> */</span>
<a name="l08564"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html">08564</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html" title="cvmx_sli_msi_w1c_enb2">cvmx_sli_msi_w1c_enb2</a> {
<a name="l08565"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a4f8728d769be67bab1853e6da3a1afc1">08565</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a4f8728d769be67bab1853e6da3a1afc1">u64</a>;
<a name="l08566"></a><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">08566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a> {
<a name="l08567"></a>08567 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08568"></a>08568 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html#a25a7b5e5715cdb7442789d5c97630212">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l08569"></a>08569 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB2.</span>
<a name="l08570"></a>08570 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08571"></a>08571 <span class="preprocessor">#else</span>
<a name="l08572"></a><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html#a25a7b5e5715cdb7442789d5c97630212">08572</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html#a25a7b5e5715cdb7442789d5c97630212">clr</a>                          : 64;
<a name="l08573"></a>08573 <span class="preprocessor">#endif</span>
<a name="l08574"></a>08574 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a7683f76a79466ffa778b89a89e54734c">s</a>;
<a name="l08575"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a80d9e43f9e2d02aa910a556a3429c6de">08575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a80d9e43f9e2d02aa910a556a3429c6de">cn61xx</a>;
<a name="l08576"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a195d84a112d88f467c4a3074f9434da2">08576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a195d84a112d88f467c4a3074f9434da2">cn63xx</a>;
<a name="l08577"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#acac682fd731e6cc0d3a5d7032fc58db3">08577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#acac682fd731e6cc0d3a5d7032fc58db3">cn63xxp1</a>;
<a name="l08578"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a55e588a3cb78fe0a43265315ae1e4bdf">08578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a55e588a3cb78fe0a43265315ae1e4bdf">cn66xx</a>;
<a name="l08579"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#ad6f176a47f74252235838966414d34c5">08579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#ad6f176a47f74252235838966414d34c5">cn68xx</a>;
<a name="l08580"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#af4282e862d314f727374d9a9dfabee03">08580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#af4282e862d314f727374d9a9dfabee03">cn68xxp1</a>;
<a name="l08581"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#ad06620663c225b8159dd4aeb3d6bb733">08581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#ad06620663c225b8159dd4aeb3d6bb733">cn70xx</a>;
<a name="l08582"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a330753a2e80356845b3688e81d774a75">08582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#a330753a2e80356845b3688e81d774a75">cn70xxp1</a>;
<a name="l08583"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#ad19a3a367ca9f66bd762b7b481f18c23">08583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb2_1_1cvmx__sli__msi__w1c__enb2__s.html">cvmx_sli_msi_w1c_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html#ad19a3a367ca9f66bd762b7b481f18c23">cnf71xx</a>;
<a name="l08584"></a>08584 };
<a name="l08585"></a><a class="code" href="cvmx-sli-defs_8h.html#a96a4ab69fb4cea91f2dd4e4391f301d6">08585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb2.html" title="cvmx_sli_msi_w1c_enb2">cvmx_sli_msi_w1c_enb2</a> <a class="code" href="unioncvmx__sli__msi__w1c__enb2.html" title="cvmx_sli_msi_w1c_enb2">cvmx_sli_msi_w1c_enb2_t</a>;
<a name="l08586"></a>08586 <span class="comment"></span>
<a name="l08587"></a>08587 <span class="comment">/**</span>
<a name="l08588"></a>08588 <span class="comment"> * cvmx_sli_msi_w1c_enb3</span>
<a name="l08589"></a>08589 <span class="comment"> *</span>
<a name="l08590"></a>08590 <span class="comment"> * Used to clear bits in SLI_MSI_ENB3.</span>
<a name="l08591"></a>08591 <span class="comment"> *</span>
<a name="l08592"></a>08592 <span class="comment"> */</span>
<a name="l08593"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html">08593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html" title="cvmx_sli_msi_w1c_enb3">cvmx_sli_msi_w1c_enb3</a> {
<a name="l08594"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a3ea3f45b7d99d0e345dccf0b2ab11680">08594</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a3ea3f45b7d99d0e345dccf0b2ab11680">u64</a>;
<a name="l08595"></a><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">08595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a> {
<a name="l08596"></a>08596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08597"></a>08597 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html#acfdce5016d12aca92c4d4b15c95eb69b">clr</a>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will clear the</span>
<a name="l08598"></a>08598 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB3.</span>
<a name="l08599"></a>08599 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08600"></a>08600 <span class="preprocessor">#else</span>
<a name="l08601"></a><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html#acfdce5016d12aca92c4d4b15c95eb69b">08601</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html#acfdce5016d12aca92c4d4b15c95eb69b">clr</a>                          : 64;
<a name="l08602"></a>08602 <span class="preprocessor">#endif</span>
<a name="l08603"></a>08603 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#ae4b4a1b6b632235725ca2d22dedbb2ea">s</a>;
<a name="l08604"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#adef606726a7f99f068369d12d637ca89">08604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#adef606726a7f99f068369d12d637ca89">cn61xx</a>;
<a name="l08605"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a11d4ada069cfb465fdb1c61871b99726">08605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a11d4ada069cfb465fdb1c61871b99726">cn63xx</a>;
<a name="l08606"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#aab21402c7f6d7e95cdea69ccd9ff3f0d">08606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#aab21402c7f6d7e95cdea69ccd9ff3f0d">cn63xxp1</a>;
<a name="l08607"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a539017756bcf9a9d859dfafd23bd939a">08607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a539017756bcf9a9d859dfafd23bd939a">cn66xx</a>;
<a name="l08608"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a2aa149fc13d9ef5e9a9ee49446c82c45">08608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a2aa149fc13d9ef5e9a9ee49446c82c45">cn68xx</a>;
<a name="l08609"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#ad0cbc661beb722d6c83557c05b280894">08609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#ad0cbc661beb722d6c83557c05b280894">cn68xxp1</a>;
<a name="l08610"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#aa4aef0887ea8160a0985c13833c7c4fb">08610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#aa4aef0887ea8160a0985c13833c7c4fb">cn70xx</a>;
<a name="l08611"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a4db581bf51088d8081f9a575d9b76ef6">08611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a4db581bf51088d8081f9a575d9b76ef6">cn70xxp1</a>;
<a name="l08612"></a><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a82bb39510fba29c4645b63e7c6ef7ee0">08612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1c__enb3_1_1cvmx__sli__msi__w1c__enb3__s.html">cvmx_sli_msi_w1c_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html#a82bb39510fba29c4645b63e7c6ef7ee0">cnf71xx</a>;
<a name="l08613"></a>08613 };
<a name="l08614"></a><a class="code" href="cvmx-sli-defs_8h.html#abb83faec627147b89d8b101f5590cb58">08614</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1c__enb3.html" title="cvmx_sli_msi_w1c_enb3">cvmx_sli_msi_w1c_enb3</a> <a class="code" href="unioncvmx__sli__msi__w1c__enb3.html" title="cvmx_sli_msi_w1c_enb3">cvmx_sli_msi_w1c_enb3_t</a>;
<a name="l08615"></a>08615 <span class="comment"></span>
<a name="l08616"></a>08616 <span class="comment">/**</span>
<a name="l08617"></a>08617 <span class="comment"> * cvmx_sli_msi_w1s_enb0</span>
<a name="l08618"></a>08618 <span class="comment"> *</span>
<a name="l08619"></a>08619 <span class="comment"> * Used to set bits in SLI_MSI_ENB0.</span>
<a name="l08620"></a>08620 <span class="comment"> *</span>
<a name="l08621"></a>08621 <span class="comment"> */</span>
<a name="l08622"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html">08622</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html" title="cvmx_sli_msi_w1s_enb0">cvmx_sli_msi_w1s_enb0</a> {
<a name="l08623"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#abaa1ea19c2a5f36189b2007aab36c076">08623</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#abaa1ea19c2a5f36189b2007aab36c076">u64</a>;
<a name="l08624"></a><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">08624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a> {
<a name="l08625"></a>08625 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08626"></a>08626 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l08627"></a>08627 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB0.</span>
<a name="l08628"></a>08628 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08629"></a>08629 <span class="preprocessor">#else</span>
<a name="l08630"></a><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html#a39768bc7fecd5d20130d359f5cda7480">08630</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l08631"></a>08631 <span class="preprocessor">#endif</span>
<a name="l08632"></a>08632 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a3079e3fd5fbcff8ce6d7b8fcab87a588">s</a>;
<a name="l08633"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a4acdcc6318e373498f4580bf24418385">08633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a4acdcc6318e373498f4580bf24418385">cn61xx</a>;
<a name="l08634"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a3a99429a6809014eca8719b2889b7783">08634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a3a99429a6809014eca8719b2889b7783">cn63xx</a>;
<a name="l08635"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a762af10486d1e14ffdf62dfd6dfcd277">08635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a762af10486d1e14ffdf62dfd6dfcd277">cn63xxp1</a>;
<a name="l08636"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a90968d68424605522b29c27fa686ba4b">08636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a90968d68424605522b29c27fa686ba4b">cn66xx</a>;
<a name="l08637"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#ab1dd7afd26f580164a8252070fca52af">08637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#ab1dd7afd26f580164a8252070fca52af">cn68xx</a>;
<a name="l08638"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a4b27a70fc8bdedd446bfe5851928585c">08638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a4b27a70fc8bdedd446bfe5851928585c">cn68xxp1</a>;
<a name="l08639"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a726267da037873a8bf155d5deed4e154">08639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a726267da037873a8bf155d5deed4e154">cn70xx</a>;
<a name="l08640"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#aab010a7cb4d87f897b37536f81a805fb">08640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#aab010a7cb4d87f897b37536f81a805fb">cn70xxp1</a>;
<a name="l08641"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a8313e77044772bc671e296e4e78f32f3">08641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb0_1_1cvmx__sli__msi__w1s__enb0__s.html">cvmx_sli_msi_w1s_enb0_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html#a8313e77044772bc671e296e4e78f32f3">cnf71xx</a>;
<a name="l08642"></a>08642 };
<a name="l08643"></a><a class="code" href="cvmx-sli-defs_8h.html#a1d519752028421a667176deec492fe33">08643</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb0.html" title="cvmx_sli_msi_w1s_enb0">cvmx_sli_msi_w1s_enb0</a> <a class="code" href="unioncvmx__sli__msi__w1s__enb0.html" title="cvmx_sli_msi_w1s_enb0">cvmx_sli_msi_w1s_enb0_t</a>;
<a name="l08644"></a>08644 <span class="comment"></span>
<a name="l08645"></a>08645 <span class="comment">/**</span>
<a name="l08646"></a>08646 <span class="comment"> * cvmx_sli_msi_w1s_enb1</span>
<a name="l08647"></a>08647 <span class="comment"> *</span>
<a name="l08648"></a>08648 <span class="comment"> * SLI_MSI_W1S_ENB0 = SLI MSI Write 1 To Set Enable1</span>
<a name="l08649"></a>08649 <span class="comment"> * Used to set bits in SLI_MSI_ENB1.</span>
<a name="l08650"></a>08650 <span class="comment"> */</span>
<a name="l08651"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html">08651</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html" title="cvmx_sli_msi_w1s_enb1">cvmx_sli_msi_w1s_enb1</a> {
<a name="l08652"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a2abc832e6d13a1dc9a1de698fd5c5990">08652</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a2abc832e6d13a1dc9a1de698fd5c5990">u64</a>;
<a name="l08653"></a><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">08653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a> {
<a name="l08654"></a>08654 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08655"></a>08655 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l08656"></a>08656 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB1.</span>
<a name="l08657"></a>08657 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08658"></a>08658 <span class="preprocessor">#else</span>
<a name="l08659"></a><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html#a3cb69a8d695d43da3c4c1483e26a15f4">08659</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l08660"></a>08660 <span class="preprocessor">#endif</span>
<a name="l08661"></a>08661 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a1dbf4dafaaeba3f6e00ae8780d786048">s</a>;
<a name="l08662"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a20ca3ac799546dec75cef442886c2968">08662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a20ca3ac799546dec75cef442886c2968">cn61xx</a>;
<a name="l08663"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#aa0de3184ad2226224d860ac3e25d05f0">08663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#aa0de3184ad2226224d860ac3e25d05f0">cn63xx</a>;
<a name="l08664"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a2e33b375c21952f8f597e3a968fbdcf7">08664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a2e33b375c21952f8f597e3a968fbdcf7">cn63xxp1</a>;
<a name="l08665"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#ae8191da8d240e3b70f45942d8e664a03">08665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#ae8191da8d240e3b70f45942d8e664a03">cn66xx</a>;
<a name="l08666"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#afc24c8c9be30bc39da36de94f9cf3310">08666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#afc24c8c9be30bc39da36de94f9cf3310">cn68xx</a>;
<a name="l08667"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#af473b75ff508d9cceda86545c4b7e896">08667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#af473b75ff508d9cceda86545c4b7e896">cn68xxp1</a>;
<a name="l08668"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a812c31bb2ba95462703956b96a4ca7fc">08668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a812c31bb2ba95462703956b96a4ca7fc">cn70xx</a>;
<a name="l08669"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#ad2971eeb7cf6610e5675b88efeede05e">08669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#ad2971eeb7cf6610e5675b88efeede05e">cn70xxp1</a>;
<a name="l08670"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a561ff15a5d9d588642bb252c290c90c7">08670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb1_1_1cvmx__sli__msi__w1s__enb1__s.html">cvmx_sli_msi_w1s_enb1_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html#a561ff15a5d9d588642bb252c290c90c7">cnf71xx</a>;
<a name="l08671"></a>08671 };
<a name="l08672"></a><a class="code" href="cvmx-sli-defs_8h.html#a4d324aceb1a1df9d303db741eb769520">08672</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb1.html" title="cvmx_sli_msi_w1s_enb1">cvmx_sli_msi_w1s_enb1</a> <a class="code" href="unioncvmx__sli__msi__w1s__enb1.html" title="cvmx_sli_msi_w1s_enb1">cvmx_sli_msi_w1s_enb1_t</a>;
<a name="l08673"></a>08673 <span class="comment"></span>
<a name="l08674"></a>08674 <span class="comment">/**</span>
<a name="l08675"></a>08675 <span class="comment"> * cvmx_sli_msi_w1s_enb2</span>
<a name="l08676"></a>08676 <span class="comment"> *</span>
<a name="l08677"></a>08677 <span class="comment"> * Used to set bits in SLI_MSI_ENB2.</span>
<a name="l08678"></a>08678 <span class="comment"> *</span>
<a name="l08679"></a>08679 <span class="comment"> */</span>
<a name="l08680"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html">08680</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html" title="cvmx_sli_msi_w1s_enb2">cvmx_sli_msi_w1s_enb2</a> {
<a name="l08681"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ac498f27c6b60c26f58461ca8008c4c35">08681</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ac498f27c6b60c26f58461ca8008c4c35">u64</a>;
<a name="l08682"></a><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">08682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a> {
<a name="l08683"></a>08683 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08684"></a>08684 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l08685"></a>08685 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB2.</span>
<a name="l08686"></a>08686 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08687"></a>08687 <span class="preprocessor">#else</span>
<a name="l08688"></a><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html#afd6ebc16bc27f04e03fa5948e530189c">08688</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l08689"></a>08689 <span class="preprocessor">#endif</span>
<a name="l08690"></a>08690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ab5ec4f3e6f049a7728e3eb074bdff046">s</a>;
<a name="l08691"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a43bf689eb4d9828086a13869e9780862">08691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a43bf689eb4d9828086a13869e9780862">cn61xx</a>;
<a name="l08692"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ae776626127b3e9bb2e2299a14cbe0122">08692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ae776626127b3e9bb2e2299a14cbe0122">cn63xx</a>;
<a name="l08693"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a0e844f9a534d7cf48102f1d14d05f69b">08693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a0e844f9a534d7cf48102f1d14d05f69b">cn63xxp1</a>;
<a name="l08694"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ad389493cb3e23e241158a2449d2adcf6">08694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ad389493cb3e23e241158a2449d2adcf6">cn66xx</a>;
<a name="l08695"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#acddd02fb0f00db40636d9344edfc8e48">08695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#acddd02fb0f00db40636d9344edfc8e48">cn68xx</a>;
<a name="l08696"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a45f8aea511633b2e5cea656ca23a6766">08696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a45f8aea511633b2e5cea656ca23a6766">cn68xxp1</a>;
<a name="l08697"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a18fc17a55ff1a59bb7c4dcf420e81baa">08697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#a18fc17a55ff1a59bb7c4dcf420e81baa">cn70xx</a>;
<a name="l08698"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#af62cd3e1b596a71546374cc2251d3f24">08698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#af62cd3e1b596a71546374cc2251d3f24">cn70xxp1</a>;
<a name="l08699"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ac4c77a95c786c1565a236e722c088ad9">08699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb2_1_1cvmx__sli__msi__w1s__enb2__s.html">cvmx_sli_msi_w1s_enb2_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html#ac4c77a95c786c1565a236e722c088ad9">cnf71xx</a>;
<a name="l08700"></a>08700 };
<a name="l08701"></a><a class="code" href="cvmx-sli-defs_8h.html#ac2c6221891a3a0fb0b5a16765f107d6f">08701</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb2.html" title="cvmx_sli_msi_w1s_enb2">cvmx_sli_msi_w1s_enb2</a> <a class="code" href="unioncvmx__sli__msi__w1s__enb2.html" title="cvmx_sli_msi_w1s_enb2">cvmx_sli_msi_w1s_enb2_t</a>;
<a name="l08702"></a>08702 <span class="comment"></span>
<a name="l08703"></a>08703 <span class="comment">/**</span>
<a name="l08704"></a>08704 <span class="comment"> * cvmx_sli_msi_w1s_enb3</span>
<a name="l08705"></a>08705 <span class="comment"> *</span>
<a name="l08706"></a>08706 <span class="comment"> * Used to set bits in SLI_MSI_ENB3.</span>
<a name="l08707"></a>08707 <span class="comment"> *</span>
<a name="l08708"></a>08708 <span class="comment"> */</span>
<a name="l08709"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html">08709</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html" title="cvmx_sli_msi_w1s_enb3">cvmx_sli_msi_w1s_enb3</a> {
<a name="l08710"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a9c7d937f51d433bb866a542001d10720">08710</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a9c7d937f51d433bb866a542001d10720">u64</a>;
<a name="l08711"></a><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">08711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a> {
<a name="l08712"></a>08712 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08713"></a>08713 <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64; <span class="comment">/**&lt; A write of &apos;1&apos; to a vector will set the</span>
<a name="l08714"></a>08714 <span class="comment">                                                         cooresponding bit in SLI_MSI_ENB3.</span>
<a name="l08715"></a>08715 <span class="comment">                                                         A read to this address will return 0. */</span>
<a name="l08716"></a>08716 <span class="preprocessor">#else</span>
<a name="l08717"></a><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html#a0b670af643d0af02f065d3eb02986179">08717</a> <span class="preprocessor"></span>    uint64_t <span class="keyword">set</span>                          : 64;
<a name="l08718"></a>08718 <span class="preprocessor">#endif</span>
<a name="l08719"></a>08719 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#aba2fb3cd313a98ac61e6ad44e41f63cd">s</a>;
<a name="l08720"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a4fc79c174a72ed5bf49ececcc9ac7ccb">08720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a4fc79c174a72ed5bf49ececcc9ac7ccb">cn61xx</a>;
<a name="l08721"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a8cfcd1670be71bf680c4995240c9a7a6">08721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a8cfcd1670be71bf680c4995240c9a7a6">cn63xx</a>;
<a name="l08722"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a08022d4762fae0f15351b83425166773">08722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a08022d4762fae0f15351b83425166773">cn63xxp1</a>;
<a name="l08723"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a5c5841200049f8bc66de5dcd6acb863e">08723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a5c5841200049f8bc66de5dcd6acb863e">cn66xx</a>;
<a name="l08724"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a5fa8bc50969e6a7aecaf892302dd342f">08724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a5fa8bc50969e6a7aecaf892302dd342f">cn68xx</a>;
<a name="l08725"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a7220c8e9aae81a4dbfd9a07c64d277c2">08725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a7220c8e9aae81a4dbfd9a07c64d277c2">cn68xxp1</a>;
<a name="l08726"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#ad340feb9e7a6838a5e02bede8767d7f6">08726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#ad340feb9e7a6838a5e02bede8767d7f6">cn70xx</a>;
<a name="l08727"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#aeb06d9fc2a4dbd673c0f9954392149e9">08727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#aeb06d9fc2a4dbd673c0f9954392149e9">cn70xxp1</a>;
<a name="l08728"></a><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a973c8f502394dc1804ce0d86d3b40f3f">08728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__w1s__enb3_1_1cvmx__sli__msi__w1s__enb3__s.html">cvmx_sli_msi_w1s_enb3_s</a>        <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html#a973c8f502394dc1804ce0d86d3b40f3f">cnf71xx</a>;
<a name="l08729"></a>08729 };
<a name="l08730"></a><a class="code" href="cvmx-sli-defs_8h.html#a8609a1fb3b1f24d57069edd61275e583">08730</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__w1s__enb3.html" title="cvmx_sli_msi_w1s_enb3">cvmx_sli_msi_w1s_enb3</a> <a class="code" href="unioncvmx__sli__msi__w1s__enb3.html" title="cvmx_sli_msi_w1s_enb3">cvmx_sli_msi_w1s_enb3_t</a>;
<a name="l08731"></a>08731 <span class="comment"></span>
<a name="l08732"></a>08732 <span class="comment">/**</span>
<a name="l08733"></a>08733 <span class="comment"> * cvmx_sli_msi_wr_map</span>
<a name="l08734"></a>08734 <span class="comment"> *</span>
<a name="l08735"></a>08735 <span class="comment"> * This register is used to write the mapping function of the SLI_PCIE_MSI_RCV to SLI_MSI_RCV</span>
<a name="l08736"></a>08736 <span class="comment"> * registers. At reset, the mapping function is one-to-one, that is MSI_INT 1 maps to CIU_INT 1,</span>
<a name="l08737"></a>08737 <span class="comment"> * 2 to 2, 3 to 3, etc.</span>
<a name="l08738"></a>08738 <span class="comment"> */</span>
<a name="l08739"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html">08739</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__wr__map.html" title="cvmx_sli_msi_wr_map">cvmx_sli_msi_wr_map</a> {
<a name="l08740"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#aa474cab6afc510a006e522ae185d7774">08740</a>     uint64_t <a class="code" href="unioncvmx__sli__msi__wr__map.html#aa474cab6afc510a006e522ae185d7774">u64</a>;
<a name="l08741"></a><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">08741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a> {
<a name="l08742"></a>08742 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08743"></a>08743 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a52325a200e602d6a386686b2793c182f">reserved_16_63</a>               : 48;
<a name="l08744"></a>08744     uint64_t <a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a59e785c1aef8780b70968c5fd4df575a">ciu_int</a>                      : 8;  <span class="comment">/**&lt; Selects which bit in the SLI_MSI_RCV() (0-255) will be set when the value specified in</span>
<a name="l08745"></a>08745 <span class="comment">                                                         the MSI_INT of this register is received during a write operation to the SLI_PCIE_MSI_RCV</span>
<a name="l08746"></a>08746 <span class="comment">                                                         register. */</span>
<a name="l08747"></a>08747     uint64_t <a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a3cbcf9420a0a4a272352a7e9cc13dfe0">msi_int</a>                      : 8;  <span class="comment">/**&lt; Selects the value that is received when the SLI_PCIE_MSI_RCV register is written. */</span>
<a name="l08748"></a>08748 <span class="preprocessor">#else</span>
<a name="l08749"></a><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a3cbcf9420a0a4a272352a7e9cc13dfe0">08749</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a3cbcf9420a0a4a272352a7e9cc13dfe0">msi_int</a>                      : 8;
<a name="l08750"></a><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a59e785c1aef8780b70968c5fd4df575a">08750</a>     uint64_t <a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a59e785c1aef8780b70968c5fd4df575a">ciu_int</a>                      : 8;
<a name="l08751"></a><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a52325a200e602d6a386686b2793c182f">08751</a>     uint64_t <a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html#a52325a200e602d6a386686b2793c182f">reserved_16_63</a>               : 48;
<a name="l08752"></a>08752 <span class="preprocessor">#endif</span>
<a name="l08753"></a>08753 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msi__wr__map.html#a84d687820585bfb39ef7feb90e455d63">s</a>;
<a name="l08754"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#a20f85ccf3ab8f5cf9e4b6d31876ca7e3">08754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#a20f85ccf3ab8f5cf9e4b6d31876ca7e3">cn61xx</a>;
<a name="l08755"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#aa40372fb9224c830d9a24cb09b39c1c2">08755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#aa40372fb9224c830d9a24cb09b39c1c2">cn63xx</a>;
<a name="l08756"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#ab203499340e4535e49e2db0c026ec3b2">08756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#ab203499340e4535e49e2db0c026ec3b2">cn63xxp1</a>;
<a name="l08757"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#aab16cfd08b3bbc2d8b59cf6fcaa9d9f6">08757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#aab16cfd08b3bbc2d8b59cf6fcaa9d9f6">cn66xx</a>;
<a name="l08758"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#ab3c3e2c3fbc215ccd0181332b9c24e80">08758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#ab3c3e2c3fbc215ccd0181332b9c24e80">cn68xx</a>;
<a name="l08759"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#a9a740d18a9b0b72286f2b09fc55d03a2">08759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#a9a740d18a9b0b72286f2b09fc55d03a2">cn68xxp1</a>;
<a name="l08760"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#a990f1495161eec610bbab3f5b8177c8c">08760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#a990f1495161eec610bbab3f5b8177c8c">cn70xx</a>;
<a name="l08761"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#a48565340ded98c682179aebe441cb061">08761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#a48565340ded98c682179aebe441cb061">cn70xxp1</a>;
<a name="l08762"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#aab00e9fdf509bbec792eb039e9a169ec">08762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#aab00e9fdf509bbec792eb039e9a169ec">cn73xx</a>;
<a name="l08763"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#a00425bb33ee55d1aeebf08e7f735a71b">08763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#a00425bb33ee55d1aeebf08e7f735a71b">cn78xx</a>;
<a name="l08764"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#a19fb6271624c35e874071c93ec93bb29">08764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#a19fb6271624c35e874071c93ec93bb29">cn78xxp1</a>;
<a name="l08765"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#a40179c77eb9d506a9a728c21d4e9d378">08765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#a40179c77eb9d506a9a728c21d4e9d378">cnf71xx</a>;
<a name="l08766"></a><a class="code" href="unioncvmx__sli__msi__wr__map.html#adef949507b993d1b6ed6dcb8ee9c5626">08766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msi__wr__map_1_1cvmx__sli__msi__wr__map__s.html">cvmx_sli_msi_wr_map_s</a>          <a class="code" href="unioncvmx__sli__msi__wr__map.html#adef949507b993d1b6ed6dcb8ee9c5626">cnf75xx</a>;
<a name="l08767"></a>08767 };
<a name="l08768"></a><a class="code" href="cvmx-sli-defs_8h.html#aceb17797f88fca908b9346baa61bd5a9">08768</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msi__wr__map.html" title="cvmx_sli_msi_wr_map">cvmx_sli_msi_wr_map</a> <a class="code" href="unioncvmx__sli__msi__wr__map.html" title="cvmx_sli_msi_wr_map">cvmx_sli_msi_wr_map_t</a>;
<a name="l08769"></a>08769 <span class="comment"></span>
<a name="l08770"></a>08770 <span class="comment">/**</span>
<a name="l08771"></a>08771 <span class="comment"> * cvmx_sli_msix#_table_addr</span>
<a name="l08772"></a>08772 <span class="comment"> *</span>
<a name="l08773"></a>08773 <span class="comment"> * The MSI-X table cannot be burst read or written.</span>
<a name="l08774"></a>08774 <span class="comment"> *</span>
<a name="l08775"></a>08775 <span class="comment"> * The combination of all MSI-X Tables contain (64 + 4) entries - one per</span>
<a name="l08776"></a>08776 <span class="comment"> * ring plus one per PF. (i.e. 64 plus one per valid SLI_MAC()_PF()_INT_SUM</span>
<a name="l08777"></a>08777 <span class="comment"> * present.)</span>
<a name="l08778"></a>08778 <span class="comment"> *</span>
<a name="l08779"></a>08779 <span class="comment"> * The MSI-X table for an individual PF has SLI_PKT_MAC()_PF()_RINFO[TRS]</span>
<a name="l08780"></a>08780 <span class="comment"> * entries for the rings associated to the PF (up to 64 max) plus one</span>
<a name="l08781"></a>08781 <span class="comment"> * more table entry for SLI_MAC()_PF()_INT_SUM. The</span>
<a name="l08782"></a>08782 <span class="comment"> * SLI_MAC()_PF()_INT_SUM-related MSI-X table entry is</span>
<a name="l08783"></a>08783 <span class="comment"> * always entry SLI_MSIX(SLI_PKT_MAC()_PF()_RINFO[TRS])_TABLE_ADDR and</span>
<a name="l08784"></a>08784 <span class="comment"> * always present and valid. All earlier SLI_MSIX()_TABLE_ADDR entries</span>
<a name="l08785"></a>08785 <span class="comment"> * correspond to rings. When SLI_PKT_MAC()_PF()_RINFO[NVFS]=0, SR-IOV</span>
<a name="l08786"></a>08786 <span class="comment"> * virtual functions cannot be used, and all SLI_PKT_MAC()_PF()_RINFO[TRS]+1</span>
<a name="l08787"></a>08787 <span class="comment"> * entries in the PF MSI-X table are present and valid for use by the PF.</span>
<a name="l08788"></a>08788 <span class="comment"> * When SLI_PKT_MAC()_PF()_RINFO[NVFS]!=0, SR-IOV virtual functions may</span>
<a name="l08789"></a>08789 <span class="comment"> * be used, and the first</span>
<a name="l08790"></a>08790 <span class="comment"> *   SLI_PKT_MAC()_PF()_RINFO[NVFS]*SLI_PKT_MAC()_PF()_RINFO[RPVF]</span>
<a name="l08791"></a>08791 <span class="comment"> * entries of the PF MSI-X table are present but not valid, and</span>
<a name="l08792"></a>08792 <span class="comment"> * should never be accessed by the PF.</span>
<a name="l08793"></a>08793 <span class="comment"> *</span>
<a name="l08794"></a>08794 <span class="comment"> * The MSI-X table for an individual VF has SLI_PKT_MAC()_PF()_RINFO[RPVF]</span>
<a name="l08795"></a>08795 <span class="comment"> * entries (up to 8 max), all valid, one per ring that the VF owns.</span>
<a name="l08796"></a>08796 <span class="comment"> */</span>
<a name="l08797"></a><a class="code" href="unioncvmx__sli__msixx__table__addr.html">08797</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msixx__table__addr.html" title="cvmx_sli_msix::_table_addr">cvmx_sli_msixx_table_addr</a> {
<a name="l08798"></a><a class="code" href="unioncvmx__sli__msixx__table__addr.html#a9a7f07080a9547adab548dbd912d7631">08798</a>     uint64_t <a class="code" href="unioncvmx__sli__msixx__table__addr.html#a9a7f07080a9547adab548dbd912d7631">u64</a>;
<a name="l08799"></a><a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html">08799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html">cvmx_sli_msixx_table_addr_s</a> {
<a name="l08800"></a>08800 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08801"></a>08801 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html#a29c8ce8c7e5ccd8915edf32144cff388">addr</a>                         : 64; <span class="comment">/**&lt; Message address. */</span>
<a name="l08802"></a>08802 <span class="preprocessor">#else</span>
<a name="l08803"></a><a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html#a29c8ce8c7e5ccd8915edf32144cff388">08803</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html#a29c8ce8c7e5ccd8915edf32144cff388">addr</a>                         : 64;
<a name="l08804"></a>08804 <span class="preprocessor">#endif</span>
<a name="l08805"></a>08805 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msixx__table__addr.html#a52a08bf8140d88c2caad55b2bf03df1b">s</a>;
<a name="l08806"></a><a class="code" href="unioncvmx__sli__msixx__table__addr.html#a198bfa04cc349a3bae9726229f39d072">08806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html">cvmx_sli_msixx_table_addr_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__addr.html#a198bfa04cc349a3bae9726229f39d072">cn73xx</a>;
<a name="l08807"></a><a class="code" href="unioncvmx__sli__msixx__table__addr.html#a68af36bec877e49aeb81b09766356be4">08807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html">cvmx_sli_msixx_table_addr_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__addr.html#a68af36bec877e49aeb81b09766356be4">cn78xx</a>;
<a name="l08808"></a><a class="code" href="unioncvmx__sli__msixx__table__addr.html#a5615fcbb670813cc32a079a842d70581">08808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html">cvmx_sli_msixx_table_addr_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__addr.html#a5615fcbb670813cc32a079a842d70581">cn78xxp1</a>;
<a name="l08809"></a><a class="code" href="unioncvmx__sli__msixx__table__addr.html#ae4832909325bbdc35ec1a0a1e3c26c6c">08809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__addr_1_1cvmx__sli__msixx__table__addr__s.html">cvmx_sli_msixx_table_addr_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__addr.html#ae4832909325bbdc35ec1a0a1e3c26c6c">cnf75xx</a>;
<a name="l08810"></a>08810 };
<a name="l08811"></a><a class="code" href="cvmx-sli-defs_8h.html#a2677ea7913b0bc47fbc44e445fe98c59">08811</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msixx__table__addr.html" title="cvmx_sli_msix::_table_addr">cvmx_sli_msixx_table_addr</a> <a class="code" href="unioncvmx__sli__msixx__table__addr.html" title="cvmx_sli_msix::_table_addr">cvmx_sli_msixx_table_addr_t</a>;
<a name="l08812"></a>08812 <span class="comment"></span>
<a name="l08813"></a>08813 <span class="comment">/**</span>
<a name="l08814"></a>08814 <span class="comment"> * cvmx_sli_msix#_table_data</span>
<a name="l08815"></a>08815 <span class="comment"> *</span>
<a name="l08816"></a>08816 <span class="comment"> * The MSI-X table cannot be burst read or written. VF/PF access is the same as</span>
<a name="l08817"></a>08817 <span class="comment"> * described for the SLI_MSIX()_TABLE_ADDR.</span>
<a name="l08818"></a>08818 <span class="comment"> */</span>
<a name="l08819"></a><a class="code" href="unioncvmx__sli__msixx__table__data.html">08819</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msixx__table__data.html" title="cvmx_sli_msix::_table_data">cvmx_sli_msixx_table_data</a> {
<a name="l08820"></a><a class="code" href="unioncvmx__sli__msixx__table__data.html#a5ab22e7971feb676952910cf08964404">08820</a>     uint64_t <a class="code" href="unioncvmx__sli__msixx__table__data.html#a5ab22e7971feb676952910cf08964404">u64</a>;
<a name="l08821"></a><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html">08821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html">cvmx_sli_msixx_table_data_s</a> {
<a name="l08822"></a>08822 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08823"></a>08823 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#ab46b55fbdebf3614263365b5f51a0909">reserved_33_63</a>               : 31;
<a name="l08824"></a>08824     uint64_t <a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#a04e06c06bbfa044b18befbe34cd9e8bd">vector_ctl</a>                   : 1;  <span class="comment">/**&lt; Message mask. */</span>
<a name="l08825"></a>08825     uint64_t <a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#ac8568092ddc8a30a52523de566122b52">data</a>                         : 32; <span class="comment">/**&lt; Message data. */</span>
<a name="l08826"></a>08826 <span class="preprocessor">#else</span>
<a name="l08827"></a><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#ac8568092ddc8a30a52523de566122b52">08827</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#ac8568092ddc8a30a52523de566122b52">data</a>                         : 32;
<a name="l08828"></a><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#a04e06c06bbfa044b18befbe34cd9e8bd">08828</a>     uint64_t <a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#a04e06c06bbfa044b18befbe34cd9e8bd">vector_ctl</a>                   : 1;
<a name="l08829"></a><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#ab46b55fbdebf3614263365b5f51a0909">08829</a>     uint64_t <a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html#ab46b55fbdebf3614263365b5f51a0909">reserved_33_63</a>               : 31;
<a name="l08830"></a>08830 <span class="preprocessor">#endif</span>
<a name="l08831"></a>08831 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msixx__table__data.html#ae4cef3f85956e71f83973c91d5e18201">s</a>;
<a name="l08832"></a><a class="code" href="unioncvmx__sli__msixx__table__data.html#a13dcf7aba73f5785f1c9461b0abdfbe2">08832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html">cvmx_sli_msixx_table_data_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__data.html#a13dcf7aba73f5785f1c9461b0abdfbe2">cn73xx</a>;
<a name="l08833"></a><a class="code" href="unioncvmx__sli__msixx__table__data.html#ab9d3bbe35ef7faa73d234238a04e56a1">08833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html">cvmx_sli_msixx_table_data_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__data.html#ab9d3bbe35ef7faa73d234238a04e56a1">cn78xx</a>;
<a name="l08834"></a><a class="code" href="unioncvmx__sli__msixx__table__data.html#a6aa4c074ebbd42cf5c0e4a37820b7a3c">08834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html">cvmx_sli_msixx_table_data_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__data.html#a6aa4c074ebbd42cf5c0e4a37820b7a3c">cn78xxp1</a>;
<a name="l08835"></a><a class="code" href="unioncvmx__sli__msixx__table__data.html#a20890646877a0058203305ad3fc0b2ba">08835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msixx__table__data_1_1cvmx__sli__msixx__table__data__s.html">cvmx_sli_msixx_table_data_s</a>    <a class="code" href="unioncvmx__sli__msixx__table__data.html#a20890646877a0058203305ad3fc0b2ba">cnf75xx</a>;
<a name="l08836"></a>08836 };
<a name="l08837"></a><a class="code" href="cvmx-sli-defs_8h.html#a3a8642be237ea6458f108b53f75fc997">08837</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msixx__table__data.html" title="cvmx_sli_msix::_table_data">cvmx_sli_msixx_table_data</a> <a class="code" href="unioncvmx__sli__msixx__table__data.html" title="cvmx_sli_msix::_table_data">cvmx_sli_msixx_table_data_t</a>;
<a name="l08838"></a>08838 <span class="comment"></span>
<a name="l08839"></a>08839 <span class="comment">/**</span>
<a name="l08840"></a>08840 <span class="comment"> * cvmx_sli_msix_mac#_pf_table_addr</span>
<a name="l08841"></a>08841 <span class="comment"> *</span>
<a name="l08842"></a>08842 <span class="comment"> * These registers shadow the four physical MSIX PF ERR entries.</span>
<a name="l08843"></a>08843 <span class="comment"> * Each MAC sees its entry at its own TRS offset.</span>
<a name="l08844"></a>08844 <span class="comment"> */</span>
<a name="l08845"></a><a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html">08845</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html" title="cvmx_sli_msix_mac::_pf_table_addr">cvmx_sli_msix_macx_pf_table_addr</a> {
<a name="l08846"></a><a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html#a459d1a518554518a2a2ea495fef33872">08846</a>     uint64_t <a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html#a459d1a518554518a2a2ea495fef33872">u64</a>;
<a name="l08847"></a><a class="code" href="structcvmx__sli__msix__macx__pf__table__addr_1_1cvmx__sli__msix__macx__pf__table__addr__s.html">08847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__macx__pf__table__addr_1_1cvmx__sli__msix__macx__pf__table__addr__s.html">cvmx_sli_msix_macx_pf_table_addr_s</a> {
<a name="l08848"></a>08848 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08849"></a>08849 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__addr_1_1cvmx__sli__msix__macx__pf__table__addr__s.html#a39d00d945a5448192bc99211034b8c6e">addr</a>                         : 64; <span class="comment">/**&lt; Message address &lt;63:0&gt;. */</span>
<a name="l08850"></a>08850 <span class="preprocessor">#else</span>
<a name="l08851"></a><a class="code" href="structcvmx__sli__msix__macx__pf__table__addr_1_1cvmx__sli__msix__macx__pf__table__addr__s.html#a39d00d945a5448192bc99211034b8c6e">08851</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__addr_1_1cvmx__sli__msix__macx__pf__table__addr__s.html#a39d00d945a5448192bc99211034b8c6e">addr</a>                         : 64;
<a name="l08852"></a>08852 <span class="preprocessor">#endif</span>
<a name="l08853"></a>08853 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html#a102c62fe42524a70ff8bb85a7714099e">s</a>;
<a name="l08854"></a><a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html#a4586e1606a1f6bccf00095ecb6e42cb0">08854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__macx__pf__table__addr_1_1cvmx__sli__msix__macx__pf__table__addr__s.html">cvmx_sli_msix_macx_pf_table_addr_s</a> <a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html#a4586e1606a1f6bccf00095ecb6e42cb0">cn78xxp1</a>;
<a name="l08855"></a>08855 };
<a name="l08856"></a><a class="code" href="cvmx-sli-defs_8h.html#ad111325dc7091ce6a7b79642d0693196">08856</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html" title="cvmx_sli_msix_mac::_pf_table_addr">cvmx_sli_msix_macx_pf_table_addr</a> <a class="code" href="unioncvmx__sli__msix__macx__pf__table__addr.html" title="cvmx_sli_msix_mac::_pf_table_addr">cvmx_sli_msix_macx_pf_table_addr_t</a>;
<a name="l08857"></a>08857 <span class="comment"></span>
<a name="l08858"></a>08858 <span class="comment">/**</span>
<a name="l08859"></a>08859 <span class="comment"> * cvmx_sli_msix_mac#_pf_table_data</span>
<a name="l08860"></a>08860 <span class="comment"> *</span>
<a name="l08861"></a>08861 <span class="comment"> * These registers shadow four physical MSIX PF ERR entries.</span>
<a name="l08862"></a>08862 <span class="comment"> * Each MAC sees its entry at its own TRS offset.</span>
<a name="l08863"></a>08863 <span class="comment"> */</span>
<a name="l08864"></a><a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html">08864</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html" title="cvmx_sli_msix_mac::_pf_table_data">cvmx_sli_msix_macx_pf_table_data</a> {
<a name="l08865"></a><a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html#af0fa37f293a41f91b2015fff6a673dc3">08865</a>     uint64_t <a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html#af0fa37f293a41f91b2015fff6a673dc3">u64</a>;
<a name="l08866"></a><a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html">08866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html">cvmx_sli_msix_macx_pf_table_data_s</a> {
<a name="l08867"></a>08867 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08868"></a>08868 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#a1a16faec5e9086dc4868aad9c09aadea">reserved_33_63</a>               : 31;
<a name="l08869"></a>08869     uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#ab5fdbad642c67249501e0516bd27dfbc">vector_ctl</a>                   : 1;  <span class="comment">/**&lt; Message mask. */</span>
<a name="l08870"></a>08870     uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#adc6b7132e93e9e4c2d674f5516970a38">data</a>                         : 32; <span class="comment">/**&lt; Message data &lt;31:0&gt;. */</span>
<a name="l08871"></a>08871 <span class="preprocessor">#else</span>
<a name="l08872"></a><a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#adc6b7132e93e9e4c2d674f5516970a38">08872</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#adc6b7132e93e9e4c2d674f5516970a38">data</a>                         : 32;
<a name="l08873"></a><a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#ab5fdbad642c67249501e0516bd27dfbc">08873</a>     uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#ab5fdbad642c67249501e0516bd27dfbc">vector_ctl</a>                   : 1;
<a name="l08874"></a><a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#a1a16faec5e9086dc4868aad9c09aadea">08874</a>     uint64_t <a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html#a1a16faec5e9086dc4868aad9c09aadea">reserved_33_63</a>               : 31;
<a name="l08875"></a>08875 <span class="preprocessor">#endif</span>
<a name="l08876"></a>08876 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html#a7ed85b78c5d99ae3fd51f451e7646653">s</a>;
<a name="l08877"></a><a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html#aff45ae1c68c107bb7fcee2f6787c099c">08877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__macx__pf__table__data_1_1cvmx__sli__msix__macx__pf__table__data__s.html">cvmx_sli_msix_macx_pf_table_data_s</a> <a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html#aff45ae1c68c107bb7fcee2f6787c099c">cn78xxp1</a>;
<a name="l08878"></a>08878 };
<a name="l08879"></a><a class="code" href="cvmx-sli-defs_8h.html#a4e48428c824842a424c990b3a8400f12">08879</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html" title="cvmx_sli_msix_mac::_pf_table_data">cvmx_sli_msix_macx_pf_table_data</a> <a class="code" href="unioncvmx__sli__msix__macx__pf__table__data.html" title="cvmx_sli_msix_mac::_pf_table_data">cvmx_sli_msix_macx_pf_table_data_t</a>;
<a name="l08880"></a>08880 <span class="comment"></span>
<a name="l08881"></a>08881 <span class="comment">/**</span>
<a name="l08882"></a>08882 <span class="comment"> * cvmx_sli_msix_pba0</span>
<a name="l08883"></a>08883 <span class="comment"> *</span>
<a name="l08884"></a>08884 <span class="comment"> * The MSI-X pending bit array cannot be burst read.</span>
<a name="l08885"></a>08885 <span class="comment"> * In SRIO-V mode, a VF will find its pending completion interrupts in bit</span>
<a name="l08886"></a>08886 <span class="comment"> * positions [(RPVF-1):0]. If RPVF&lt;64, bits [63:RPVF] are returned as zero.</span>
<a name="l08887"></a>08887 <span class="comment"> *</span>
<a name="l08888"></a>08888 <span class="comment"> * Each VF can read their own pending completion interrupts based on the ring/VF</span>
<a name="l08889"></a>08889 <span class="comment"> * configuration. Therefore, a VF sees the PBA as smaller than what is shown below</span>
<a name="l08890"></a>08890 <span class="comment"> * (unless it owns all 64 entries).  Unassigned bits will return zeros.</span>
<a name="l08891"></a>08891 <span class="comment"> *</span>
<a name="l08892"></a>08892 <span class="comment"> * &lt;pre&gt;</span>
<a name="l08893"></a>08893 <span class="comment"> *    RPVF  Interrupts per VF   Pending bits returned</span>
<a name="l08894"></a>08894 <span class="comment"> *    ----  -----------------   ---------------------</span>
<a name="l08895"></a>08895 <span class="comment"> *      0            0          0</span>
<a name="l08896"></a>08896 <span class="comment"> *      1            1          MSG_PND0</span>
<a name="l08897"></a>08897 <span class="comment"> *      2            2          MSG_PND1  - MSG_PND0</span>
<a name="l08898"></a>08898 <span class="comment"> *      4            4          MSG_PND3  - MSG_PND0</span>
<a name="l08899"></a>08899 <span class="comment"> *      8            8          MSG_PND7  - MSG_PND0</span>
<a name="l08900"></a>08900 <span class="comment"> * &lt;/pre&gt;</span>
<a name="l08901"></a>08901 <span class="comment"> *</span>
<a name="l08902"></a>08902 <span class="comment"> * If SLI_PKT_MAC()_PF()_RINFO[TRS]=63 (i.e. 64 total DPI Packet Rings configured), a PF will</span>
<a name="l08903"></a>08903 <span class="comment"> * find its pending completion interrupts in bit positions [63:0]. When</span>
<a name="l08904"></a>08904 <span class="comment"> * SLI_PKT_MAC()_PF()_RINFO[TRS]=63,</span>
<a name="l08905"></a>08905 <span class="comment"> * the PF will find its PCIe error interrupt in SLI_MSIX_PBA1, bit position 0.</span>
<a name="l08906"></a>08906 <span class="comment"> *</span>
<a name="l08907"></a>08907 <span class="comment"> * If SLI_PKT_MAC()_PF()_RINFO[TRS]&lt;63 (i.e. 0, 1, 2, 4, or 8 rings configured), a PF will find</span>
<a name="l08908"></a>08908 <span class="comment"> * its ring pending completion interrupts in bit positions [TNR:0]. It will find its PCIe</span>
<a name="l08909"></a>08909 <span class="comment"> * error interrupt in bit position [(TNR+1)]. Bits [63:(TNR+2)] are returned as zero.</span>
<a name="l08910"></a>08910 <span class="comment"> * When SLI_PKT_MAC()_PF()_RINFO[TRS]&lt;63, SLI_MSIX_PBA1 is not used and returns zeros.</span>
<a name="l08911"></a>08911 <span class="comment"> *</span>
<a name="l08912"></a>08912 <span class="comment"> * If SRIO-V Mode is off there is no virtual function support, but the PF can configure up to 65</span>
<a name="l08913"></a>08913 <span class="comment"> * entries (up to 64 DPI Packet Rings plus 1 PF ring) for itself.</span>
<a name="l08914"></a>08914 <span class="comment"> */</span>
<a name="l08915"></a><a class="code" href="unioncvmx__sli__msix__pba0.html">08915</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__pba0.html" title="cvmx_sli_msix_pba0">cvmx_sli_msix_pba0</a> {
<a name="l08916"></a><a class="code" href="unioncvmx__sli__msix__pba0.html#a73d51bf350dc0a28eae714f4298fbbfd">08916</a>     uint64_t <a class="code" href="unioncvmx__sli__msix__pba0.html#a73d51bf350dc0a28eae714f4298fbbfd">u64</a>;
<a name="l08917"></a><a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html">08917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html">cvmx_sli_msix_pba0_s</a> {
<a name="l08918"></a>08918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08919"></a>08919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html#a9e821581156df5874da74f3f910235c8">msg_pnd</a>                      : 64; <span class="comment">/**&lt; VF message pending vector. */</span>
<a name="l08920"></a>08920 <span class="preprocessor">#else</span>
<a name="l08921"></a><a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html#a9e821581156df5874da74f3f910235c8">08921</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html#a9e821581156df5874da74f3f910235c8">msg_pnd</a>                      : 64;
<a name="l08922"></a>08922 <span class="preprocessor">#endif</span>
<a name="l08923"></a>08923 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msix__pba0.html#a269c9cde27144306ca933e9c780d2fb1">s</a>;
<a name="l08924"></a><a class="code" href="unioncvmx__sli__msix__pba0.html#a608fc630b31f97271649d90ac9af1458">08924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html">cvmx_sli_msix_pba0_s</a>           <a class="code" href="unioncvmx__sli__msix__pba0.html#a608fc630b31f97271649d90ac9af1458">cn73xx</a>;
<a name="l08925"></a><a class="code" href="unioncvmx__sli__msix__pba0.html#abf1b63b87843ca4ec2b935296b30d5b4">08925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html">cvmx_sli_msix_pba0_s</a>           <a class="code" href="unioncvmx__sli__msix__pba0.html#abf1b63b87843ca4ec2b935296b30d5b4">cn78xx</a>;
<a name="l08926"></a><a class="code" href="unioncvmx__sli__msix__pba0.html#a1609136724fe8c5a43a1b83e6ec78fca">08926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html">cvmx_sli_msix_pba0_s</a>           <a class="code" href="unioncvmx__sli__msix__pba0.html#a1609136724fe8c5a43a1b83e6ec78fca">cn78xxp1</a>;
<a name="l08927"></a><a class="code" href="unioncvmx__sli__msix__pba0.html#ac2dd947661249abb91b73ffdb83170fc">08927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba0_1_1cvmx__sli__msix__pba0__s.html">cvmx_sli_msix_pba0_s</a>           <a class="code" href="unioncvmx__sli__msix__pba0.html#ac2dd947661249abb91b73ffdb83170fc">cnf75xx</a>;
<a name="l08928"></a>08928 };
<a name="l08929"></a><a class="code" href="cvmx-sli-defs_8h.html#ad53560b3a4b26fd2e1871679039fc7c4">08929</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__pba0.html" title="cvmx_sli_msix_pba0">cvmx_sli_msix_pba0</a> <a class="code" href="unioncvmx__sli__msix__pba0.html" title="cvmx_sli_msix_pba0">cvmx_sli_msix_pba0_t</a>;
<a name="l08930"></a>08930 <span class="comment"></span>
<a name="l08931"></a>08931 <span class="comment">/**</span>
<a name="l08932"></a>08932 <span class="comment"> * cvmx_sli_msix_pba1</span>
<a name="l08933"></a>08933 <span class="comment"> *</span>
<a name="l08934"></a>08934 <span class="comment"> * The MSI-X pending bit array cannot be burst read.</span>
<a name="l08935"></a>08935 <span class="comment"> *</span>
<a name="l08936"></a>08936 <span class="comment"> * PF_PND is assigned to PCIe related errors. The error bit can only be found in PBA1 when</span>
<a name="l08937"></a>08937 <span class="comment"> * SLI_PKT_MAC()_PF()_RINFO[TRS]=63 (i.e. 64 total DPI Packet Rings configured).</span>
<a name="l08938"></a>08938 <span class="comment"> *</span>
<a name="l08939"></a>08939 <span class="comment"> * This register is accessible by the PF. A read by a particular PF only</span>
<a name="l08940"></a>08940 <span class="comment"> * returns its own pending status. That is, any PF can read this register, but the hardware</span>
<a name="l08941"></a>08941 <span class="comment"> * ensures</span>
<a name="l08942"></a>08942 <span class="comment"> * that the PF only sees its own status.</span>
<a name="l08943"></a>08943 <span class="comment"> */</span>
<a name="l08944"></a><a class="code" href="unioncvmx__sli__msix__pba1.html">08944</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__pba1.html" title="cvmx_sli_msix_pba1">cvmx_sli_msix_pba1</a> {
<a name="l08945"></a><a class="code" href="unioncvmx__sli__msix__pba1.html#a0ab1f22461f0b8a8420fe8bbae0531f7">08945</a>     uint64_t <a class="code" href="unioncvmx__sli__msix__pba1.html#a0ab1f22461f0b8a8420fe8bbae0531f7">u64</a>;
<a name="l08946"></a><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html">08946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html">cvmx_sli_msix_pba1_s</a> {
<a name="l08947"></a>08947 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08948"></a>08948 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html#abad51a9fbbdb5b13573bcc213637b1f9">reserved_1_63</a>                : 63;
<a name="l08949"></a>08949     uint64_t <a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html#aca8cf6bec83a4474a405e0bbe94dd39e">pf_pnd</a>                       : 1;  <span class="comment">/**&lt; PF message pending. */</span>
<a name="l08950"></a>08950 <span class="preprocessor">#else</span>
<a name="l08951"></a><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html#aca8cf6bec83a4474a405e0bbe94dd39e">08951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html#aca8cf6bec83a4474a405e0bbe94dd39e">pf_pnd</a>                       : 1;
<a name="l08952"></a><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html#abad51a9fbbdb5b13573bcc213637b1f9">08952</a>     uint64_t <a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html#abad51a9fbbdb5b13573bcc213637b1f9">reserved_1_63</a>                : 63;
<a name="l08953"></a>08953 <span class="preprocessor">#endif</span>
<a name="l08954"></a>08954 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__msix__pba1.html#a5d4f7b48c6e98874b94bffa04d4c8594">s</a>;
<a name="l08955"></a><a class="code" href="unioncvmx__sli__msix__pba1.html#a89dcd4e7a070b6469cef86ccb47127e5">08955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html">cvmx_sli_msix_pba1_s</a>           <a class="code" href="unioncvmx__sli__msix__pba1.html#a89dcd4e7a070b6469cef86ccb47127e5">cn73xx</a>;
<a name="l08956"></a><a class="code" href="unioncvmx__sli__msix__pba1.html#a5d293f10445a9473ff1b8d92e67af9ca">08956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html">cvmx_sli_msix_pba1_s</a>           <a class="code" href="unioncvmx__sli__msix__pba1.html#a5d293f10445a9473ff1b8d92e67af9ca">cn78xx</a>;
<a name="l08957"></a><a class="code" href="unioncvmx__sli__msix__pba1.html#af5312832319a62bd3f06b5f7d1b378fa">08957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html">cvmx_sli_msix_pba1_s</a>           <a class="code" href="unioncvmx__sli__msix__pba1.html#af5312832319a62bd3f06b5f7d1b378fa">cn78xxp1</a>;
<a name="l08958"></a><a class="code" href="unioncvmx__sli__msix__pba1.html#afd2ebe961b019c7111437b4f636404b2">08958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__msix__pba1_1_1cvmx__sli__msix__pba1__s.html">cvmx_sli_msix_pba1_s</a>           <a class="code" href="unioncvmx__sli__msix__pba1.html#afd2ebe961b019c7111437b4f636404b2">cnf75xx</a>;
<a name="l08959"></a>08959 };
<a name="l08960"></a><a class="code" href="cvmx-sli-defs_8h.html#a60768c9ffe8b66a8343bd44d72df6284">08960</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__msix__pba1.html" title="cvmx_sli_msix_pba1">cvmx_sli_msix_pba1</a> <a class="code" href="unioncvmx__sli__msix__pba1.html" title="cvmx_sli_msix_pba1">cvmx_sli_msix_pba1_t</a>;
<a name="l08961"></a>08961 <span class="comment"></span>
<a name="l08962"></a>08962 <span class="comment">/**</span>
<a name="l08963"></a>08963 <span class="comment"> * cvmx_sli_nqm_rsp_err_snd_dbg</span>
<a name="l08964"></a>08964 <span class="comment"> *</span>
<a name="l08965"></a>08965 <span class="comment"> * This register is for diagnostic use only.</span>
<a name="l08966"></a>08966 <span class="comment"> *</span>
<a name="l08967"></a>08967 <span class="comment"> */</span>
<a name="l08968"></a><a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html">08968</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html" title="cvmx_sli_nqm_rsp_err_snd_dbg">cvmx_sli_nqm_rsp_err_snd_dbg</a> {
<a name="l08969"></a><a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#af4f64e2f963179c3e313c93e1dd3ded1">08969</a>     uint64_t <a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#af4f64e2f963179c3e313c93e1dd3ded1">u64</a>;
<a name="l08970"></a><a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html">08970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html">cvmx_sli_nqm_rsp_err_snd_dbg_s</a> {
<a name="l08971"></a>08971 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08972"></a>08972 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html#aa4f39f1bf0b0e609454a30c8c36990ad">reserved_12_63</a>               : 52;
<a name="l08973"></a>08973     uint64_t <a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html#a6a3a7b18c3406bdbf448e3df6dfedaff">vf_index</a>                     : 12; <span class="comment">/**&lt; On the SLI NQM_RSP_ERR interface, force-send this vf_index. For diagnostic use only. */</span>
<a name="l08974"></a>08974 <span class="preprocessor">#else</span>
<a name="l08975"></a><a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html#a6a3a7b18c3406bdbf448e3df6dfedaff">08975</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html#a6a3a7b18c3406bdbf448e3df6dfedaff">vf_index</a>                     : 12;
<a name="l08976"></a><a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html#aa4f39f1bf0b0e609454a30c8c36990ad">08976</a>     uint64_t <a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html#aa4f39f1bf0b0e609454a30c8c36990ad">reserved_12_63</a>               : 52;
<a name="l08977"></a>08977 <span class="preprocessor">#endif</span>
<a name="l08978"></a>08978 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#a976a5fcdec3fe5e624dd0b81976fe67c">s</a>;
<a name="l08979"></a><a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#ad1fd8d20a187e12c1fa011baaf20fc51">08979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html">cvmx_sli_nqm_rsp_err_snd_dbg_s</a> <a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#ad1fd8d20a187e12c1fa011baaf20fc51">cn73xx</a>;
<a name="l08980"></a><a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#a89fdddc1c7b5728fa37499b53297a89f">08980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html">cvmx_sli_nqm_rsp_err_snd_dbg_s</a> <a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#a89fdddc1c7b5728fa37499b53297a89f">cn78xx</a>;
<a name="l08981"></a><a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#a22eeb604a1a8f4dc44497497b5b9c2a8">08981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__nqm__rsp__err__snd__dbg_1_1cvmx__sli__nqm__rsp__err__snd__dbg__s.html">cvmx_sli_nqm_rsp_err_snd_dbg_s</a> <a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html#a22eeb604a1a8f4dc44497497b5b9c2a8">cnf75xx</a>;
<a name="l08982"></a>08982 };
<a name="l08983"></a><a class="code" href="cvmx-sli-defs_8h.html#ac97a49e29dea191eb27441cfd4fafefd">08983</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html" title="cvmx_sli_nqm_rsp_err_snd_dbg">cvmx_sli_nqm_rsp_err_snd_dbg</a> <a class="code" href="unioncvmx__sli__nqm__rsp__err__snd__dbg.html" title="cvmx_sli_nqm_rsp_err_snd_dbg">cvmx_sli_nqm_rsp_err_snd_dbg_t</a>;
<a name="l08984"></a>08984 <span class="comment"></span>
<a name="l08985"></a>08985 <span class="comment">/**</span>
<a name="l08986"></a>08986 <span class="comment"> * cvmx_sli_pcie_msi_rcv</span>
<a name="l08987"></a>08987 <span class="comment"> *</span>
<a name="l08988"></a>08988 <span class="comment"> * This is the register where MSI write operations are directed from the MAC.</span>
<a name="l08989"></a>08989 <span class="comment"> *</span>
<a name="l08990"></a>08990 <span class="comment"> */</span>
<a name="l08991"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html">08991</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html" title="cvmx_sli_pcie_msi_rcv">cvmx_sli_pcie_msi_rcv</a> {
<a name="l08992"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a65d0ea61029002fd1d6834da08c325b6">08992</a>     uint64_t <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a65d0ea61029002fd1d6834da08c325b6">u64</a>;
<a name="l08993"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">08993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a> {
<a name="l08994"></a>08994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08995"></a>08995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html#ae2d4feb0a800d8ccb91959ed35d94e74">reserved_8_63</a>                : 56;
<a name="l08996"></a>08996     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html#a311d94db89f53cabea962d533955dea0">intr</a>                         : 8;  <span class="comment">/**&lt; A write operation to this register results in a bit in one of the SLI_MSI_RCV()</span>
<a name="l08997"></a>08997 <span class="comment">                                                         registers being set. Which bit is set depends on the value previously written using the</span>
<a name="l08998"></a>08998 <span class="comment">                                                         SLI_MSI_WR_MAP register, or if not previously written, the reset value of the MAP. */</span>
<a name="l08999"></a>08999 <span class="preprocessor">#else</span>
<a name="l09000"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html#a311d94db89f53cabea962d533955dea0">09000</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html#a311d94db89f53cabea962d533955dea0">intr</a>                         : 8;
<a name="l09001"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html#ae2d4feb0a800d8ccb91959ed35d94e74">09001</a>     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html#ae2d4feb0a800d8ccb91959ed35d94e74">reserved_8_63</a>                : 56;
<a name="l09002"></a>09002 <span class="preprocessor">#endif</span>
<a name="l09003"></a>09003 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a44a8e1ae243585fceb40d14a81cff22d">s</a>;
<a name="l09004"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ac9e2e8717f36608c042403aced8a5a94">09004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ac9e2e8717f36608c042403aced8a5a94">cn61xx</a>;
<a name="l09005"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a292ab55ce39d3d31c8c40c285cd34b92">09005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a292ab55ce39d3d31c8c40c285cd34b92">cn63xx</a>;
<a name="l09006"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a503ccd03c133caf027ae990fbe3ea47a">09006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a503ccd03c133caf027ae990fbe3ea47a">cn63xxp1</a>;
<a name="l09007"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a9d516cf105f6e8c937bfe83bbbee0295">09007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a9d516cf105f6e8c937bfe83bbbee0295">cn66xx</a>;
<a name="l09008"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ae9beeb1927890ca29f72a29490c2393e">09008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ae9beeb1927890ca29f72a29490c2393e">cn68xx</a>;
<a name="l09009"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a7d09356c284c6ec7e95f39e9e9e06a8f">09009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a7d09356c284c6ec7e95f39e9e9e06a8f">cn68xxp1</a>;
<a name="l09010"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ab60af50671217c4f21bbe2fbf5f458cc">09010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ab60af50671217c4f21bbe2fbf5f458cc">cn70xx</a>;
<a name="l09011"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#aa56d4993871eaa0c5a9fb818fffcf307">09011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#aa56d4993871eaa0c5a9fb818fffcf307">cn70xxp1</a>;
<a name="l09012"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a8a94e56e9c0b89a74b9e38517592c153">09012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a8a94e56e9c0b89a74b9e38517592c153">cn73xx</a>;
<a name="l09013"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a8fffa354d75f9af9fb2f8e1f6fee3529">09013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a8fffa354d75f9af9fb2f8e1f6fee3529">cn78xx</a>;
<a name="l09014"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a572b8f6db21f55e435fc284ce7666a51">09014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a572b8f6db21f55e435fc284ce7666a51">cn78xxp1</a>;
<a name="l09015"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ae3c5e9a6e232aae9dd2ba12243f21e1a">09015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#ae3c5e9a6e232aae9dd2ba12243f21e1a">cnf71xx</a>;
<a name="l09016"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a5be87c7c7195d9bfd885a6457a920f5a">09016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv_1_1cvmx__sli__pcie__msi__rcv__s.html">cvmx_sli_pcie_msi_rcv_s</a>        <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html#a5be87c7c7195d9bfd885a6457a920f5a">cnf75xx</a>;
<a name="l09017"></a>09017 };
<a name="l09018"></a><a class="code" href="cvmx-sli-defs_8h.html#a2f5862b15ca8d6e18389c65502e93b59">09018</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv.html" title="cvmx_sli_pcie_msi_rcv">cvmx_sli_pcie_msi_rcv</a> <a class="code" href="unioncvmx__sli__pcie__msi__rcv.html" title="cvmx_sli_pcie_msi_rcv">cvmx_sli_pcie_msi_rcv_t</a>;
<a name="l09019"></a>09019 <span class="comment"></span>
<a name="l09020"></a>09020 <span class="comment">/**</span>
<a name="l09021"></a>09021 <span class="comment"> * cvmx_sli_pcie_msi_rcv_b1</span>
<a name="l09022"></a>09022 <span class="comment"> *</span>
<a name="l09023"></a>09023 <span class="comment"> * This register is where MSI write operations are directed from the MAC. This register can be</span>
<a name="l09024"></a>09024 <span class="comment"> * used by the PCIe and SRIO MACs.</span>
<a name="l09025"></a>09025 <span class="comment"> */</span>
<a name="l09026"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html">09026</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html" title="cvmx_sli_pcie_msi_rcv_b1">cvmx_sli_pcie_msi_rcv_b1</a> {
<a name="l09027"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a3488a67340c6beec649ecafe3517ae50">09027</a>     uint64_t <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a3488a67340c6beec649ecafe3517ae50">u64</a>;
<a name="l09028"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">09028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a> {
<a name="l09029"></a>09029 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09030"></a>09030 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a117fa6c821828edfd82212502c765fc8">reserved_16_63</a>               : 48;
<a name="l09031"></a>09031     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a16d347f16b07aa9835b30ca87b519733">intr</a>                         : 8;  <span class="comment">/**&lt; A write to this register results in a bit in one of the SLI_MSI_RCVn registers being set.</span>
<a name="l09032"></a>09032 <span class="comment">                                                         Which bit is set depends on what is previously written using SLI_MSI_WR_MAP. If nothing is</span>
<a name="l09033"></a>09033 <span class="comment">                                                         previously written, the bit set is the reset value of the MAP. */</span>
<a name="l09034"></a>09034     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a57728672556dca83bcda72ce875b1e08">reserved_0_7</a>                 : 8;
<a name="l09035"></a>09035 <span class="preprocessor">#else</span>
<a name="l09036"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a57728672556dca83bcda72ce875b1e08">09036</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a57728672556dca83bcda72ce875b1e08">reserved_0_7</a>                 : 8;
<a name="l09037"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a16d347f16b07aa9835b30ca87b519733">09037</a>     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a16d347f16b07aa9835b30ca87b519733">intr</a>                         : 8;
<a name="l09038"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a117fa6c821828edfd82212502c765fc8">09038</a>     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html#a117fa6c821828edfd82212502c765fc8">reserved_16_63</a>               : 48;
<a name="l09039"></a>09039 <span class="preprocessor">#endif</span>
<a name="l09040"></a>09040 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#af7afcd5802077a6a13eb8bc16d7822a2">s</a>;
<a name="l09041"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a9651ce1679218eeb2c44afafe76fe7d7">09041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a9651ce1679218eeb2c44afafe76fe7d7">cn61xx</a>;
<a name="l09042"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#abf74f2173f610c7bf261f47828c77144">09042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#abf74f2173f610c7bf261f47828c77144">cn63xx</a>;
<a name="l09043"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#acb75d7e132334c2fe426a608a979cd5a">09043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#acb75d7e132334c2fe426a608a979cd5a">cn63xxp1</a>;
<a name="l09044"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a9ceaa627a63c9c420aab4c6bc125a5b9">09044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a9ceaa627a63c9c420aab4c6bc125a5b9">cn66xx</a>;
<a name="l09045"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a84f9b668515406207b44393967df650b">09045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a84f9b668515406207b44393967df650b">cn68xx</a>;
<a name="l09046"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#aff8cee9d851e9aa2aff901e8eca89a43">09046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#aff8cee9d851e9aa2aff901e8eca89a43">cn68xxp1</a>;
<a name="l09047"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a4184c882499ec675a5a7114b2805ba7d">09047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a4184c882499ec675a5a7114b2805ba7d">cn70xx</a>;
<a name="l09048"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a5679aeaab889ec0fde523c7dda05664d">09048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a5679aeaab889ec0fde523c7dda05664d">cn70xxp1</a>;
<a name="l09049"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a4f762b455f11392192586addc689716e">09049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a4f762b455f11392192586addc689716e">cn73xx</a>;
<a name="l09050"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#ad0082e8c0f7f9a5fc73814642fcd3c40">09050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#ad0082e8c0f7f9a5fc73814642fcd3c40">cn78xx</a>;
<a name="l09051"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a095cb7ee21ac4e11cc1705ffcf2587ac">09051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a095cb7ee21ac4e11cc1705ffcf2587ac">cn78xxp1</a>;
<a name="l09052"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#ad40634f05f9a4ad009d28382807a1f4e">09052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#ad40634f05f9a4ad009d28382807a1f4e">cnf71xx</a>;
<a name="l09053"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a6d628c387cd2196fad16f81070c13dd7">09053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b1_1_1cvmx__sli__pcie__msi__rcv__b1__s.html">cvmx_sli_pcie_msi_rcv_b1_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html#a6d628c387cd2196fad16f81070c13dd7">cnf75xx</a>;
<a name="l09054"></a>09054 };
<a name="l09055"></a><a class="code" href="cvmx-sli-defs_8h.html#af88e369686867bbe6297a58d71d8c27d">09055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html" title="cvmx_sli_pcie_msi_rcv_b1">cvmx_sli_pcie_msi_rcv_b1</a> <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b1.html" title="cvmx_sli_pcie_msi_rcv_b1">cvmx_sli_pcie_msi_rcv_b1_t</a>;
<a name="l09056"></a>09056 <span class="comment"></span>
<a name="l09057"></a>09057 <span class="comment">/**</span>
<a name="l09058"></a>09058 <span class="comment"> * cvmx_sli_pcie_msi_rcv_b2</span>
<a name="l09059"></a>09059 <span class="comment"> *</span>
<a name="l09060"></a>09060 <span class="comment"> * This register is where MSI write operations are directed from the MAC.  This register can be</span>
<a name="l09061"></a>09061 <span class="comment"> * used by PCIe and SRIO MACs.</span>
<a name="l09062"></a>09062 <span class="comment"> */</span>
<a name="l09063"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html">09063</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html" title="cvmx_sli_pcie_msi_rcv_b2">cvmx_sli_pcie_msi_rcv_b2</a> {
<a name="l09064"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a0b2729e8e9da30683540bd5c44b3d37e">09064</a>     uint64_t <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a0b2729e8e9da30683540bd5c44b3d37e">u64</a>;
<a name="l09065"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">09065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a> {
<a name="l09066"></a>09066 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09067"></a>09067 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a91cd8b85718bd14882307c7c3a456086">reserved_24_63</a>               : 40;
<a name="l09068"></a>09068     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a543be45720dc2a3488f929782dc366ca">intr</a>                         : 8;  <span class="comment">/**&lt; A write to this register results in a bit in one of the SLI_MSI_RCVn registers being set.</span>
<a name="l09069"></a>09069 <span class="comment">                                                         Which bit is set depends on what is previously written using the SLI_MSI_WR_MAP register.</span>
<a name="l09070"></a>09070 <span class="comment">                                                         If nothing is previously written, the bit set is the reset value of the MAP. */</span>
<a name="l09071"></a>09071     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a3fba042d55773ad5da4137cfdb8b7f63">reserved_0_15</a>                : 16;
<a name="l09072"></a>09072 <span class="preprocessor">#else</span>
<a name="l09073"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a3fba042d55773ad5da4137cfdb8b7f63">09073</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a3fba042d55773ad5da4137cfdb8b7f63">reserved_0_15</a>                : 16;
<a name="l09074"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a543be45720dc2a3488f929782dc366ca">09074</a>     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a543be45720dc2a3488f929782dc366ca">intr</a>                         : 8;
<a name="l09075"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a91cd8b85718bd14882307c7c3a456086">09075</a>     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html#a91cd8b85718bd14882307c7c3a456086">reserved_24_63</a>               : 40;
<a name="l09076"></a>09076 <span class="preprocessor">#endif</span>
<a name="l09077"></a>09077 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a04954d84dbacc91403ad56ce7e1c1038">s</a>;
<a name="l09078"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a954c1290b2511d17c3bdd2373643da5d">09078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a954c1290b2511d17c3bdd2373643da5d">cn61xx</a>;
<a name="l09079"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ae8f84dcb7a1ba05c0a6a8e4b2c145ad3">09079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ae8f84dcb7a1ba05c0a6a8e4b2c145ad3">cn63xx</a>;
<a name="l09080"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ae0f9155cf4309bc483e53bab5233bae8">09080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ae0f9155cf4309bc483e53bab5233bae8">cn63xxp1</a>;
<a name="l09081"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a64767f28da8d7a34944c930ba120820c">09081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a64767f28da8d7a34944c930ba120820c">cn66xx</a>;
<a name="l09082"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a5fb5a8f7f3d84d314a7877006169a316">09082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a5fb5a8f7f3d84d314a7877006169a316">cn68xx</a>;
<a name="l09083"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a59b6d20897e166aab0a6fd9819ba2cef">09083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a59b6d20897e166aab0a6fd9819ba2cef">cn68xxp1</a>;
<a name="l09084"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#aaed9c80d06cc2092a32f1b724f5df435">09084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#aaed9c80d06cc2092a32f1b724f5df435">cn70xx</a>;
<a name="l09085"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a2efd602be2ccda5b4e461c5bed3630c5">09085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a2efd602be2ccda5b4e461c5bed3630c5">cn70xxp1</a>;
<a name="l09086"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ac4a656a03af102077959183181fd7b52">09086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ac4a656a03af102077959183181fd7b52">cn73xx</a>;
<a name="l09087"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a795623e1d1099d78baea92322b859f40">09087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#a795623e1d1099d78baea92322b859f40">cn78xx</a>;
<a name="l09088"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#afa0279fbf1a262544f1ba489ea2770ea">09088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#afa0279fbf1a262544f1ba489ea2770ea">cn78xxp1</a>;
<a name="l09089"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ac97651c9552e17ddfbf3a57c1e646c73">09089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ac97651c9552e17ddfbf3a57c1e646c73">cnf71xx</a>;
<a name="l09090"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ab88761f8abbc7568e19faee4a02b48b6">09090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b2_1_1cvmx__sli__pcie__msi__rcv__b2__s.html">cvmx_sli_pcie_msi_rcv_b2_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html#ab88761f8abbc7568e19faee4a02b48b6">cnf75xx</a>;
<a name="l09091"></a>09091 };
<a name="l09092"></a><a class="code" href="cvmx-sli-defs_8h.html#a8980d4749867dbb2414902fe99e51476">09092</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html" title="cvmx_sli_pcie_msi_rcv_b2">cvmx_sli_pcie_msi_rcv_b2</a> <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b2.html" title="cvmx_sli_pcie_msi_rcv_b2">cvmx_sli_pcie_msi_rcv_b2_t</a>;
<a name="l09093"></a>09093 <span class="comment"></span>
<a name="l09094"></a>09094 <span class="comment">/**</span>
<a name="l09095"></a>09095 <span class="comment"> * cvmx_sli_pcie_msi_rcv_b3</span>
<a name="l09096"></a>09096 <span class="comment"> *</span>
<a name="l09097"></a>09097 <span class="comment"> * This register is where MSI write operations are directed from the MAC. This register can be</span>
<a name="l09098"></a>09098 <span class="comment"> * used by PCIe and SRIO MACs.</span>
<a name="l09099"></a>09099 <span class="comment"> */</span>
<a name="l09100"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html">09100</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html" title="cvmx_sli_pcie_msi_rcv_b3">cvmx_sli_pcie_msi_rcv_b3</a> {
<a name="l09101"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a2237405c0ae587f4c5eed7312361533e">09101</a>     uint64_t <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a2237405c0ae587f4c5eed7312361533e">u64</a>;
<a name="l09102"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">09102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a> {
<a name="l09103"></a>09103 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09104"></a>09104 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a944594990ebea352e348e95e349decdd">reserved_32_63</a>               : 32;
<a name="l09105"></a>09105     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a80d07f9a6775067cf9d6f35f6cb733dc">intr</a>                         : 8;  <span class="comment">/**&lt; A write to this register results in a bit in one of the SLI_MSI_RCVn registers being set.</span>
<a name="l09106"></a>09106 <span class="comment">                                                         Which bit is set depends on what is previously written using the SLI_MSI_WR_MAP register.</span>
<a name="l09107"></a>09107 <span class="comment">                                                         If nothing is previously written, the bit set is the reset value of the MAP. */</span>
<a name="l09108"></a>09108     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a45ebf79fb4fd5b441faee16600447be2">reserved_0_23</a>                : 24;
<a name="l09109"></a>09109 <span class="preprocessor">#else</span>
<a name="l09110"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a45ebf79fb4fd5b441faee16600447be2">09110</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a45ebf79fb4fd5b441faee16600447be2">reserved_0_23</a>                : 24;
<a name="l09111"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a80d07f9a6775067cf9d6f35f6cb733dc">09111</a>     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a80d07f9a6775067cf9d6f35f6cb733dc">intr</a>                         : 8;
<a name="l09112"></a><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a944594990ebea352e348e95e349decdd">09112</a>     uint64_t <a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html#a944594990ebea352e348e95e349decdd">reserved_32_63</a>               : 32;
<a name="l09113"></a>09113 <span class="preprocessor">#endif</span>
<a name="l09114"></a>09114 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a6ed734bdfd7bf8bee7a25c1684696747">s</a>;
<a name="l09115"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#ad79b2fa78918097da4b4dcf54a3d3b9d">09115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#ad79b2fa78918097da4b4dcf54a3d3b9d">cn61xx</a>;
<a name="l09116"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a7013ab3ab0bbc8087de597d0bb87c4fe">09116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a7013ab3ab0bbc8087de597d0bb87c4fe">cn63xx</a>;
<a name="l09117"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a46c741efc8b6d0e662859c76a6914f53">09117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a46c741efc8b6d0e662859c76a6914f53">cn63xxp1</a>;
<a name="l09118"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a53baac44ee8a4fc05e6d4783bff611f9">09118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a53baac44ee8a4fc05e6d4783bff611f9">cn66xx</a>;
<a name="l09119"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a5913429604b1bed12977cc07ff330078">09119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a5913429604b1bed12977cc07ff330078">cn68xx</a>;
<a name="l09120"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a002a75b2770c90c95fc82d383b996b04">09120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a002a75b2770c90c95fc82d383b996b04">cn68xxp1</a>;
<a name="l09121"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#af250529809e73cb2e7adda72d02b7d8a">09121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#af250529809e73cb2e7adda72d02b7d8a">cn70xx</a>;
<a name="l09122"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#aae735bee149b2cb86369e88acc9be600">09122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#aae735bee149b2cb86369e88acc9be600">cn70xxp1</a>;
<a name="l09123"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a811235b256bf66aa491d1e7c7086d2f4">09123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a811235b256bf66aa491d1e7c7086d2f4">cn73xx</a>;
<a name="l09124"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#abc981b888a82772913b11b6e5216e37f">09124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#abc981b888a82772913b11b6e5216e37f">cn78xx</a>;
<a name="l09125"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a32999e50fd6f363012cbd46db13053ac">09125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a32999e50fd6f363012cbd46db13053ac">cn78xxp1</a>;
<a name="l09126"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a3e9ea5e2a726cda87e80bcc9b629285e">09126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a3e9ea5e2a726cda87e80bcc9b629285e">cnf71xx</a>;
<a name="l09127"></a><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a20fccd7420c58e90011f02f63a1e6904">09127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pcie__msi__rcv__b3_1_1cvmx__sli__pcie__msi__rcv__b3__s.html">cvmx_sli_pcie_msi_rcv_b3_s</a>     <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html#a20fccd7420c58e90011f02f63a1e6904">cnf75xx</a>;
<a name="l09128"></a>09128 };
<a name="l09129"></a><a class="code" href="cvmx-sli-defs_8h.html#ac2cb9d1aff134bf7374898228b528336">09129</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html" title="cvmx_sli_pcie_msi_rcv_b3">cvmx_sli_pcie_msi_rcv_b3</a> <a class="code" href="unioncvmx__sli__pcie__msi__rcv__b3.html" title="cvmx_sli_pcie_msi_rcv_b3">cvmx_sli_pcie_msi_rcv_b3_t</a>;
<a name="l09130"></a>09130 <span class="comment"></span>
<a name="l09131"></a>09131 <span class="comment">/**</span>
<a name="l09132"></a>09132 <span class="comment"> * cvmx_sli_pkt#_cnts</span>
<a name="l09133"></a>09133 <span class="comment"> *</span>
<a name="l09134"></a>09134 <span class="comment"> * This register contains the counters for output rings.</span>
<a name="l09135"></a>09135 <span class="comment"> *</span>
<a name="l09136"></a>09136 <span class="comment"> */</span>
<a name="l09137"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html">09137</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__cnts.html" title="cvmx_sli_pkt::_cnts">cvmx_sli_pktx_cnts</a> {
<a name="l09138"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a332bfbce49e6c91e0a561e19ae9e9870">09138</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__cnts.html#a332bfbce49e6c91e0a561e19ae9e9870">u64</a>;
<a name="l09139"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html">09139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html">cvmx_sli_pktx_cnts_s</a> {
<a name="l09140"></a>09140 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09141"></a>09141 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#ac1572bcbb9cc7e8c35daca1c62f5d5fc">po_int</a>                       : 1;  <span class="comment">/**&lt; Packet output interrupt bit for the ring. [PO_INT] reads as one whenever:</span>
<a name="l09142"></a>09142 <span class="comment">                                                          * [CNT]   &gt; SLI_PKT()_INT_LEVELS[CNT].</span>
<a name="l09143"></a>09143 <span class="comment">                                                          * Or, [TIMER] &gt; SLI_PKT()_INT_LEVELS[TIME].</span>
<a name="l09144"></a>09144 <span class="comment">                                                         [PO_INT] can cause an MSI-X interrupt for ring, and its [CNT] ([TIMER]) component</span>
<a name="l09145"></a>09145 <span class="comment">                                                         can cause SLI_MAC()_PF()_INT_SUM[PCNT] (SLI_MAC()_PF()_INT_SUM[PTIME]) to</span>
<a name="l09146"></a>09146 <span class="comment">                                                         be set if</span>
<a name="l09147"></a>09147 <span class="comment">                                                         SLI_PKT()_OUTPUT_CONTROL[CENB] (SLI_PKT()_OUTPUT_CONTROL[TENB]) is set.</span>
<a name="l09148"></a>09148 <span class="comment">                                                         SLI_PKT_CNT_INT (SLI_PKT_TIME_INT) shows the [CNT] ([TIMER]) component</span>
<a name="l09149"></a>09149 <span class="comment">                                                         for this and all other rings. See also SLI_PKT_IN_DONE()_CNTS[PO_INT]. */</span>
<a name="l09150"></a>09150     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a5651047772ab350ff360f8f9d0b89695">pi_int</a>                       : 1;  <span class="comment">/**&lt; Packet input interrupt bit for the ring. A copy of SLI_PKT_IN_DONE()_CNTS[PI_INT]. */</span>
<a name="l09151"></a>09151     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a7539033a52ff1aca66159d49e58fa159">mbox_int</a>                     : 1;  <span class="comment">/**&lt; Reads corresponding bit in SLI_PKT()_MBOX_INT. */</span>
<a name="l09152"></a>09152     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a1012e7c36ec530ea517f926e2a620068">resend</a>                       : 1;  <span class="comment">/**&lt; A write of 1 will resend an MSI-X interrupt message if there is a pending interrupt in</span>
<a name="l09153"></a>09153 <span class="comment">                                                         [P0_INT], [PI_INT] or [MBOX_INT] for this ring after the write of [CNT] occurs.</span>
<a name="l09154"></a>09154 <span class="comment">                                                         [RESEND] and [CNT] must be written together with the assumption that the write of</span>
<a name="l09155"></a>09155 <span class="comment">                                                         [CNT] will clear the [PO_INT] interrupt bit. If the write of [CNT] does not cause</span>
<a name="l09156"></a>09156 <span class="comment">                                                         the [CNT] to drop below the thresholds another MSI-X message will be sent.</span>
<a name="l09157"></a>09157 <span class="comment">                                                         The [RESEND] bit will never effect INTA/B/C/D or MSI interrupt. */</span>
<a name="l09158"></a>09158     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a306cd5f5bba4088968a9f84a876e90e8">reserved_54_59</a>               : 6;
<a name="l09159"></a>09159     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a328c4134192e3bb76ec24ef6c1bf36be">timer</a>                        : 22; <span class="comment">/**&lt; Timer, incremented every 1024 coprocessor-clock cycles when [CNT] is</span>
<a name="l09160"></a>09160 <span class="comment">                                                         not zero. The hardware clears both [TIMER] and [PO_INT] when [CNT]</span>
<a name="l09161"></a>09161 <span class="comment">                                                         goes to 0. The first increment of this count can occur between 0 to</span>
<a name="l09162"></a>09162 <span class="comment">                                                         1023 coprocessor-clock cycles after [CNT] becomes nonzero. */</span>
<a name="l09163"></a>09163     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a8de2e5759b0eefd39aa12ce38ca9aaea">cnt</a>                          : 32; <span class="comment">/**&lt; Ring counter. Hardware adds to [CNT] as it sends packets out. On a write</span>
<a name="l09164"></a>09164 <span class="comment">                                                         to this register, hardware subtracts the amount written to the [CNT] field from</span>
<a name="l09165"></a>09165 <span class="comment">                                                         [CNT], which will clear [PO_INT] if [CNT] becomes &lt;= SLI_PKT()_INT_LEVELS[CNT].</span>
<a name="l09166"></a>09166 <span class="comment">                                                         When SLI_PKT()_OUTPUT_CONTROL[BMODE] is clear, the hardware adds 1</span>
<a name="l09167"></a>09167 <span class="comment">                                                         to [CNT] per packet. When SLI_PKT()_OUTPUT_CONTROL[BMODE] is set, the hardware</span>
<a name="l09168"></a>09168 <span class="comment">                                                         adds (packet_length+X) to [CNT] per packet. X is zero when info pointer mode</span>
<a name="l09169"></a>09169 <span class="comment">                                                         is used, 8 when info pointer mode is not used. */</span>
<a name="l09170"></a>09170 <span class="preprocessor">#else</span>
<a name="l09171"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a8de2e5759b0eefd39aa12ce38ca9aaea">09171</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a8de2e5759b0eefd39aa12ce38ca9aaea">cnt</a>                          : 32;
<a name="l09172"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a328c4134192e3bb76ec24ef6c1bf36be">09172</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a328c4134192e3bb76ec24ef6c1bf36be">timer</a>                        : 22;
<a name="l09173"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a306cd5f5bba4088968a9f84a876e90e8">09173</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a306cd5f5bba4088968a9f84a876e90e8">reserved_54_59</a>               : 6;
<a name="l09174"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a1012e7c36ec530ea517f926e2a620068">09174</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a1012e7c36ec530ea517f926e2a620068">resend</a>                       : 1;
<a name="l09175"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a7539033a52ff1aca66159d49e58fa159">09175</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a7539033a52ff1aca66159d49e58fa159">mbox_int</a>                     : 1;
<a name="l09176"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a5651047772ab350ff360f8f9d0b89695">09176</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#a5651047772ab350ff360f8f9d0b89695">pi_int</a>                       : 1;
<a name="l09177"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#ac1572bcbb9cc7e8c35daca1c62f5d5fc">09177</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html#ac1572bcbb9cc7e8c35daca1c62f5d5fc">po_int</a>                       : 1;
<a name="l09178"></a>09178 <span class="preprocessor">#endif</span>
<a name="l09179"></a>09179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__cnts.html#a5f22484082b0986e95605d5d0880fe15">s</a>;
<a name="l09180"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">09180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">cvmx_sli_pktx_cnts_cn61xx</a> {
<a name="l09181"></a>09181 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09182"></a>09182 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#adb133e6b08646bbb904f52b05a5423f1">reserved_54_63</a>               : 10;
<a name="l09183"></a>09183     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#af2431919632cade2ea9b1058512bab01">timer</a>                        : 22; <span class="comment">/**&lt; Timer incremented every 1024 core clocks</span>
<a name="l09184"></a>09184 <span class="comment">                                                         when SLI_PKTS#_CNTS[CNT] is non zero. Field</span>
<a name="l09185"></a>09185 <span class="comment">                                                         cleared when SLI_PKTS#_CNTS[CNT] goes to 0.</span>
<a name="l09186"></a>09186 <span class="comment">                                                         Field is also cleared when SLI_PKT_TIME_INT is</span>
<a name="l09187"></a>09187 <span class="comment">                                                         cleared.</span>
<a name="l09188"></a>09188 <span class="comment">                                                         The first increment of this count can occur</span>
<a name="l09189"></a>09189 <span class="comment">                                                         between 0 to 1023 core clocks. */</span>
<a name="l09190"></a>09190     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#a50de339c965e3ad7f2029e0f3367509d">cnt</a>                          : 32; <span class="comment">/**&lt; ring counter. This field is incremented as</span>
<a name="l09191"></a>09191 <span class="comment">                                                         packets are sent out and decremented in response to</span>
<a name="l09192"></a>09192 <span class="comment">                                                         writes to this field.</span>
<a name="l09193"></a>09193 <span class="comment">                                                         When SLI_PKT_OUT_BMODE is &apos;0&apos; a value of 1 is</span>
<a name="l09194"></a>09194 <span class="comment">                                                         added to the register for each packet, when &apos;1&apos;</span>
<a name="l09195"></a>09195 <span class="comment">                                                         and the info-pointer is NOT used the length of the</span>
<a name="l09196"></a>09196 <span class="comment">                                                         packet plus 8 is added, when &apos;1&apos; and info-pointer</span>
<a name="l09197"></a>09197 <span class="comment">                                                         mode IS used the packet length is added to this</span>
<a name="l09198"></a>09198 <span class="comment">                                                         field. */</span>
<a name="l09199"></a>09199 <span class="preprocessor">#else</span>
<a name="l09200"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#a50de339c965e3ad7f2029e0f3367509d">09200</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#a50de339c965e3ad7f2029e0f3367509d">cnt</a>                          : 32;
<a name="l09201"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#af2431919632cade2ea9b1058512bab01">09201</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#af2431919632cade2ea9b1058512bab01">timer</a>                        : 22;
<a name="l09202"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#adb133e6b08646bbb904f52b05a5423f1">09202</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html#adb133e6b08646bbb904f52b05a5423f1">reserved_54_63</a>               : 10;
<a name="l09203"></a>09203 <span class="preprocessor">#endif</span>
<a name="l09204"></a>09204 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__cnts.html#a17bd290d77866888ac95d2b3c6850204">cn61xx</a>;
<a name="l09205"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#aab55b8a63ddb3da8854a228f3fa03cb1">09205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">cvmx_sli_pktx_cnts_cn61xx</a>      <a class="code" href="unioncvmx__sli__pktx__cnts.html#aab55b8a63ddb3da8854a228f3fa03cb1">cn63xx</a>;
<a name="l09206"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a78be27789cf7b56940863b71a3db6a7b">09206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">cvmx_sli_pktx_cnts_cn61xx</a>      <a class="code" href="unioncvmx__sli__pktx__cnts.html#a78be27789cf7b56940863b71a3db6a7b">cn63xxp1</a>;
<a name="l09207"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a7335461a7e5604ff68c77f8d2812d815">09207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">cvmx_sli_pktx_cnts_cn61xx</a>      <a class="code" href="unioncvmx__sli__pktx__cnts.html#a7335461a7e5604ff68c77f8d2812d815">cn66xx</a>;
<a name="l09208"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a9211812cb49285cb3910225a89a7c9d2">09208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">cvmx_sli_pktx_cnts_cn61xx</a>      <a class="code" href="unioncvmx__sli__pktx__cnts.html#a9211812cb49285cb3910225a89a7c9d2">cn68xx</a>;
<a name="l09209"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a4242ee1c7874ed27e64e2ed01befc52e">09209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">cvmx_sli_pktx_cnts_cn61xx</a>      <a class="code" href="unioncvmx__sli__pktx__cnts.html#a4242ee1c7874ed27e64e2ed01befc52e">cn68xxp1</a>;
<a name="l09210"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html">09210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html">cvmx_sli_pktx_cnts_cn70xx</a> {
<a name="l09211"></a>09211 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09212"></a>09212 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a952123a97cff60a74f473a522330f110">reserved_63_54</a>               : 10;
<a name="l09213"></a>09213     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a99efddac1607c8065453f9180307040a">timer</a>                        : 22; <span class="comment">/**&lt; &quot;Timer incremented every 1024 core clocks</span>
<a name="l09214"></a>09214 <span class="comment">                                                         when SLI_PKTS#_CNTS[CNT] is non zero. Field</span>
<a name="l09215"></a>09215 <span class="comment">                                                         cleared when SLI_PKTS#_CNTS[CNT] goes to 0.</span>
<a name="l09216"></a>09216 <span class="comment">                                                         Field is also cleared when SLI_PKT_TIME_INT is</span>
<a name="l09217"></a>09217 <span class="comment">                                                         cleared.</span>
<a name="l09218"></a>09218 <span class="comment">                                                         The first increment of this count can occur</span>
<a name="l09219"></a>09219 <span class="comment">                                                         between 0 to 1023 core clocks.&quot; */</span>
<a name="l09220"></a>09220     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a88b2f610cd7f4075bd32d1cd77d61f2a">cnt</a>                          : 32; <span class="comment">/**&lt; ring counter. This field is incremented as</span>
<a name="l09221"></a>09221 <span class="comment">                                                         packets are sent out and decremented in response to</span>
<a name="l09222"></a>09222 <span class="comment">                                                         writes to this field.</span>
<a name="l09223"></a>09223 <span class="comment">                                                         When SLI_PKT_OUT_BMODE is &apos;0&apos; a value of 1 is</span>
<a name="l09224"></a>09224 <span class="comment">                                                         added to the register for each packet, when &apos;1&apos;</span>
<a name="l09225"></a>09225 <span class="comment">                                                         and the info-pointer is NOT used the length of the</span>
<a name="l09226"></a>09226 <span class="comment">                                                         packet plus 8 is added, when &apos;1&apos; and info-pointer</span>
<a name="l09227"></a>09227 <span class="comment">                                                         mode IS used the packet length is added to this</span>
<a name="l09228"></a>09228 <span class="comment">                                                         field. */</span>
<a name="l09229"></a>09229 <span class="preprocessor">#else</span>
<a name="l09230"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a88b2f610cd7f4075bd32d1cd77d61f2a">09230</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a88b2f610cd7f4075bd32d1cd77d61f2a">cnt</a>                          : 32;
<a name="l09231"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a99efddac1607c8065453f9180307040a">09231</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a99efddac1607c8065453f9180307040a">timer</a>                        : 22;
<a name="l09232"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a952123a97cff60a74f473a522330f110">09232</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html#a952123a97cff60a74f473a522330f110">reserved_63_54</a>               : 10;
<a name="l09233"></a>09233 <span class="preprocessor">#endif</span>
<a name="l09234"></a>09234 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__cnts.html#aaf1174b81fc1fca7a4e2186a5d050f90">cn70xx</a>;
<a name="l09235"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a4faa1b818dde2ac854c90b51a5c3ae7e">09235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn70xx.html">cvmx_sli_pktx_cnts_cn70xx</a>      <a class="code" href="unioncvmx__sli__pktx__cnts.html#a4faa1b818dde2ac854c90b51a5c3ae7e">cn70xxp1</a>;
<a name="l09236"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a9583324c7b06d028330022d052a3d2d7">09236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html">cvmx_sli_pktx_cnts_s</a>           <a class="code" href="unioncvmx__sli__pktx__cnts.html#a9583324c7b06d028330022d052a3d2d7">cn73xx</a>;
<a name="l09237"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a53d482caf74faef1832233600ce3fb68">09237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html">cvmx_sli_pktx_cnts_s</a>           <a class="code" href="unioncvmx__sli__pktx__cnts.html#a53d482caf74faef1832233600ce3fb68">cn78xx</a>;
<a name="l09238"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html">09238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html">cvmx_sli_pktx_cnts_cn78xxp1</a> {
<a name="l09239"></a>09239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09240"></a>09240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a8fe59f95b4a2439c39a404963502c0fa">po_int</a>                       : 1;  <span class="comment">/**&lt; Packet output interrupt bit for the ring (i). [PO_INT] reads as one whenever:</span>
<a name="l09241"></a>09241 <span class="comment">                                                          * [CNT]   &gt; SLI_PKT(i)_INT_LEVELS[CNT], or</span>
<a name="l09242"></a>09242 <span class="comment">                                                          * [TIMER] &gt; SLI_PKT(i)_INT_LEVELS[TIME]</span>
<a name="l09243"></a>09243 <span class="comment">                                                         [PO_INT] can cause an MSI-X interrupt for ring i, and its [CNT] ([TIMER]) component</span>
<a name="l09244"></a>09244 <span class="comment">                                                         can cause SLI_INT_SUM[PCNT] (SLI_INT_SUM[PTIME]) to be set if</span>
<a name="l09245"></a>09245 <span class="comment">                                                         SLI_PKT(i)_OUTPUT_CONTROL[CENB] (SLI_PKT(i)_OUTPUT_CONTROL[TENB]) is set.</span>
<a name="l09246"></a>09246 <span class="comment">                                                         SLI_PKT_CNT_INT (SLI_PKT_TIME_INT) shows the [CNT] ([TIMER]) component</span>
<a name="l09247"></a>09247 <span class="comment">                                                         for this and all other rings. See also SLI_PKT_IN_DONE(i)_CNTS[PO_INT]. */</span>
<a name="l09248"></a>09248     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#ab30b824d5e7a832d063403581051beb9">pi_int</a>                       : 1;  <span class="comment">/**&lt; Packet input interrupt bit for the ring. A copy of SLI_PKT_IN_DONE(0..63)_CNTS[PI_INT]. */</span>
<a name="l09249"></a>09249     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#ad0a9f20d7ecff83fae1ae60f4de17f21">reserved_61_54</a>               : 8;
<a name="l09250"></a>09250     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a14fd8fd7ebb0636513ff15ad2554bfb9">timer</a>                        : 22; <span class="comment">/**&lt; Timer, incremented every 1024 coprocessor-clock cycles when [CNT] is</span>
<a name="l09251"></a>09251 <span class="comment">                                                         not zero. The hardware clears both [TIMER] and [PO_INT] when [CNT]</span>
<a name="l09252"></a>09252 <span class="comment">                                                         goes to 0. The first increment of this count can occur between 0 to</span>
<a name="l09253"></a>09253 <span class="comment">                                                         1023 coprocessor-clock cycles after [CNT] becomes nonzero. */</span>
<a name="l09254"></a>09254     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a0270c9952af78aa0b87cfe46e0c34ccb">cnt</a>                          : 32; <span class="comment">/**&lt; Ring counter. Hardware adds to [CNT] as it sends packets out. On a write</span>
<a name="l09255"></a>09255 <span class="comment">                                                         to this register, hardware subtracts the amount written to the [CNT] field from</span>
<a name="l09256"></a>09256 <span class="comment">                                                         [CNT], which will clear [PO_INT] if [CNT] becomes &lt;= SLI_PKT(i)_INT_LEVELS[CNT].</span>
<a name="l09257"></a>09257 <span class="comment">                                                         When SLI_PKT()_OUTPUT_CONTROL[BMODE] is clear, the hardware adds 1</span>
<a name="l09258"></a>09258 <span class="comment">                                                         to [CNT] per packet. When SLI_PKT()_OUTPUT_CONTROL[BMODE] is set, the hardware</span>
<a name="l09259"></a>09259 <span class="comment">                                                         adds (packet_length+X) to [CNT] per packet. X is zero when info pointer mode</span>
<a name="l09260"></a>09260 <span class="comment">                                                         is used, 8 when info pointer mode is not used. */</span>
<a name="l09261"></a>09261 <span class="preprocessor">#else</span>
<a name="l09262"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a0270c9952af78aa0b87cfe46e0c34ccb">09262</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a0270c9952af78aa0b87cfe46e0c34ccb">cnt</a>                          : 32;
<a name="l09263"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a14fd8fd7ebb0636513ff15ad2554bfb9">09263</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a14fd8fd7ebb0636513ff15ad2554bfb9">timer</a>                        : 22;
<a name="l09264"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#ad0a9f20d7ecff83fae1ae60f4de17f21">09264</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#ad0a9f20d7ecff83fae1ae60f4de17f21">reserved_61_54</a>               : 8;
<a name="l09265"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#ab30b824d5e7a832d063403581051beb9">09265</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#ab30b824d5e7a832d063403581051beb9">pi_int</a>                       : 1;
<a name="l09266"></a><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a8fe59f95b4a2439c39a404963502c0fa">09266</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn78xxp1.html#a8fe59f95b4a2439c39a404963502c0fa">po_int</a>                       : 1;
<a name="l09267"></a>09267 <span class="preprocessor">#endif</span>
<a name="l09268"></a>09268 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__cnts.html#ab76d40ca6a2793cf33fa93020807d335">cn78xxp1</a>;
<a name="l09269"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#ae60841dddbd284b43ea9f00359db0413">09269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__cn61xx.html">cvmx_sli_pktx_cnts_cn61xx</a>      <a class="code" href="unioncvmx__sli__pktx__cnts.html#ae60841dddbd284b43ea9f00359db0413">cnf71xx</a>;
<a name="l09270"></a><a class="code" href="unioncvmx__sli__pktx__cnts.html#a03a5cfdcff775411dcf946cb6a454962">09270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__cnts_1_1cvmx__sli__pktx__cnts__s.html">cvmx_sli_pktx_cnts_s</a>           <a class="code" href="unioncvmx__sli__pktx__cnts.html#a03a5cfdcff775411dcf946cb6a454962">cnf75xx</a>;
<a name="l09271"></a>09271 };
<a name="l09272"></a><a class="code" href="cvmx-sli-defs_8h.html#acc06cb5371acb260a60282d2fae37945">09272</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__cnts.html" title="cvmx_sli_pkt::_cnts">cvmx_sli_pktx_cnts</a> <a class="code" href="unioncvmx__sli__pktx__cnts.html" title="cvmx_sli_pkt::_cnts">cvmx_sli_pktx_cnts_t</a>;
<a name="l09273"></a>09273 <span class="comment"></span>
<a name="l09274"></a>09274 <span class="comment">/**</span>
<a name="l09275"></a>09275 <span class="comment"> * cvmx_sli_pkt#_error_info</span>
<a name="l09276"></a>09276 <span class="comment"> *</span>
<a name="l09277"></a>09277 <span class="comment"> * The fields in this register are set when an error conditions occur and can be cleared.</span>
<a name="l09278"></a>09278 <span class="comment"> * These fields are for information purpose only and do NOT generate interrupts.</span>
<a name="l09279"></a>09279 <span class="comment"> */</span>
<a name="l09280"></a><a class="code" href="unioncvmx__sli__pktx__error__info.html">09280</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__error__info.html" title="cvmx_sli_pkt::_error_info">cvmx_sli_pktx_error_info</a> {
<a name="l09281"></a><a class="code" href="unioncvmx__sli__pktx__error__info.html#a4d296cdf66b12846832a25589fe2fde6">09281</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__error__info.html#a4d296cdf66b12846832a25589fe2fde6">u64</a>;
<a name="l09282"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html">09282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html">cvmx_sli_pktx_error_info_s</a> {
<a name="l09283"></a>09283 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09284"></a>09284 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aa4007424a6b84f0eeaa387cd9f96f52d">reserved_8_63</a>                : 56;
<a name="l09285"></a>09285     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aca2090802caa696267274d4ec84b5e6b">osize_err</a>                    : 1;  <span class="comment">/**&lt; A VF created a bad instruction that caused a gather inbound packet to exceed</span>
<a name="l09286"></a>09286 <span class="comment">                                                         64K bytes. */</span>
<a name="l09287"></a>09287     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aa26ab487f529a5e72e3f9c3a73beff6c">nobdell_err</a>                  : 1;  <span class="comment">/**&lt; A VF has no slists doorbell pointers for an outbound packet that is ready</span>
<a name="l09288"></a>09288 <span class="comment">                                                         to be sent. */</span>
<a name="l09289"></a>09289     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a004937a7c995e887995cd49cd800f41a">pins_err</a>                     : 1;  <span class="comment">/**&lt; Packet instruction read error. When a read error occurs on a packet instruction, this bit</span>
<a name="l09290"></a>09290 <span class="comment">                                                         is set. */</span>
<a name="l09291"></a>09291     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a5f9d50bdcc4bfd9287486f74f2eeccd5">pop_err</a>                      : 1;  <span class="comment">/**&lt; Packet scatter pointer pair error. When a read error occurs on a packet scatter pointer</span>
<a name="l09292"></a>09292 <span class="comment">                                                         pair, this bit is set. */</span>
<a name="l09293"></a>09293     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a0e5f41dad0a8702572394c22cc083b75">pdi_err</a>                      : 1;  <span class="comment">/**&lt; Packet data read error. When a read error occurs on a packet data read, this bit is set. */</span>
<a name="l09294"></a>09294     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aca5696f2c3ae377b4420fa43eb1a3335">pgl_err</a>                      : 1;  <span class="comment">/**&lt; Packet gather list read error. When a read error occurs on a packet gather list read, this</span>
<a name="l09295"></a>09295 <span class="comment">                                                         bit is set. */</span>
<a name="l09296"></a>09296     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a6228e3269f71cbb2b4246edf322adc99">psldbof</a>                      : 1;  <span class="comment">/**&lt; Packet scatter list doorbell count overflowed. Which doorbell can be found in</span>
<a name="l09297"></a>09297 <span class="comment">                                                         DPI_PINT_INFO[PSLDBOF]. */</span>
<a name="l09298"></a>09298     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a74a454492b63d3c3f74450a64d7141d2">pidbof</a>                       : 1;  <span class="comment">/**&lt; Packet instruction doorbell count overflowed. Which doorbell can be found in</span>
<a name="l09299"></a>09299 <span class="comment">                                                         DPI_PINT_INFO[PIDBOF]. */</span>
<a name="l09300"></a>09300 <span class="preprocessor">#else</span>
<a name="l09301"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a74a454492b63d3c3f74450a64d7141d2">09301</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a74a454492b63d3c3f74450a64d7141d2">pidbof</a>                       : 1;
<a name="l09302"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a6228e3269f71cbb2b4246edf322adc99">09302</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a6228e3269f71cbb2b4246edf322adc99">psldbof</a>                      : 1;
<a name="l09303"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aca5696f2c3ae377b4420fa43eb1a3335">09303</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aca5696f2c3ae377b4420fa43eb1a3335">pgl_err</a>                      : 1;
<a name="l09304"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a0e5f41dad0a8702572394c22cc083b75">09304</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a0e5f41dad0a8702572394c22cc083b75">pdi_err</a>                      : 1;
<a name="l09305"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a5f9d50bdcc4bfd9287486f74f2eeccd5">09305</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a5f9d50bdcc4bfd9287486f74f2eeccd5">pop_err</a>                      : 1;
<a name="l09306"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a004937a7c995e887995cd49cd800f41a">09306</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#a004937a7c995e887995cd49cd800f41a">pins_err</a>                     : 1;
<a name="l09307"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aa26ab487f529a5e72e3f9c3a73beff6c">09307</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aa26ab487f529a5e72e3f9c3a73beff6c">nobdell_err</a>                  : 1;
<a name="l09308"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aca2090802caa696267274d4ec84b5e6b">09308</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aca2090802caa696267274d4ec84b5e6b">osize_err</a>                    : 1;
<a name="l09309"></a><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aa4007424a6b84f0eeaa387cd9f96f52d">09309</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html#aa4007424a6b84f0eeaa387cd9f96f52d">reserved_8_63</a>                : 56;
<a name="l09310"></a>09310 <span class="preprocessor">#endif</span>
<a name="l09311"></a>09311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__error__info.html#ab20f98ce7db2a93af4e239b89d7cffea">s</a>;
<a name="l09312"></a><a class="code" href="unioncvmx__sli__pktx__error__info.html#a8f4d7b18af224e38ab7a5a0f48711364">09312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html">cvmx_sli_pktx_error_info_s</a>     <a class="code" href="unioncvmx__sli__pktx__error__info.html#a8f4d7b18af224e38ab7a5a0f48711364">cn73xx</a>;
<a name="l09313"></a><a class="code" href="unioncvmx__sli__pktx__error__info.html#a645203947165518617795f3105c7632f">09313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html">cvmx_sli_pktx_error_info_s</a>     <a class="code" href="unioncvmx__sli__pktx__error__info.html#a645203947165518617795f3105c7632f">cn78xx</a>;
<a name="l09314"></a><a class="code" href="unioncvmx__sli__pktx__error__info.html#a2500c80cc5d5d00d182a9a19c4ed12c0">09314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__error__info_1_1cvmx__sli__pktx__error__info__s.html">cvmx_sli_pktx_error_info_s</a>     <a class="code" href="unioncvmx__sli__pktx__error__info.html#a2500c80cc5d5d00d182a9a19c4ed12c0">cnf75xx</a>;
<a name="l09315"></a>09315 };
<a name="l09316"></a><a class="code" href="cvmx-sli-defs_8h.html#a017606f9102b7710b1223901f924b815">09316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__error__info.html" title="cvmx_sli_pkt::_error_info">cvmx_sli_pktx_error_info</a> <a class="code" href="unioncvmx__sli__pktx__error__info.html" title="cvmx_sli_pkt::_error_info">cvmx_sli_pktx_error_info_t</a>;
<a name="l09317"></a>09317 <span class="comment"></span>
<a name="l09318"></a>09318 <span class="comment">/**</span>
<a name="l09319"></a>09319 <span class="comment"> * cvmx_sli_pkt#_in_bp</span>
<a name="l09320"></a>09320 <span class="comment"> *</span>
<a name="l09321"></a>09321 <span class="comment"> * &quot;SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure</span>
<a name="l09322"></a>09322 <span class="comment"> * The counters and thresholds for input packets to apply backpressure to processing of the</span>
<a name="l09323"></a>09323 <span class="comment"> * packets.&quot;</span>
<a name="l09324"></a>09324 <span class="comment"> */</span>
<a name="l09325"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html">09325</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__in__bp.html" title="cvmx_sli_pkt::_in_bp">cvmx_sli_pktx_in_bp</a> {
<a name="l09326"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#a8de4be60378cdcea1e7f8ff58e79f8e1">09326</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__in__bp.html#a8de4be60378cdcea1e7f8ff58e79f8e1">u64</a>;
<a name="l09327"></a><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">09327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a> {
<a name="l09328"></a>09328 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09329"></a>09329 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html#ab7b8c8b89b1aa416d5d4029b036381c8">wmark</a>                        : 32; <span class="comment">/**&lt; When CNT is greater than this threshold no more</span>
<a name="l09330"></a>09330 <span class="comment">                                                         packets will be processed for this ring.</span>
<a name="l09331"></a>09331 <span class="comment">                                                         When writing this field of the SLI_PKT#_IN_BP</span>
<a name="l09332"></a>09332 <span class="comment">                                                         register, use a 4-byte write so as to not write</span>
<a name="l09333"></a>09333 <span class="comment">                                                         any other field of this register. */</span>
<a name="l09334"></a>09334     uint64_t <a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html#a1f56f9bc4666d5223278ec8168d5336d">cnt</a>                          : 32; <span class="comment">/**&lt; ring counter. This field is incremented by one</span>
<a name="l09335"></a>09335 <span class="comment">                                                         whenever OCTEON receives, buffers, and creates a</span>
<a name="l09336"></a>09336 <span class="comment">                                                         work queue entry for a packet that arrives by the</span>
<a name="l09337"></a>09337 <span class="comment">                                                         cooresponding input ring. A write to this field</span>
<a name="l09338"></a>09338 <span class="comment">                                                         will be subtracted from the field value.</span>
<a name="l09339"></a>09339 <span class="comment">                                                         When writing this field of the SLI_PKT#_IN_BP</span>
<a name="l09340"></a>09340 <span class="comment">                                                         register, use a 4-byte write so as to not write</span>
<a name="l09341"></a>09341 <span class="comment">                                                         any other field of this register. */</span>
<a name="l09342"></a>09342 <span class="preprocessor">#else</span>
<a name="l09343"></a><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html#a1f56f9bc4666d5223278ec8168d5336d">09343</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html#a1f56f9bc4666d5223278ec8168d5336d">cnt</a>                          : 32;
<a name="l09344"></a><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html#ab7b8c8b89b1aa416d5d4029b036381c8">09344</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html#ab7b8c8b89b1aa416d5d4029b036381c8">wmark</a>                        : 32;
<a name="l09345"></a>09345 <span class="preprocessor">#endif</span>
<a name="l09346"></a>09346 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__in__bp.html#a1140901d240207b00a111e50e66d789b">s</a>;
<a name="l09347"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#aee7a4821b7aa0fd8aee9fa974914813c">09347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a>          <a class="code" href="unioncvmx__sli__pktx__in__bp.html#aee7a4821b7aa0fd8aee9fa974914813c">cn61xx</a>;
<a name="l09348"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#a1f3b5578f613c7f080f8bbd47071d958">09348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a>          <a class="code" href="unioncvmx__sli__pktx__in__bp.html#a1f3b5578f613c7f080f8bbd47071d958">cn63xx</a>;
<a name="l09349"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#a3a9f7bb16e51d301d209a05ab3fa5a71">09349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a>          <a class="code" href="unioncvmx__sli__pktx__in__bp.html#a3a9f7bb16e51d301d209a05ab3fa5a71">cn63xxp1</a>;
<a name="l09350"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#abf167f6b6ddfa757310b806e36bbd5cf">09350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a>          <a class="code" href="unioncvmx__sli__pktx__in__bp.html#abf167f6b6ddfa757310b806e36bbd5cf">cn66xx</a>;
<a name="l09351"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#af904df55a805bcbe8ba5ea4d8e95ca6b">09351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a>          <a class="code" href="unioncvmx__sli__pktx__in__bp.html#af904df55a805bcbe8ba5ea4d8e95ca6b">cn70xx</a>;
<a name="l09352"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#a34273d25cc5c1a4088d241e9c7c3e528">09352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a>          <a class="code" href="unioncvmx__sli__pktx__in__bp.html#a34273d25cc5c1a4088d241e9c7c3e528">cn70xxp1</a>;
<a name="l09353"></a><a class="code" href="unioncvmx__sli__pktx__in__bp.html#a10ed5209732bf5207ac5e3b522f8e386">09353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__in__bp_1_1cvmx__sli__pktx__in__bp__s.html">cvmx_sli_pktx_in_bp_s</a>          <a class="code" href="unioncvmx__sli__pktx__in__bp.html#a10ed5209732bf5207ac5e3b522f8e386">cnf71xx</a>;
<a name="l09354"></a>09354 };
<a name="l09355"></a><a class="code" href="cvmx-sli-defs_8h.html#aa94a4cbc9f6ace01c6a9de0c70fc46e6">09355</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__in__bp.html" title="cvmx_sli_pkt::_in_bp">cvmx_sli_pktx_in_bp</a> <a class="code" href="unioncvmx__sli__pktx__in__bp.html" title="cvmx_sli_pkt::_in_bp">cvmx_sli_pktx_in_bp_t</a>;
<a name="l09356"></a>09356 <span class="comment"></span>
<a name="l09357"></a>09357 <span class="comment">/**</span>
<a name="l09358"></a>09358 <span class="comment"> * cvmx_sli_pkt#_input_control</span>
<a name="l09359"></a>09359 <span class="comment"> *</span>
<a name="l09360"></a>09360 <span class="comment"> * This register is the control for read operations for gather list and instructions.</span>
<a name="l09361"></a>09361 <span class="comment"> *</span>
<a name="l09362"></a>09362 <span class="comment"> */</span>
<a name="l09363"></a><a class="code" href="unioncvmx__sli__pktx__input__control.html">09363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__input__control.html" title="cvmx_sli_pkt::_input_control">cvmx_sli_pktx_input_control</a> {
<a name="l09364"></a><a class="code" href="unioncvmx__sli__pktx__input__control.html#a22641a3343a480ae8488cea3d61ac38f">09364</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__input__control.html#a22641a3343a480ae8488cea3d61ac38f">u64</a>;
<a name="l09365"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html">09365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html">cvmx_sli_pktx_input_control_s</a> {
<a name="l09366"></a>09366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09367"></a>09367 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a80e8e44a9a2bf7dbf3276288ad7a6fd7">reserved_55_63</a>               : 9;
<a name="l09368"></a>09368     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ae71073dd81a08bc4f0287bcfaf0989aa">rpvf</a>                         : 7;  <span class="comment">/**&lt; The number of rings assigned to this VF.</span>
<a name="l09369"></a>09369 <span class="comment">                                                         Read only copy of SLI_PKT_MAC()_PF()_RINFO[RPVF] */</span>
<a name="l09370"></a>09370     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ab916eae1dfbfbd20f9c08265b44b656a">reserved_31_47</a>               : 17;
<a name="l09371"></a>09371     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0a06d6551818f1c718ed968f64aae508">mac_num</a>                      : 2;  <span class="comment">/**&lt; The MAC (PEM) that the physical function belongs to. Enumerated by SLI_PORT_E.</span>
<a name="l09372"></a>09372 <span class="comment">                                                         [MAC_NUM] is RO when accessed via BAR0 of a virtual function, and R/W otherwise.</span>
<a name="l09373"></a>09373 <span class="comment">                                                         [MAC_NUM] applies to the ring pair, which includes both this input</span>
<a name="l09374"></a>09374 <span class="comment">                                                         ring and to the output ring of the same index. */</span>
<a name="l09375"></a>09375     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a956fec7be53d1734509ff0d8be020dc3">quiet</a>                        : 1;  <span class="comment">/**&lt; Asserted after a ring has gone into reset and the ring has met the conditions</span>
<a name="l09376"></a>09376 <span class="comment">                                                         of SLI_PKT_GBL_CONTROL[QTIME]. */</span>
<a name="l09377"></a>09377     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a1608c7b4fd8cc5f92d7ac8d2ccedd6d9">reserved_27_27</a>               : 1;
<a name="l09378"></a>09378     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a2a16593e5583824b1b468f6d51d9810f">rdsize</a>                       : 2;  <span class="comment">/**&lt; Number of instructions to be read in one MAC read request. Two-bit values are:</span>
<a name="l09379"></a>09379 <span class="comment">                                                         0x0 = 1 instruction.</span>
<a name="l09380"></a>09380 <span class="comment">                                                         0x1 = 2 instructions.</span>
<a name="l09381"></a>09381 <span class="comment">                                                         0x2 = 3 instructions.</span>
<a name="l09382"></a>09382 <span class="comment">                                                         0x3 = 4 instructions. */</span>
<a name="l09383"></a>09383     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a120687f1b99f7664ecacd110e30b2468">is_64b</a>                       : 1;  <span class="comment">/**&lt; When IS_64B=1, instruction input ring i uses 64B versus 32B. */</span>
<a name="l09384"></a>09384     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a044df38c449491d3936692c2478aa540">rst</a>                          : 1;  <span class="comment">/**&lt; Packet reset. When [RST]=1, the rings are in reset. [RST] can be set</span>
<a name="l09385"></a>09385 <span class="comment">                                                         by software writing a 1 to the field, by hardware upon receipt of an</span>
<a name="l09386"></a>09386 <span class="comment">                                                         FLR to an associated function, or by hardware when it receives an error</span>
<a name="l09387"></a>09387 <span class="comment">                                                         response for a read associated with the rings.</span>
<a name="l09388"></a>09388 <span class="comment">                                                         [RST] applies to both this input ring and to the output ring of the same</span>
<a name="l09389"></a>09389 <span class="comment">                                                         index.</span>
<a name="l09390"></a>09390 <span class="comment">                                                         Software must not clear [RST] from 1-&gt;0 until the [QUIET] bit is a 1.</span>
<a name="l09391"></a>09391 <span class="comment">                                                         A ring reset may clear all state associated with the input and</span>
<a name="l09392"></a>09392 <span class="comment">                                                         output rings, so software must completely re-initialize both</span>
<a name="l09393"></a>09393 <span class="comment">                                                         before reusing them.</span>
<a name="l09394"></a>09394 <span class="comment">                                                         See also SLI_PKT_RING_RST[RST]. */</span>
<a name="l09395"></a>09395     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ae9cb8d1a2e7a4cc88cd49ff1b54fa19b">enb</a>                          : 1;  <span class="comment">/**&lt; Enable for the input ring i. Whenever [RST] is set, hardware forces</span>
<a name="l09396"></a>09396 <span class="comment">                                                         [ENB] clear.  Software can only write [ENB] to 1.  [ENB] can only be cleared</span>
<a name="l09397"></a>09397 <span class="comment">                                                         only by writing SLI_PKT()_INPUT_CONTROL[RST].  Once [ENB] is cleared software can</span>
<a name="l09398"></a>09398 <span class="comment">                                                         only write [ENB] to a 1 once [QUIET] is a 1.</span>
<a name="l09399"></a>09399 <span class="comment">                                                         In the PF, [ENB] is also SLI_PKT_INSTR_ENB&lt;i&gt;. */</span>
<a name="l09400"></a>09400     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a290055779bad9119862069f819dc360c">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; Not used by hardware, but may be cleared by hardware when [RST] is set. */</span>
<a name="l09401"></a>09401     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a69dfd95684608fd49fc85e49969668a9">d_nsr</a>                        : 1;  <span class="comment">/**&lt; If [USE_CSR]=1 (DPTR Format 0), [D_NSR] is ADDRTYPE&lt;1&gt; for First Direct and</span>
<a name="l09402"></a>09402 <span class="comment">                                                         Gather DPTR reads. ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe.</span>
<a name="l09403"></a>09403 <span class="comment">                                                         ADDRTYPE&lt;1&gt; helps select an SRIO()_S2M_TYPE() entry with sRIO.</span>
<a name="l09404"></a>09404 <span class="comment">                                                         If [USE_CSR]=0 (DPTR Format 1), [D_NSR] is MACADD&lt;61&gt; for First Direct and</span>
<a name="l09405"></a>09405 <span class="comment">                                                         Gather DPTR reads. (ADDRTYPE&lt;1&gt; comes from DPTR&lt;61&gt; in these cases when</span>
<a name="l09406"></a>09406 <span class="comment">                                                         [USE_CSR]=0.) */</span>
<a name="l09407"></a>09407     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a1b34ed869a20188d8c33a39ddd40a139">d_esr</a>                        : 2;  <span class="comment">/**&lt; If [USE_CSR]=1 (DPTR Format 0), [D_ESR] is ES&lt;1:0&gt; for First Direct and Gather</span>
<a name="l09408"></a>09408 <span class="comment">                                                         DPTR reads. ES&lt;1:0&gt; is the endian-swap attribute for these MAC memory space</span>
<a name="l09409"></a>09409 <span class="comment">                                                         reads. Enumerated by SLI_ENDIANSWAP_E.</span>
<a name="l09410"></a>09410 <span class="comment">                                                         If [USE_CSR]=0 (DPTR Format 1), [D_NSR] is MACADD&lt;63:62&gt; for First Direct and</span>
<a name="l09411"></a>09411 <span class="comment">                                                         Gather DPTR reads. (ES&lt;1:0&gt; comes from DPTR&lt;63:62&gt; in these cases when</span>
<a name="l09412"></a>09412 <span class="comment">                                                         [USE_CSR]=0.) */</span>
<a name="l09413"></a>09413     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a018002c20958a7b5179309ed5522d27c">d_ror</a>                        : 1;  <span class="comment">/**&lt; If [USE_CSR]=1 (DPTR Format 0), [D_ROR] is ADDRTYPE&lt;0&gt; for First Direct and</span>
<a name="l09414"></a>09414 <span class="comment">                                                         Gather DPTR reads. ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe. It helps</span>
<a name="l09415"></a>09415 <span class="comment">                                                         select an SRIO()_S2M_TYPE() entry with sRIO.</span>
<a name="l09416"></a>09416 <span class="comment">                                                         If [USE_CSR]=0 (DPTR Format 1), [D_NSR] is MACADD&lt;60&gt; for First Direct and</span>
<a name="l09417"></a>09417 <span class="comment">                                                         Gather DPTR reads. (ADDRTYPE&lt;0&gt; comes from DPTR&lt;60&gt; in these cases when</span>
<a name="l09418"></a>09418 <span class="comment">                                                         [USE_CSR]=0.) */</span>
<a name="l09419"></a>09419     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a3fb48c242559f147044a6f24ba19cb57">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set to 1, [D_ROR], [D_ESR], and [D_NSR] are used for ROR, ESR, and NSR,</span>
<a name="l09420"></a>09420 <span class="comment">                                                         respectively.</span>
<a name="l09421"></a>09421 <span class="comment">                                                         (DPTR Format 0) When clear to 0, &lt;63:60&gt; from a First Direct or Gather DPTR are</span>
<a name="l09422"></a>09422 <span class="comment">                                                         used.</span>
<a name="l09423"></a>09423 <span class="comment">                                                         (DPTR Format 1) The bits not used for ROR, ESR, and NSR become bits &lt;63:60&gt; of</span>
<a name="l09424"></a>09424 <span class="comment">                                                         the address used to fetch packet data. */</span>
<a name="l09425"></a>09425     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0bef15b0ffc53cbbd2e8aa4a1ebefcc8">nsr</a>                          : 1;  <span class="comment">/**&lt; [NSR] is ADDRTYPE&lt;1&gt; for input instruction reads (from</span>
<a name="l09426"></a>09426 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads. ADDRTYPE&lt;1&gt;</span>
<a name="l09427"></a>09427 <span class="comment">                                                         is the no-snoop attribute for PCIe.</span>
<a name="l09428"></a>09428 <span class="comment">                                                         [NSR] helps select an SRIO()_S2M_TYPE() entry with sRIO. */</span>
<a name="l09429"></a>09429     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0e4c17951ae8958e2daaf8a4c38bdb0c">esr</a>                          : 2;  <span class="comment">/**&lt; [ESR] is ES&lt;1:0&gt; for input instruction reads (from</span>
<a name="l09430"></a>09430 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads. ES&lt;1:0&gt; is</span>
<a name="l09431"></a>09431 <span class="comment">                                                         the endian-swap attribute for these MAC memory space reads.</span>
<a name="l09432"></a>09432 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l09433"></a>09433     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ab66380d6de2a49729b540d9b9611c5d7">ror</a>                          : 1;  <span class="comment">/**&lt; [ROR] is ADDRTYPE&lt;0&gt; for input instruction reads (from</span>
<a name="l09434"></a>09434 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads.</span>
<a name="l09435"></a>09435 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe.</span>
<a name="l09436"></a>09436 <span class="comment">                                                         It helps select an SRIO()_S2M_TYPE() entry with sRIO. */</span>
<a name="l09437"></a>09437 <span class="preprocessor">#else</span>
<a name="l09438"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ab66380d6de2a49729b540d9b9611c5d7">09438</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ab66380d6de2a49729b540d9b9611c5d7">ror</a>                          : 1;
<a name="l09439"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0e4c17951ae8958e2daaf8a4c38bdb0c">09439</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0e4c17951ae8958e2daaf8a4c38bdb0c">esr</a>                          : 2;
<a name="l09440"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0bef15b0ffc53cbbd2e8aa4a1ebefcc8">09440</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0bef15b0ffc53cbbd2e8aa4a1ebefcc8">nsr</a>                          : 1;
<a name="l09441"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a3fb48c242559f147044a6f24ba19cb57">09441</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a3fb48c242559f147044a6f24ba19cb57">use_csr</a>                      : 1;
<a name="l09442"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a018002c20958a7b5179309ed5522d27c">09442</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a018002c20958a7b5179309ed5522d27c">d_ror</a>                        : 1;
<a name="l09443"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a1b34ed869a20188d8c33a39ddd40a139">09443</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a1b34ed869a20188d8c33a39ddd40a139">d_esr</a>                        : 2;
<a name="l09444"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a69dfd95684608fd49fc85e49969668a9">09444</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a69dfd95684608fd49fc85e49969668a9">d_nsr</a>                        : 1;
<a name="l09445"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a290055779bad9119862069f819dc360c">09445</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a290055779bad9119862069f819dc360c">pbp_dhi</a>                      : 13;
<a name="l09446"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ae9cb8d1a2e7a4cc88cd49ff1b54fa19b">09446</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ae9cb8d1a2e7a4cc88cd49ff1b54fa19b">enb</a>                          : 1;
<a name="l09447"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a044df38c449491d3936692c2478aa540">09447</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a044df38c449491d3936692c2478aa540">rst</a>                          : 1;
<a name="l09448"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a120687f1b99f7664ecacd110e30b2468">09448</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a120687f1b99f7664ecacd110e30b2468">is_64b</a>                       : 1;
<a name="l09449"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a2a16593e5583824b1b468f6d51d9810f">09449</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a2a16593e5583824b1b468f6d51d9810f">rdsize</a>                       : 2;
<a name="l09450"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a1608c7b4fd8cc5f92d7ac8d2ccedd6d9">09450</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a1608c7b4fd8cc5f92d7ac8d2ccedd6d9">reserved_27_27</a>               : 1;
<a name="l09451"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a956fec7be53d1734509ff0d8be020dc3">09451</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a956fec7be53d1734509ff0d8be020dc3">quiet</a>                        : 1;
<a name="l09452"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0a06d6551818f1c718ed968f64aae508">09452</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a0a06d6551818f1c718ed968f64aae508">mac_num</a>                      : 2;
<a name="l09453"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ab916eae1dfbfbd20f9c08265b44b656a">09453</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ab916eae1dfbfbd20f9c08265b44b656a">reserved_31_47</a>               : 17;
<a name="l09454"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ae71073dd81a08bc4f0287bcfaf0989aa">09454</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#ae71073dd81a08bc4f0287bcfaf0989aa">rpvf</a>                         : 7;
<a name="l09455"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a80e8e44a9a2bf7dbf3276288ad7a6fd7">09455</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__s.html#a80e8e44a9a2bf7dbf3276288ad7a6fd7">reserved_55_63</a>               : 9;
<a name="l09456"></a>09456 <span class="preprocessor">#endif</span>
<a name="l09457"></a>09457 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__input__control.html#aa8af33cbf715602f602d88b43018a114">s</a>;
<a name="l09458"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html">09458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html">cvmx_sli_pktx_input_control_cn73xx</a> {
<a name="l09459"></a>09459 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09460"></a>09460 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a47fc8f72a7d75766d141bb9a3bdc4a9a">reserved_55_63</a>               : 9;
<a name="l09461"></a>09461     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a3528a76315165f5b311d8b55f0390f5d">rpvf</a>                         : 7;  <span class="comment">/**&lt; The number of rings assigned to this VF.</span>
<a name="l09462"></a>09462 <span class="comment">                                                         Read only copy of SLI_PKT_MAC()_PF()_RINFO[RPVF] */</span>
<a name="l09463"></a>09463     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a4831e45eb3a549810a22d4799b420393">pvf_num</a>                      : 16; <span class="comment">/**&lt; The function that the ring belongs to. DPI_DMA_FUNC_SEL_S describes</span>
<a name="l09464"></a>09464 <span class="comment">                                                         the format of this field. If [PVF_NUM]!=0, [MAC_NUM] must select a</span>
<a name="l09465"></a>09465 <span class="comment">                                                         PCIe MAC that supports more than one physical function and/or must</span>
<a name="l09466"></a>09466 <span class="comment">                                                         select a PCIe MAC with SR-IOV enabled.</span>
<a name="l09467"></a>09467 <span class="comment">                                                         [PVF_NUM] configuration must match SLI_PKT_MAC()_PF()_RINFO</span>
<a name="l09468"></a>09468 <span class="comment">                                                         configuration.</span>
<a name="l09469"></a>09469 <span class="comment">                                                         [PVF_NUM] is RO when accessed via BAR0 of a virtual function, and R/W</span>
<a name="l09470"></a>09470 <span class="comment">                                                         otherwise.</span>
<a name="l09471"></a>09471 <span class="comment">                                                         [PVF_NUM] applies to the ring pair, which includes both this input</span>
<a name="l09472"></a>09472 <span class="comment">                                                         ring and to the output ring of the same index. */</span>
<a name="l09473"></a>09473     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a14b4e4a21e0f22454a88767fa103c3d0">reserved_31_31</a>               : 1;
<a name="l09474"></a>09474     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#abc6161f53a9b59e25580bcc120ba9e60">mac_num</a>                      : 2;  <span class="comment">/**&lt; The MAC (PEM) that the physical function belongs to. Enumerated by SLI_PORT_E.</span>
<a name="l09475"></a>09475 <span class="comment">                                                         [MAC_NUM] is RO when accessed via BAR0 of a virtual function, and R/W otherwise.</span>
<a name="l09476"></a>09476 <span class="comment">                                                         [MAC_NUM] applies to the ring pair, which includes both this input</span>
<a name="l09477"></a>09477 <span class="comment">                                                         ring and to the output ring of the same index. */</span>
<a name="l09478"></a>09478     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ab4adbfc7b85ee038eaac876d3ac0af13">quiet</a>                        : 1;  <span class="comment">/**&lt; Asserted after a ring has gone into reset and the ring has met the conditions</span>
<a name="l09479"></a>09479 <span class="comment">                                                         of SLI_PKT_GBL_CONTROL[QTIME]. */</span>
<a name="l09480"></a>09480     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ac20f03a1a89bfcdd5781e44b78992cfd">reserved_27_27</a>               : 1;
<a name="l09481"></a>09481     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#adcfe160b3e9df4c6ebffaa8d785084ef">rdsize</a>                       : 2;  <span class="comment">/**&lt; Number of instructions to be read in one MAC read request. Two-bit values are:</span>
<a name="l09482"></a>09482 <span class="comment">                                                         0x0 = 1 instruction.</span>
<a name="l09483"></a>09483 <span class="comment">                                                         0x1 = 2 instructions.</span>
<a name="l09484"></a>09484 <span class="comment">                                                         0x2 = 3 instructions.</span>
<a name="l09485"></a>09485 <span class="comment">                                                         0x3 = 4 instructions. */</span>
<a name="l09486"></a>09486     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a83d7f603087603aa54307a4a5fe4cc4c">is_64b</a>                       : 1;  <span class="comment">/**&lt; When IS_64B=1, instruction input ring i uses 64B versus 32B. */</span>
<a name="l09487"></a>09487     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a0a02895182d04017cdbc64b23470f66a">rst</a>                          : 1;  <span class="comment">/**&lt; Packet reset. When [RST]=1, the rings are in reset. [RST] can be set</span>
<a name="l09488"></a>09488 <span class="comment">                                                         by software writing a 1 to the field, by hardware upon receipt of an</span>
<a name="l09489"></a>09489 <span class="comment">                                                         FLR to an associated function, or by hardware when it receives an error</span>
<a name="l09490"></a>09490 <span class="comment">                                                         response for a read associated with the rings.</span>
<a name="l09491"></a>09491 <span class="comment">                                                         [RST] applies to both this input ring and to the output ring of the same</span>
<a name="l09492"></a>09492 <span class="comment">                                                         index.</span>
<a name="l09493"></a>09493 <span class="comment">                                                         Software must not clear [RST] from 1-&gt;0 until the [QUIET] bit is a 1.</span>
<a name="l09494"></a>09494 <span class="comment">                                                         A ring reset may clear all state associated with the input and</span>
<a name="l09495"></a>09495 <span class="comment">                                                         output rings, so software must completely re-initialize both</span>
<a name="l09496"></a>09496 <span class="comment">                                                         before reusing them.</span>
<a name="l09497"></a>09497 <span class="comment">                                                         See also SLI_PKT_RING_RST[RST]. */</span>
<a name="l09498"></a>09498     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ad1178cf2f3e287fef9a4d805a3fa8b65">enb</a>                          : 1;  <span class="comment">/**&lt; Enable for the input ring i. Whenever [RST] is set, hardware forces</span>
<a name="l09499"></a>09499 <span class="comment">                                                         [ENB] clear.  Software can only write [ENB] to 1.  [ENB] can only be cleared</span>
<a name="l09500"></a>09500 <span class="comment">                                                         only by writing SLI_PKT()_INPUT_CONTROL[RST].  Once [ENB] is cleared software can</span>
<a name="l09501"></a>09501 <span class="comment">                                                         only write [ENB] to a 1 once [QUIET] is a 1.</span>
<a name="l09502"></a>09502 <span class="comment">                                                         In the PF, [ENB] is also SLI_PKT_INSTR_ENB&lt;i&gt;. */</span>
<a name="l09503"></a>09503     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#aed44c7390095f75ebc64859ef2dee095">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; Not used by hardware, but may be cleared by hardware when [RST] is set. */</span>
<a name="l09504"></a>09504     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a648d62cc2492f08d9cf0629ba1faef75">d_nsr</a>                        : 1;  <span class="comment">/**&lt; If [USE_CSR]=1, [D_NSR] is ADDRTYPE&lt;1&gt; for First Direct and Gather DPTR</span>
<a name="l09505"></a>09505 <span class="comment">                                                         reads. ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe. (DPTR Format 0)</span>
<a name="l09506"></a>09506 <span class="comment">                                                         If [USE_CSR]=0, [D_NSR] is MACADD&lt;61&gt; for First Direct and Gather DPTR</span>
<a name="l09507"></a>09507 <span class="comment">                                                         reads. (ADDRTYPE&lt;1&gt; comes from DPTR&lt;61&gt; in these cases when [USE_CSR]=0.)</span>
<a name="l09508"></a>09508 <span class="comment">                                                         (DPTR Format 1) */</span>
<a name="l09509"></a>09509     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#aec9031444cc2b5cbf73de50b1ffaa86d">d_esr</a>                        : 2;  <span class="comment">/**&lt; If [USE_CSR]=1 (DPTR Format 0), [D_ESR] is ES&lt;1:0&gt; for First Direct and Gather</span>
<a name="l09510"></a>09510 <span class="comment">                                                         DPTR reads. ES&lt;1:0&gt; is the endian-swap attribute for these MAC memory space</span>
<a name="l09511"></a>09511 <span class="comment">                                                         reads. Enumerated by SLI_ENDIANSWAP_E.</span>
<a name="l09512"></a>09512 <span class="comment">                                                         If [USE_CSR]=0 (DPTR Format 1), [D_NSR] is MACADD&lt;63:62&gt; for First Direct and</span>
<a name="l09513"></a>09513 <span class="comment">                                                         Gather DPTR reads. (ES&lt;1:0&gt; comes from DPTR&lt;63:62&gt; in these cases when</span>
<a name="l09514"></a>09514 <span class="comment">                                                         [USE_CSR]=0.) */</span>
<a name="l09515"></a>09515     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a44454af9bd246e6c18ebec6b3138cce5">d_ror</a>                        : 1;  <span class="comment">/**&lt; If [USE_CSR]=1, [D_ROR] is ADDRTYPE&lt;0&gt; for First Direct and Gather DPTR</span>
<a name="l09516"></a>09516 <span class="comment">                                                         reads. ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe. (DPTR Format 0)</span>
<a name="l09517"></a>09517 <span class="comment">                                                         If [USE_CSR]=0, [D_NSR] is MACADD&lt;60&gt; for First Direct and Gather DPTR</span>
<a name="l09518"></a>09518 <span class="comment">                                                         reads. (ADDRTYPE&lt;0&gt; comes from DPTR&lt;60&gt; in these cases when [USE_CSR]=0.)</span>
<a name="l09519"></a>09519 <span class="comment">                                                         (DPTR Format 1) */</span>
<a name="l09520"></a>09520     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ac21d3f2dd2a317956f2298fb569075b8">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set to 1, [D_ROR], [D_ESR], and [D_NSR] are used for ROR, ESR, and NSR,</span>
<a name="l09521"></a>09521 <span class="comment">                                                         respectively.</span>
<a name="l09522"></a>09522 <span class="comment">                                                         (DPTR Format 0) When clear to 0, &lt;63:60&gt; from a First Direct or Gather DPTR are</span>
<a name="l09523"></a>09523 <span class="comment">                                                         used.</span>
<a name="l09524"></a>09524 <span class="comment">                                                         (DPTR Format 1) The bits not used for ROR, ESR, and NSR become bits &lt;63:60&gt; of</span>
<a name="l09525"></a>09525 <span class="comment">                                                         the address used to fetch packet data. */</span>
<a name="l09526"></a>09526     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a7397a5863f02106c1c52ff79c78d1466">nsr</a>                          : 1;  <span class="comment">/**&lt; [NSR] is ADDRTYPE&lt;1&gt; for input instruction reads (from</span>
<a name="l09527"></a>09527 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads. ADDRTYPE&lt;1&gt;</span>
<a name="l09528"></a>09528 <span class="comment">                                                         is the no-snoop attribute for PCIe. */</span>
<a name="l09529"></a>09529     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a1a14c3973d49b7f81b838d873a401bb3">esr</a>                          : 2;  <span class="comment">/**&lt; [ESR] is ES&lt;1:0&gt; for input instruction reads (from</span>
<a name="l09530"></a>09530 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads. ES&lt;1:0&gt; is</span>
<a name="l09531"></a>09531 <span class="comment">                                                         the endian-swap attribute for these MAC memory space reads.</span>
<a name="l09532"></a>09532 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l09533"></a>09533     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#acfa9bf4b3e1320b0c3aaba31bc02d338">ror</a>                          : 1;  <span class="comment">/**&lt; [ROR] is ADDRTYPE&lt;0&gt; for input instruction reads (from</span>
<a name="l09534"></a>09534 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads.</span>
<a name="l09535"></a>09535 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe. */</span>
<a name="l09536"></a>09536 <span class="preprocessor">#else</span>
<a name="l09537"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#acfa9bf4b3e1320b0c3aaba31bc02d338">09537</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#acfa9bf4b3e1320b0c3aaba31bc02d338">ror</a>                          : 1;
<a name="l09538"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a1a14c3973d49b7f81b838d873a401bb3">09538</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a1a14c3973d49b7f81b838d873a401bb3">esr</a>                          : 2;
<a name="l09539"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a7397a5863f02106c1c52ff79c78d1466">09539</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a7397a5863f02106c1c52ff79c78d1466">nsr</a>                          : 1;
<a name="l09540"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ac21d3f2dd2a317956f2298fb569075b8">09540</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ac21d3f2dd2a317956f2298fb569075b8">use_csr</a>                      : 1;
<a name="l09541"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a44454af9bd246e6c18ebec6b3138cce5">09541</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a44454af9bd246e6c18ebec6b3138cce5">d_ror</a>                        : 1;
<a name="l09542"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#aec9031444cc2b5cbf73de50b1ffaa86d">09542</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#aec9031444cc2b5cbf73de50b1ffaa86d">d_esr</a>                        : 2;
<a name="l09543"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a648d62cc2492f08d9cf0629ba1faef75">09543</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a648d62cc2492f08d9cf0629ba1faef75">d_nsr</a>                        : 1;
<a name="l09544"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#aed44c7390095f75ebc64859ef2dee095">09544</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#aed44c7390095f75ebc64859ef2dee095">pbp_dhi</a>                      : 13;
<a name="l09545"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ad1178cf2f3e287fef9a4d805a3fa8b65">09545</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ad1178cf2f3e287fef9a4d805a3fa8b65">enb</a>                          : 1;
<a name="l09546"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a0a02895182d04017cdbc64b23470f66a">09546</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a0a02895182d04017cdbc64b23470f66a">rst</a>                          : 1;
<a name="l09547"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a83d7f603087603aa54307a4a5fe4cc4c">09547</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a83d7f603087603aa54307a4a5fe4cc4c">is_64b</a>                       : 1;
<a name="l09548"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#adcfe160b3e9df4c6ebffaa8d785084ef">09548</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#adcfe160b3e9df4c6ebffaa8d785084ef">rdsize</a>                       : 2;
<a name="l09549"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ac20f03a1a89bfcdd5781e44b78992cfd">09549</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ac20f03a1a89bfcdd5781e44b78992cfd">reserved_27_27</a>               : 1;
<a name="l09550"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ab4adbfc7b85ee038eaac876d3ac0af13">09550</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#ab4adbfc7b85ee038eaac876d3ac0af13">quiet</a>                        : 1;
<a name="l09551"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#abc6161f53a9b59e25580bcc120ba9e60">09551</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#abc6161f53a9b59e25580bcc120ba9e60">mac_num</a>                      : 2;
<a name="l09552"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a14b4e4a21e0f22454a88767fa103c3d0">09552</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a14b4e4a21e0f22454a88767fa103c3d0">reserved_31_31</a>               : 1;
<a name="l09553"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a4831e45eb3a549810a22d4799b420393">09553</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a4831e45eb3a549810a22d4799b420393">pvf_num</a>                      : 16;
<a name="l09554"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a3528a76315165f5b311d8b55f0390f5d">09554</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a3528a76315165f5b311d8b55f0390f5d">rpvf</a>                         : 7;
<a name="l09555"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a47fc8f72a7d75766d141bb9a3bdc4a9a">09555</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html#a47fc8f72a7d75766d141bb9a3bdc4a9a">reserved_55_63</a>               : 9;
<a name="l09556"></a>09556 <span class="preprocessor">#endif</span>
<a name="l09557"></a>09557 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__input__control.html#a5dbb2adc8882695cfedf87f2d71c0ed7">cn73xx</a>;
<a name="l09558"></a><a class="code" href="unioncvmx__sli__pktx__input__control.html#ac0a5bc425e3dbe65ec7fc2f9966b0567">09558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html">cvmx_sli_pktx_input_control_cn73xx</a> <a class="code" href="unioncvmx__sli__pktx__input__control.html#ac0a5bc425e3dbe65ec7fc2f9966b0567">cn78xx</a>;
<a name="l09559"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html">09559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html">cvmx_sli_pktx_input_control_cn78xxp1</a> {
<a name="l09560"></a>09560 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09561"></a>09561 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a315b41c53b426441128d5e32ac731ff0">reserved_39_63</a>               : 25;
<a name="l09562"></a>09562     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#addfc0bbb812358867562024d91656ee9">vf_num</a>                       : 7;  <span class="comment">/**&lt; The function number that the ring belongs to. When [VF_NUM]=0, the physical</span>
<a name="l09563"></a>09563 <span class="comment">                                                         function controls the ring. When [VF_NUM]!=0, it must correctly indicate the</span>
<a name="l09564"></a>09564 <span class="comment">                                                         virtual function number that controls the ring. ([VF_NUM]=1 selects the first</span>
<a name="l09565"></a>09565 <span class="comment">                                                         virtual function within the selected physical function, [VF_NUM]=2 selects</span>
<a name="l09566"></a>09566 <span class="comment">                                                         the second virtual function within the selected physical function ...)</span>
<a name="l09567"></a>09567 <span class="comment">                                                         Legal values are 0..64.</span>
<a name="l09568"></a>09568 <span class="comment">                                                         [VF_NUM] is RO when accessed via BAR0 of a virtual function, and R/W otherwise.</span>
<a name="l09569"></a>09569 <span class="comment">                                                         [VF_NUM] applies to both this input ring and to the output ring of the same</span>
<a name="l09570"></a>09570 <span class="comment">                                                         index. */</span>
<a name="l09571"></a>09571     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a87ba03e86aabe4756d8b75345a5e6440">reserved_31_31</a>               : 1;
<a name="l09572"></a>09572     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#adf9601053204e0d2c4a42f37c50c8080">mac_num</a>                      : 2;  <span class="comment">/**&lt; The MAC (PEM) that the physical function belongs to. Legal value are 0-3.</span>
<a name="l09573"></a>09573 <span class="comment">                                                         [MAC_NUM] is RO when accessed via BAR0 of a virtual function, and R/W otherwise.</span>
<a name="l09574"></a>09574 <span class="comment">                                                         [MAC_NUM] applies to both this input ring and to the output ring of the same</span>
<a name="l09575"></a>09575 <span class="comment">                                                         index. */</span>
<a name="l09576"></a>09576     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a3016e4e4ddf151009b785651cadd3706">reserved_27_28</a>               : 2;
<a name="l09577"></a>09577     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a3faf9cc9c83e32e0dd794ecb23dd5c91">rdsize</a>                       : 2;  <span class="comment">/**&lt; Number of instructions to be read in one MAC read request for the 4 ports, 16 rings. Two</span>
<a name="l09578"></a>09578 <span class="comment">                                                         bit value are:</span>
<a name="l09579"></a>09579 <span class="comment">                                                         0x0 = 1 Instruction.</span>
<a name="l09580"></a>09580 <span class="comment">                                                         0x1 = 2 Instructions.</span>
<a name="l09581"></a>09581 <span class="comment">                                                         0x2 = 3 Instructions.</span>
<a name="l09582"></a>09582 <span class="comment">                                                         0x3 = 4 Instructions. */</span>
<a name="l09583"></a>09583     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#aef755a31c61e8dae39e49f421a1de0be">is_64b</a>                       : 1;  <span class="comment">/**&lt; When IS_64B=1, instruction input ring i uses 64B versus 32B. */</span>
<a name="l09584"></a>09584     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#adf49d900b3899c865de14d3c44201d83">rst</a>                          : 1;  <span class="comment">/**&lt; Packet reset. When [RST]=1, the rings are in reset. [RST] can be set</span>
<a name="l09585"></a>09585 <span class="comment">                                                         by software writing a 1 to the field, by hardware upon receipt of an</span>
<a name="l09586"></a>09586 <span class="comment">                                                         FLR to an associated function, or by hardware when it receives an error</span>
<a name="l09587"></a>09587 <span class="comment">                                                         response for a read associated with the rings.</span>
<a name="l09588"></a>09588 <span class="comment">                                                         [MAC_NUM] applies to both this input ring and to the output ring of the same</span>
<a name="l09589"></a>09589 <span class="comment">                                                         index.</span>
<a name="l09590"></a>09590 <span class="comment">                                                         Software must not clear [RST] from 1-&gt;0 until [RST] has been asserted</span>
<a name="l09591"></a>09591 <span class="comment">                                                         for at least 2ms. A ring reset may clear all state associated with the</span>
<a name="l09592"></a>09592 <span class="comment">                                                         input and output rings, so software must completely re-initialize both</span>
<a name="l09593"></a>09593 <span class="comment">                                                         before reusing them.</span>
<a name="l09594"></a>09594 <span class="comment">                                                         See also SLI_PKT_RING_RST[RST]. */</span>
<a name="l09595"></a>09595     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#afe836c973c4736ba495070a54d3ef71e">enb</a>                          : 1;  <span class="comment">/**&lt; Enable for the input ring i. Whenever [RST] is set, hardware forces</span>
<a name="l09596"></a>09596 <span class="comment">                                                         [ENB] clear.</span>
<a name="l09597"></a>09597 <span class="comment">                                                         In the PF, [ENB] is also SLI_PKT_INSTR_ENB&lt;i&gt;. */</span>
<a name="l09598"></a>09598     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#aa2f9ce68489cb194fa545f76a5a504b8">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; Not used by hardware, but may be cleared by hardware when [RST] is set. */</span>
<a name="l09599"></a>09599     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a7c3fb5b015643825966a05622d2892d4">d_nsr</a>                        : 1;  <span class="comment">/**&lt; If [USE_CSR]=1 (DPTR Format 0), [D_NSR] is ADDRTYPE&lt;1&gt; for First Direct and</span>
<a name="l09600"></a>09600 <span class="comment">                                                         Gather DPTR reads. ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe.</span>
<a name="l09601"></a>09601 <span class="comment">                                                         If [USE_CSR]=0 (DPTR Format 1), [D_NSR] is MACADD&lt;61&gt; for First Direct and</span>
<a name="l09602"></a>09602 <span class="comment">                                                         Gather DPTR reads. (ADDRTYPE&lt;1&gt; comes from DPTR&lt;61&gt; in these cases when</span>
<a name="l09603"></a>09603 <span class="comment">                                                         [USE_CSR]=0.) */</span>
<a name="l09604"></a>09604     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a37c9920697ff24a1b460053da38aeed2">d_esr</a>                        : 2;  <span class="comment">/**&lt; If [USE_CSR]=1 (DPTR Format 0), [D_ESR] is ES&lt;1:0&gt; for First Direct and Gather</span>
<a name="l09605"></a>09605 <span class="comment">                                                         DPTR reads. ES&lt;1:0&gt; is the endian-swap attribute for these MAC memory space</span>
<a name="l09606"></a>09606 <span class="comment">                                                         reads. Enumerated by SLI_ENDIANSWAP_E.</span>
<a name="l09607"></a>09607 <span class="comment">                                                         If [USE_CSR]=0 (DPTR Format 1), [D_NSR] is MACADD&lt;63:62&gt; for First Direct and</span>
<a name="l09608"></a>09608 <span class="comment">                                                         Gather DPTR reads. (ES&lt;1:0&gt; comes from DPTR&lt;63:62&gt; in these cases when</span>
<a name="l09609"></a>09609 <span class="comment">                                                         [USE_CSR]=0.) */</span>
<a name="l09610"></a>09610     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a0c3d358f53bc1f75d8595f87ab840af4">d_ror</a>                        : 1;  <span class="comment">/**&lt; If [USE_CSR]=1 (DPTR Format 0), [D_ROR] is ADDRTYPE&lt;0&gt; for First Direct and</span>
<a name="l09611"></a>09611 <span class="comment">                                                         Gather DPTR reads. ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe.</span>
<a name="l09612"></a>09612 <span class="comment">                                                         If [USE_CSR]=0 (DPTR Format 1), [D_NSR] is MACADD&lt;60&gt; for First Direct and</span>
<a name="l09613"></a>09613 <span class="comment">                                                         Gather DPTR reads. (ADDRTYPE&lt;0&gt; comes from DPTR&lt;60&gt; in these cases when</span>
<a name="l09614"></a>09614 <span class="comment">                                                         [USE_CSR]=0.) */</span>
<a name="l09615"></a>09615     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a7abb80fd1cd6e52585265d5518e22d2c">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set to 1, [D_ROR], [D_ESR], and [D_NSR] are used for ROR, ESR, and NSR,</span>
<a name="l09616"></a>09616 <span class="comment">                                                         respectively.</span>
<a name="l09617"></a>09617 <span class="comment">                                                         (DPTR Format 0) When clear to 0, &lt;63:60&gt; from a First Direct or Gather DPTR are</span>
<a name="l09618"></a>09618 <span class="comment">                                                         used.</span>
<a name="l09619"></a>09619 <span class="comment">                                                         (DPTR Format 1) The bits not used for ROR, ESR, and NSR become bits &lt;63:60&gt; of</span>
<a name="l09620"></a>09620 <span class="comment">                                                         the address used to fetch packet data. */</span>
<a name="l09621"></a>09621     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a0fcc6539d7dda15f3a3959de1677c365">nsr</a>                          : 1;  <span class="comment">/**&lt; [NSR] is ADDRTYPE&lt;1&gt; for input instruction reads (from</span>
<a name="l09622"></a>09622 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads. ADDRTYPE&lt;1&gt;</span>
<a name="l09623"></a>09623 <span class="comment">                                                         is the no-snoop attribute for PCIe. */</span>
<a name="l09624"></a>09624     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#ae26b7c24ad7b862acb9b7c64f1eda329">esr</a>                          : 2;  <span class="comment">/**&lt; [ESR] is ES&lt;1:0&gt; for input instruction reads (from</span>
<a name="l09625"></a>09625 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads. ES&lt;1:0&gt; is</span>
<a name="l09626"></a>09626 <span class="comment">                                                         the endian-swap attribute for these MAC memory space reads.</span>
<a name="l09627"></a>09627 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l09628"></a>09628     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a52908314be52b4ad3611c89b0f4a7328">ror</a>                          : 1;  <span class="comment">/**&lt; [ROR] is ADDRTYPE&lt;0&gt; for input instruction reads (from</span>
<a name="l09629"></a>09629 <span class="comment">                                                         SLI_PKT()_INSTR_BADDR+) and First Indirect DPTR reads.</span>
<a name="l09630"></a>09630 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe. */</span>
<a name="l09631"></a>09631 <span class="preprocessor">#else</span>
<a name="l09632"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a52908314be52b4ad3611c89b0f4a7328">09632</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a52908314be52b4ad3611c89b0f4a7328">ror</a>                          : 1;
<a name="l09633"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#ae26b7c24ad7b862acb9b7c64f1eda329">09633</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#ae26b7c24ad7b862acb9b7c64f1eda329">esr</a>                          : 2;
<a name="l09634"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a0fcc6539d7dda15f3a3959de1677c365">09634</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a0fcc6539d7dda15f3a3959de1677c365">nsr</a>                          : 1;
<a name="l09635"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a7abb80fd1cd6e52585265d5518e22d2c">09635</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a7abb80fd1cd6e52585265d5518e22d2c">use_csr</a>                      : 1;
<a name="l09636"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a0c3d358f53bc1f75d8595f87ab840af4">09636</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a0c3d358f53bc1f75d8595f87ab840af4">d_ror</a>                        : 1;
<a name="l09637"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a37c9920697ff24a1b460053da38aeed2">09637</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a37c9920697ff24a1b460053da38aeed2">d_esr</a>                        : 2;
<a name="l09638"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a7c3fb5b015643825966a05622d2892d4">09638</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a7c3fb5b015643825966a05622d2892d4">d_nsr</a>                        : 1;
<a name="l09639"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#aa2f9ce68489cb194fa545f76a5a504b8">09639</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#aa2f9ce68489cb194fa545f76a5a504b8">pbp_dhi</a>                      : 13;
<a name="l09640"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#afe836c973c4736ba495070a54d3ef71e">09640</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#afe836c973c4736ba495070a54d3ef71e">enb</a>                          : 1;
<a name="l09641"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#adf49d900b3899c865de14d3c44201d83">09641</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#adf49d900b3899c865de14d3c44201d83">rst</a>                          : 1;
<a name="l09642"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#aef755a31c61e8dae39e49f421a1de0be">09642</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#aef755a31c61e8dae39e49f421a1de0be">is_64b</a>                       : 1;
<a name="l09643"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a3faf9cc9c83e32e0dd794ecb23dd5c91">09643</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a3faf9cc9c83e32e0dd794ecb23dd5c91">rdsize</a>                       : 2;
<a name="l09644"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a3016e4e4ddf151009b785651cadd3706">09644</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a3016e4e4ddf151009b785651cadd3706">reserved_27_28</a>               : 2;
<a name="l09645"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#adf9601053204e0d2c4a42f37c50c8080">09645</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#adf9601053204e0d2c4a42f37c50c8080">mac_num</a>                      : 2;
<a name="l09646"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a87ba03e86aabe4756d8b75345a5e6440">09646</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a87ba03e86aabe4756d8b75345a5e6440">reserved_31_31</a>               : 1;
<a name="l09647"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#addfc0bbb812358867562024d91656ee9">09647</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#addfc0bbb812358867562024d91656ee9">vf_num</a>                       : 7;
<a name="l09648"></a><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a315b41c53b426441128d5e32ac731ff0">09648</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn78xxp1.html#a315b41c53b426441128d5e32ac731ff0">reserved_39_63</a>               : 25;
<a name="l09649"></a>09649 <span class="preprocessor">#endif</span>
<a name="l09650"></a>09650 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__input__control.html#ae6d9fcf16703e585860808df1d907644">cn78xxp1</a>;
<a name="l09651"></a><a class="code" href="unioncvmx__sli__pktx__input__control.html#ac08e39b3c64edb85c056fb94cc7442c0">09651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__input__control_1_1cvmx__sli__pktx__input__control__cn73xx.html">cvmx_sli_pktx_input_control_cn73xx</a> <a class="code" href="unioncvmx__sli__pktx__input__control.html#ac08e39b3c64edb85c056fb94cc7442c0">cnf75xx</a>;
<a name="l09652"></a>09652 };
<a name="l09653"></a><a class="code" href="cvmx-sli-defs_8h.html#afc4c3eb677c42a2ff3c73459fe90fc60">09653</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__input__control.html" title="cvmx_sli_pkt::_input_control">cvmx_sli_pktx_input_control</a> <a class="code" href="unioncvmx__sli__pktx__input__control.html" title="cvmx_sli_pkt::_input_control">cvmx_sli_pktx_input_control_t</a>;
<a name="l09654"></a>09654 <span class="comment"></span>
<a name="l09655"></a>09655 <span class="comment">/**</span>
<a name="l09656"></a>09656 <span class="comment"> * cvmx_sli_pkt#_instr_baddr</span>
<a name="l09657"></a>09657 <span class="comment"> *</span>
<a name="l09658"></a>09658 <span class="comment"> * This register contains the start-of-instruction for input packets. The address must be</span>
<a name="l09659"></a>09659 <span class="comment"> * addressed-aligned to the size of the instruction.</span>
<a name="l09660"></a>09660 <span class="comment"> */</span>
<a name="l09661"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html">09661</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html" title="cvmx_sli_pkt::_instr_baddr">cvmx_sli_pktx_instr_baddr</a> {
<a name="l09662"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a718a6569e62be771a68594024d57a9e9">09662</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a718a6569e62be771a68594024d57a9e9">u64</a>;
<a name="l09663"></a><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">09663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a> {
<a name="l09664"></a>09664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09665"></a>09665 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html#ac875eb5b86e50ff9c58e5e0e394576c5">addr</a>                         : 61; <span class="comment">/**&lt; Base address for instruction ring. [ADDR] Must be naturally-aligned to the</span>
<a name="l09666"></a>09666 <span class="comment">                                                         instruction size selected by SLI_PKT()_INPUT_CONTROL[IS_64B].  The hardware</span>
<a name="l09667"></a>09667 <span class="comment">                                                         ignores the bottom bits if not naturally aligned. */</span>
<a name="l09668"></a>09668     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html#a6d6780547f0bdc234e3873a3ba0c6bc3">reserved_0_2</a>                 : 3;
<a name="l09669"></a>09669 <span class="preprocessor">#else</span>
<a name="l09670"></a><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html#a6d6780547f0bdc234e3873a3ba0c6bc3">09670</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html#a6d6780547f0bdc234e3873a3ba0c6bc3">reserved_0_2</a>                 : 3;
<a name="l09671"></a><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html#ac875eb5b86e50ff9c58e5e0e394576c5">09671</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html#ac875eb5b86e50ff9c58e5e0e394576c5">addr</a>                         : 61;
<a name="l09672"></a>09672 <span class="preprocessor">#endif</span>
<a name="l09673"></a>09673 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a2123baea7162382c65a6250b63594fa4">s</a>;
<a name="l09674"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a9d6b70a3f06f2a961cb62d6bd5891794">09674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a9d6b70a3f06f2a961cb62d6bd5891794">cn61xx</a>;
<a name="l09675"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a02fb4d76539e9c53e5f3f60566829730">09675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a02fb4d76539e9c53e5f3f60566829730">cn63xx</a>;
<a name="l09676"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ae419a6e2bb32d70f509f51f9ab1ad002">09676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ae419a6e2bb32d70f509f51f9ab1ad002">cn63xxp1</a>;
<a name="l09677"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a4410d1583c56262d6e53dd954219da57">09677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a4410d1583c56262d6e53dd954219da57">cn66xx</a>;
<a name="l09678"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a910e4882eba696ef706b9e3e89c8273f">09678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a910e4882eba696ef706b9e3e89c8273f">cn68xx</a>;
<a name="l09679"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a4bf61b6a76eff12c5f302936a6125472">09679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a4bf61b6a76eff12c5f302936a6125472">cn68xxp1</a>;
<a name="l09680"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a2bbc5b6132a5308257b0f75d344c4842">09680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a2bbc5b6132a5308257b0f75d344c4842">cn70xx</a>;
<a name="l09681"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#afb2f0d3f2096784eb8e8e891ddff968d">09681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#afb2f0d3f2096784eb8e8e891ddff968d">cn70xxp1</a>;
<a name="l09682"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ae8749ec08c359b9b9fd7bd411eb0833e">09682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ae8749ec08c359b9b9fd7bd411eb0833e">cn73xx</a>;
<a name="l09683"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ac3fc392d62821931a586e9fdf268b283">09683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ac3fc392d62821931a586e9fdf268b283">cn78xx</a>;
<a name="l09684"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#af76dbd852eb491d4a03da820dd2e12e0">09684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#af76dbd852eb491d4a03da820dd2e12e0">cn78xxp1</a>;
<a name="l09685"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ac391e93cc0f003d7033215ab3a952fba">09685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#ac391e93cc0f003d7033215ab3a952fba">cnf71xx</a>;
<a name="l09686"></a><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a0c7438c2a24850959c1b2e5c3289c4e7">09686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baddr_1_1cvmx__sli__pktx__instr__baddr__s.html">cvmx_sli_pktx_instr_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html#a0c7438c2a24850959c1b2e5c3289c4e7">cnf75xx</a>;
<a name="l09687"></a>09687 };
<a name="l09688"></a><a class="code" href="cvmx-sli-defs_8h.html#a5ff4d74e3377d6149ea81189d781d9e4">09688</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__baddr.html" title="cvmx_sli_pkt::_instr_baddr">cvmx_sli_pktx_instr_baddr</a> <a class="code" href="unioncvmx__sli__pktx__instr__baddr.html" title="cvmx_sli_pkt::_instr_baddr">cvmx_sli_pktx_instr_baddr_t</a>;
<a name="l09689"></a>09689 <span class="comment"></span>
<a name="l09690"></a>09690 <span class="comment">/**</span>
<a name="l09691"></a>09691 <span class="comment"> * cvmx_sli_pkt#_instr_baoff_dbell</span>
<a name="l09692"></a>09692 <span class="comment"> *</span>
<a name="l09693"></a>09693 <span class="comment"> * This register contains the doorbell and base address offset for the next read.</span>
<a name="l09694"></a>09694 <span class="comment"> *</span>
<a name="l09695"></a>09695 <span class="comment"> */</span>
<a name="l09696"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html">09696</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html" title="cvmx_sli_pkt::_instr_baoff_dbell">cvmx_sli_pktx_instr_baoff_dbell</a> {
<a name="l09697"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a7ec33ffc562d0eccbcc65be4a1c4b51a">09697</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a7ec33ffc562d0eccbcc65be4a1c4b51a">u64</a>;
<a name="l09698"></a><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">09698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> {
<a name="l09699"></a>09699 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09700"></a>09700 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html#a4aae64ac1b839ca22ddac0b919301941">aoff</a>                         : 32; <span class="comment">/**&lt; The offset from the SLI_PKT()_INSTR_BADDR where the next instruction will be</span>
<a name="l09701"></a>09701 <span class="comment">                                                         read from.</span>
<a name="l09702"></a>09702 <span class="comment">                                                         A write of 0xFFFFFFFF to [DBELL] clears both [DBELL] and [AOFF]. */</span>
<a name="l09703"></a>09703     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html#ae8fa9bbf0932fd9cdaf6fa5c55deede2">dbell</a>                        : 32; <span class="comment">/**&lt; Instruction doorbell count. Writes to this register increment [DBELL] by the</span>
<a name="l09704"></a>09704 <span class="comment">                                                         value written to [DBELL]. Hardware decrements [DBELL] as it reads instructions,</span>
<a name="l09705"></a>09705 <span class="comment">                                                         simultaneously also &quot;incrementing&quot; [AOFF].</span>
<a name="l09706"></a>09706 <span class="comment">                                                         A write of 0xFFFFFFFF to [DBELL] clears both [DBELL] and [AOFF].</span>
<a name="l09707"></a>09707 <span class="comment">                                                         Writes of non 0xFFFFFFFF are ignored if this ring is in reset. */</span>
<a name="l09708"></a>09708 <span class="preprocessor">#else</span>
<a name="l09709"></a><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html#ae8fa9bbf0932fd9cdaf6fa5c55deede2">09709</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html#ae8fa9bbf0932fd9cdaf6fa5c55deede2">dbell</a>                        : 32;
<a name="l09710"></a><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html#a4aae64ac1b839ca22ddac0b919301941">09710</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html#a4aae64ac1b839ca22ddac0b919301941">aoff</a>                         : 32;
<a name="l09711"></a>09711 <span class="preprocessor">#endif</span>
<a name="l09712"></a>09712 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a85d34420c85f7de164fd6bf64d60282f">s</a>;
<a name="l09713"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a1d3af955b5824c9f22365223c6b2868b">09713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a1d3af955b5824c9f22365223c6b2868b">cn61xx</a>;
<a name="l09714"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a9ef3667d2bd8d5b2b05c95967fa43dfb">09714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a9ef3667d2bd8d5b2b05c95967fa43dfb">cn63xx</a>;
<a name="l09715"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a42a24fc90d718456c1a651dfb6c4619a">09715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a42a24fc90d718456c1a651dfb6c4619a">cn63xxp1</a>;
<a name="l09716"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a45ecda64c21774f4b5cd51a1fb35570f">09716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a45ecda64c21774f4b5cd51a1fb35570f">cn66xx</a>;
<a name="l09717"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a5e66e5fd27f91fe89f6f3c98afb2546b">09717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a5e66e5fd27f91fe89f6f3c98afb2546b">cn68xx</a>;
<a name="l09718"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#aab20aa09ccd48bbbd3fe70532bc04c71">09718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#aab20aa09ccd48bbbd3fe70532bc04c71">cn68xxp1</a>;
<a name="l09719"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a711dff00fa7307e92de071c2da4314c6">09719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a711dff00fa7307e92de071c2da4314c6">cn70xx</a>;
<a name="l09720"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#af0e3b1cb4a7a5c5a9cc2f436776d44d2">09720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#af0e3b1cb4a7a5c5a9cc2f436776d44d2">cn70xxp1</a>;
<a name="l09721"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a5451ed70c2d3993274a288be53eff7a0">09721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a5451ed70c2d3993274a288be53eff7a0">cn73xx</a>;
<a name="l09722"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a884540e94fffbe8dccd57b14c8b207e8">09722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a884540e94fffbe8dccd57b14c8b207e8">cn78xx</a>;
<a name="l09723"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#aa487d063bb08a7738574480617a50a42">09723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#aa487d063bb08a7738574480617a50a42">cn78xxp1</a>;
<a name="l09724"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a16b7f0291614c410faf1f3c8754c0804">09724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a16b7f0291614c410faf1f3c8754c0804">cnf71xx</a>;
<a name="l09725"></a><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a5202629a4e2ee0a0474f5a73702f4fe2">09725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__baoff__dbell_1_1cvmx__sli__pktx__instr__baoff__dbell__s.html">cvmx_sli_pktx_instr_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html#a5202629a4e2ee0a0474f5a73702f4fe2">cnf75xx</a>;
<a name="l09726"></a>09726 };
<a name="l09727"></a><a class="code" href="cvmx-sli-defs_8h.html#ad2154d5a03c511b7029b887233faa498">09727</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html" title="cvmx_sli_pkt::_instr_baoff_dbell">cvmx_sli_pktx_instr_baoff_dbell</a> <a class="code" href="unioncvmx__sli__pktx__instr__baoff__dbell.html" title="cvmx_sli_pkt::_instr_baoff_dbell">cvmx_sli_pktx_instr_baoff_dbell_t</a>;
<a name="l09728"></a>09728 <span class="comment"></span>
<a name="l09729"></a>09729 <span class="comment">/**</span>
<a name="l09730"></a>09730 <span class="comment"> * cvmx_sli_pkt#_instr_fifo_rsize</span>
<a name="l09731"></a>09731 <span class="comment"> *</span>
<a name="l09732"></a>09732 <span class="comment"> * This register contains the FIFO field and ring size for instructions.</span>
<a name="l09733"></a>09733 <span class="comment"> *</span>
<a name="l09734"></a>09734 <span class="comment"> */</span>
<a name="l09735"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html">09735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html" title="cvmx_sli_pkt::_instr_fifo_rsize">cvmx_sli_pktx_instr_fifo_rsize</a> {
<a name="l09736"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ab3366ae4fef86c9d62acb963bdcbb6c5">09736</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ab3366ae4fef86c9d62acb963bdcbb6c5">u64</a>;
<a name="l09737"></a><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">09737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> {
<a name="l09738"></a>09738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09739"></a>09739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a0ec8d677722df7c2c5c48f9b69e117f4">max</a>                          : 9;  <span class="comment">/**&lt; Max FIFO size. */</span>
<a name="l09740"></a>09740     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a0334605704e99bdb7ee540b04afe74a1">rrp</a>                          : 9;  <span class="comment">/**&lt; FIFO read pointer. */</span>
<a name="l09741"></a>09741     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a87dd2943717500fcc5be82aa8966e44d">wrp</a>                          : 9;  <span class="comment">/**&lt; FIFO write pointer. */</span>
<a name="l09742"></a>09742     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a292c421c4bed1837c3394bbad226c987">fcnt</a>                         : 5;  <span class="comment">/**&lt; FIFO count. */</span>
<a name="l09743"></a>09743     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#ae3c3258fdb92555a0d7507a000ba0da9">rsize</a>                        : 32; <span class="comment">/**&lt; Instruction ring size.  Legal values have to be greater then 128.</span>
<a name="l09744"></a>09744 <span class="comment">                                                         Writes to [RSIZE] of less than 128 will set [RSIZE] to 128. */</span>
<a name="l09745"></a>09745 <span class="preprocessor">#else</span>
<a name="l09746"></a><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#ae3c3258fdb92555a0d7507a000ba0da9">09746</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#ae3c3258fdb92555a0d7507a000ba0da9">rsize</a>                        : 32;
<a name="l09747"></a><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a292c421c4bed1837c3394bbad226c987">09747</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a292c421c4bed1837c3394bbad226c987">fcnt</a>                         : 5;
<a name="l09748"></a><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a87dd2943717500fcc5be82aa8966e44d">09748</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a87dd2943717500fcc5be82aa8966e44d">wrp</a>                          : 9;
<a name="l09749"></a><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a0334605704e99bdb7ee540b04afe74a1">09749</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a0334605704e99bdb7ee540b04afe74a1">rrp</a>                          : 9;
<a name="l09750"></a><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a0ec8d677722df7c2c5c48f9b69e117f4">09750</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html#a0ec8d677722df7c2c5c48f9b69e117f4">max</a>                          : 9;
<a name="l09751"></a>09751 <span class="preprocessor">#endif</span>
<a name="l09752"></a>09752 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a746e438f379ead57847a115e6bc0026e">s</a>;
<a name="l09753"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#afb4085d19fc762c8fd8a880432659347">09753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#afb4085d19fc762c8fd8a880432659347">cn61xx</a>;
<a name="l09754"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a296f228c41cd0a40737a47c4209be75d">09754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a296f228c41cd0a40737a47c4209be75d">cn63xx</a>;
<a name="l09755"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ab3efe6d8a357cb76b4c143bfd20099f3">09755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ab3efe6d8a357cb76b4c143bfd20099f3">cn63xxp1</a>;
<a name="l09756"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a58cd0273f3e096c9a5d81cf12efae309">09756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a58cd0273f3e096c9a5d81cf12efae309">cn66xx</a>;
<a name="l09757"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a904d222d797f19a97d3a565a734887d6">09757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a904d222d797f19a97d3a565a734887d6">cn68xx</a>;
<a name="l09758"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#abf149e943d06f55c0287dd6bcd7815bf">09758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#abf149e943d06f55c0287dd6bcd7815bf">cn68xxp1</a>;
<a name="l09759"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a44ecb89c28b6d16424c9aac963ae060d">09759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a44ecb89c28b6d16424c9aac963ae060d">cn70xx</a>;
<a name="l09760"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ad1083a90fef79e798780d162b2ed1e2b">09760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ad1083a90fef79e798780d162b2ed1e2b">cn70xxp1</a>;
<a name="l09761"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a2be4c3c6889e14dc5bbeb9de5c21ff41">09761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a2be4c3c6889e14dc5bbeb9de5c21ff41">cn73xx</a>;
<a name="l09762"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ae1a7b4c2f28647fdaff0bafa987211b8">09762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ae1a7b4c2f28647fdaff0bafa987211b8">cn78xx</a>;
<a name="l09763"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ab55e99c45ffe8978b5cb36262b21569f">09763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#ab55e99c45ffe8978b5cb36262b21569f">cn78xxp1</a>;
<a name="l09764"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a0bc8e34e0c1b88dcf8b7536822738426">09764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a0bc8e34e0c1b88dcf8b7536822738426">cnf71xx</a>;
<a name="l09765"></a><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a927bcafc89492a91a86ae384701b7210">09765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__fifo__rsize_1_1cvmx__sli__pktx__instr__fifo__rsize__s.html">cvmx_sli_pktx_instr_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html#a927bcafc89492a91a86ae384701b7210">cnf75xx</a>;
<a name="l09766"></a>09766 };
<a name="l09767"></a><a class="code" href="cvmx-sli-defs_8h.html#ae5f38c39032b5aa5660178ef4d77ea1f">09767</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html" title="cvmx_sli_pkt::_instr_fifo_rsize">cvmx_sli_pktx_instr_fifo_rsize</a> <a class="code" href="unioncvmx__sli__pktx__instr__fifo__rsize.html" title="cvmx_sli_pkt::_instr_fifo_rsize">cvmx_sli_pktx_instr_fifo_rsize_t</a>;
<a name="l09768"></a>09768 <span class="comment"></span>
<a name="l09769"></a>09769 <span class="comment">/**</span>
<a name="l09770"></a>09770 <span class="comment"> * cvmx_sli_pkt#_instr_header</span>
<a name="l09771"></a>09771 <span class="comment"> *</span>
<a name="l09772"></a>09772 <span class="comment"> * &quot;SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.</span>
<a name="l09773"></a>09773 <span class="comment"> * VAlues used to build input packet header.&quot;</span>
<a name="l09774"></a>09774 <span class="comment"> */</span>
<a name="l09775"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html">09775</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__header.html" title="cvmx_sli_pkt::_instr_header">cvmx_sli_pktx_instr_header</a> {
<a name="l09776"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#ada0b27f4603d9d28270e4645f4881c9a">09776</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__instr__header.html#ada0b27f4603d9d28270e4645f4881c9a">u64</a>;
<a name="l09777"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html">09777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html">cvmx_sli_pktx_instr_header_s</a> {
<a name="l09778"></a>09778 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09779"></a>09779 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#af060466bdffd8124913883d0abea4961">reserved_44_63</a>               : 20;
<a name="l09780"></a>09780     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ae57db6431813d55a3a01a3681059e3b5">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode.</span>
<a name="l09781"></a>09781 <span class="comment">                                                         Allows DPI to generate PKT_INST_HDR[PM,SL]</span>
<a name="l09782"></a>09782 <span class="comment">                                                         differently per DPI instruction.</span>
<a name="l09783"></a>09783 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l09784"></a>09784     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a644c1e6095373b41027ee1aa6c2a6e0e">reserved_38_42</a>               : 5;
<a name="l09785"></a>09785     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac7fb5806f73719341a564607cc700fdc">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Becomes PKT_INST_HDR[PM]</span>
<a name="l09786"></a>09786 <span class="comment">                                                         when DPI_INST_HDR[R]==1 and PBP==0 */</span>
<a name="l09787"></a>09787     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ae5799a965f632c2671810d6d2c549dac">reserved_35_35</a>               : 1;
<a name="l09788"></a>09788     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a65e5c475146236a183b66cc2c94296d3">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Becomes PKT_INST_HDR[SL]</span>
<a name="l09789"></a>09789 <span class="comment">                                                         when DPI_INST_HDR[R]==1 and PBP==0 */</span>
<a name="l09790"></a>09790     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a0a1163d3df26fddf74e330b4e59e63f3">rngrpext</a>                     : 2;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[GRPEXT]</span>
<a name="l09791"></a>09791 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09792"></a>09792     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a6f2a6fb447284ba9be4f93bd1fee2f92">rnqos</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NQOS]</span>
<a name="l09793"></a>09793 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09794"></a>09794     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac50f4ebd724d506106001b87b814dd35">rngrp</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NGRP]</span>
<a name="l09795"></a>09795 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09796"></a>09796     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a4cd4f1870a40376511bfc08a1b0c5e26">rntt</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTT]</span>
<a name="l09797"></a>09797 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09798"></a>09798     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a2363b30b8add35c24a545dece6a4feb3">rntag</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTAG]</span>
<a name="l09799"></a>09799 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09800"></a>09800     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a4645e6559a2b28e8786451895df37bc7">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; DPI always prepends a PKT_INST_HDR</span>
<a name="l09801"></a>09801 <span class="comment">                                                         as part of the packet data sent to PIP/IPD,</span>
<a name="l09802"></a>09802 <span class="comment">                                                         regardless of DPI_INST_HDR[R]. (DPI also always</span>
<a name="l09803"></a>09803 <span class="comment">                                                         prepends a PKT_INST_HDR when DPI_INST_HDR[R]=1.)</span>
<a name="l09804"></a>09804 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l09805"></a>09805     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac18705fd26cc005857b4c3bf5c6fa038">reserved_16_20</a>               : 5;
<a name="l09806"></a>09806     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#adfb8c93040672e45b3c959cd17fd398b">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Becomes PKT_INST_HDR[PM]</span>
<a name="l09807"></a>09807 <span class="comment">                                                         when DPI_INST_HDR[R]==0 and USE_IHDR==1 and PBP==0 */</span>
<a name="l09808"></a>09808     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a7170780a795b065e2460e58347dce421">reserved_13_13</a>               : 1;
<a name="l09809"></a>09809     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a12f3d456bbf818b529f85843b421164d">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Becomes PKT_INST_HDR[SL]</span>
<a name="l09810"></a>09810 <span class="comment">                                                         when DPI_INST_HDR[R]==0 and USE_IHDR==1 and PBP==0 */</span>
<a name="l09811"></a>09811     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a1119d564498b4c44233627fd24a1393f">ngrpext</a>                      : 2;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[GRPEXT]</span>
<a name="l09812"></a>09812 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09813"></a>09813     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a9b15529cdbdd740536b5d82a41fc19da">nqos</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NQOS]</span>
<a name="l09814"></a>09814 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09815"></a>09815     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a943bc036378a9e9afa1386feff785fd7">ngrp</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NGRP]</span>
<a name="l09816"></a>09816 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09817"></a>09817     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a483f26b8ac0dc7896e0602a0d15d24e5">ntt</a>                          : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTT]</span>
<a name="l09818"></a>09818 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09819"></a>09819     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a7bc1dbf61bacdc6a9a9916202b964ea9">ntag</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTAG]</span>
<a name="l09820"></a>09820 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09821"></a>09821 <span class="preprocessor">#else</span>
<a name="l09822"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a7bc1dbf61bacdc6a9a9916202b964ea9">09822</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a7bc1dbf61bacdc6a9a9916202b964ea9">ntag</a>                         : 1;
<a name="l09823"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a483f26b8ac0dc7896e0602a0d15d24e5">09823</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a483f26b8ac0dc7896e0602a0d15d24e5">ntt</a>                          : 1;
<a name="l09824"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a943bc036378a9e9afa1386feff785fd7">09824</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a943bc036378a9e9afa1386feff785fd7">ngrp</a>                         : 1;
<a name="l09825"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a9b15529cdbdd740536b5d82a41fc19da">09825</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a9b15529cdbdd740536b5d82a41fc19da">nqos</a>                         : 1;
<a name="l09826"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a1119d564498b4c44233627fd24a1393f">09826</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a1119d564498b4c44233627fd24a1393f">ngrpext</a>                      : 2;
<a name="l09827"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a12f3d456bbf818b529f85843b421164d">09827</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a12f3d456bbf818b529f85843b421164d">skp_len</a>                      : 7;
<a name="l09828"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a7170780a795b065e2460e58347dce421">09828</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a7170780a795b065e2460e58347dce421">reserved_13_13</a>               : 1;
<a name="l09829"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#adfb8c93040672e45b3c959cd17fd398b">09829</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#adfb8c93040672e45b3c959cd17fd398b">par_mode</a>                     : 2;
<a name="l09830"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac18705fd26cc005857b4c3bf5c6fa038">09830</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac18705fd26cc005857b4c3bf5c6fa038">reserved_16_20</a>               : 5;
<a name="l09831"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a4645e6559a2b28e8786451895df37bc7">09831</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a4645e6559a2b28e8786451895df37bc7">use_ihdr</a>                     : 1;
<a name="l09832"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a2363b30b8add35c24a545dece6a4feb3">09832</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a2363b30b8add35c24a545dece6a4feb3">rntag</a>                        : 1;
<a name="l09833"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a4cd4f1870a40376511bfc08a1b0c5e26">09833</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a4cd4f1870a40376511bfc08a1b0c5e26">rntt</a>                         : 1;
<a name="l09834"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac50f4ebd724d506106001b87b814dd35">09834</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac50f4ebd724d506106001b87b814dd35">rngrp</a>                        : 1;
<a name="l09835"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a6f2a6fb447284ba9be4f93bd1fee2f92">09835</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a6f2a6fb447284ba9be4f93bd1fee2f92">rnqos</a>                        : 1;
<a name="l09836"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a0a1163d3df26fddf74e330b4e59e63f3">09836</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a0a1163d3df26fddf74e330b4e59e63f3">rngrpext</a>                     : 2;
<a name="l09837"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a65e5c475146236a183b66cc2c94296d3">09837</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a65e5c475146236a183b66cc2c94296d3">rskp_len</a>                     : 7;
<a name="l09838"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ae5799a965f632c2671810d6d2c549dac">09838</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ae5799a965f632c2671810d6d2c549dac">reserved_35_35</a>               : 1;
<a name="l09839"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac7fb5806f73719341a564607cc700fdc">09839</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ac7fb5806f73719341a564607cc700fdc">rparmode</a>                     : 2;
<a name="l09840"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a644c1e6095373b41027ee1aa6c2a6e0e">09840</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#a644c1e6095373b41027ee1aa6c2a6e0e">reserved_38_42</a>               : 5;
<a name="l09841"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ae57db6431813d55a3a01a3681059e3b5">09841</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#ae57db6431813d55a3a01a3681059e3b5">pbp</a>                          : 1;
<a name="l09842"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#af060466bdffd8124913883d0abea4961">09842</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html#af060466bdffd8124913883d0abea4961">reserved_44_63</a>               : 20;
<a name="l09843"></a>09843 <span class="preprocessor">#endif</span>
<a name="l09844"></a>09844 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__instr__header.html#a9142606c05735d0dd55efcdda10e054e">s</a>;
<a name="l09845"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html">09845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html">cvmx_sli_pktx_instr_header_cn61xx</a> {
<a name="l09846"></a>09846 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09847"></a>09847 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a661fd029bd143a2efdbb6ee4d0ab1a75">reserved_44_63</a>               : 20;
<a name="l09848"></a>09848     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#acc1a7e706e505817bd34b0a908acd6df">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode.</span>
<a name="l09849"></a>09849 <span class="comment">                                                         Allows DPI to generate PKT_INST_HDR[PM,SL]</span>
<a name="l09850"></a>09850 <span class="comment">                                                         differently per DPI instruction.</span>
<a name="l09851"></a>09851 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l09852"></a>09852     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a45ecc37504abe509a92018cccb7b7d2b">reserved_38_42</a>               : 5;
<a name="l09853"></a>09853     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ab9b5304e91ae914a23f69a26c67cc5d5">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Becomes PKT_INST_HDR[PM]</span>
<a name="l09854"></a>09854 <span class="comment">                                                         when DPI_INST_HDR[R]==1 and PBP==0 */</span>
<a name="l09855"></a>09855     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a18f20a0746dd0cd4092901b97542d92d">reserved_35_35</a>               : 1;
<a name="l09856"></a>09856     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a1d8a5e78770267eb46285d61bd0dbcf2">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Becomes PKT_INST_HDR[SL]</span>
<a name="l09857"></a>09857 <span class="comment">                                                         when DPI_INST_HDR[R]==1 and PBP==0 */</span>
<a name="l09858"></a>09858     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#aa4d7798592c642b3a8631a18fdb7b506">reserved_26_27</a>               : 2;
<a name="l09859"></a>09859     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#aaaa110684964c87d7de43f9cb7d867f3">rnqos</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NQOS]</span>
<a name="l09860"></a>09860 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09861"></a>09861     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a4858d2d15b80296b57d8b756bf61f335">rngrp</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NGRP]</span>
<a name="l09862"></a>09862 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09863"></a>09863     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ae2025ac66e3308d85f675ed69081e0cf">rntt</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTT]</span>
<a name="l09864"></a>09864 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09865"></a>09865     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a1d9015ad428e443e82ff52bf568826b0">rntag</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTAG]</span>
<a name="l09866"></a>09866 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09867"></a>09867     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a252b312b3b2f8f9cf3d44fef8fd31d7d">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; DPI always prepends a PKT_INST_HDR</span>
<a name="l09868"></a>09868 <span class="comment">                                                         as part of the packet data sent to PIP/IPD,</span>
<a name="l09869"></a>09869 <span class="comment">                                                         regardless of DPI_INST_HDR[R]. (DPI also always</span>
<a name="l09870"></a>09870 <span class="comment">                                                         prepends a PKT_INST_HDR when DPI_INST_HDR[R]=1.)</span>
<a name="l09871"></a>09871 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l09872"></a>09872     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ab0218a9b0a17d4afdfd2a04a21d842a0">reserved_16_20</a>               : 5;
<a name="l09873"></a>09873     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a72eefa91a5111519b5f9d8a9ed98110b">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Becomes PKT_INST_HDR[PM]</span>
<a name="l09874"></a>09874 <span class="comment">                                                         when DPI_INST_HDR[R]==0 and USE_IHDR==1 and PBP==0 */</span>
<a name="l09875"></a>09875     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a75c48eba5a679b192ddb7385c64eb5b7">reserved_13_13</a>               : 1;
<a name="l09876"></a>09876     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a5bf5080f53d0f9123604e0f854f184b8">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Becomes PKT_INST_HDR[SL]</span>
<a name="l09877"></a>09877 <span class="comment">                                                         when DPI_INST_HDR[R]==0 and USE_IHDR==1 and PBP==0 */</span>
<a name="l09878"></a>09878     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a203f425327179ff623db026ff388bf3e">reserved_4_5</a>                 : 2;
<a name="l09879"></a>09879     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a24709e5080e2a092331657df61a85b6b">nqos</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NQOS]</span>
<a name="l09880"></a>09880 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09881"></a>09881     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a405af05e06a6f558ede7aca9f08af830">ngrp</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NGRP]</span>
<a name="l09882"></a>09882 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09883"></a>09883     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#acd8e51d66c108f875a2f9103a1bb625b">ntt</a>                          : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTT]</span>
<a name="l09884"></a>09884 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09885"></a>09885     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#adaf3790aab8b28734b36387ab8fda8a4">ntag</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTAG]</span>
<a name="l09886"></a>09886 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09887"></a>09887 <span class="preprocessor">#else</span>
<a name="l09888"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#adaf3790aab8b28734b36387ab8fda8a4">09888</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#adaf3790aab8b28734b36387ab8fda8a4">ntag</a>                         : 1;
<a name="l09889"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#acd8e51d66c108f875a2f9103a1bb625b">09889</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#acd8e51d66c108f875a2f9103a1bb625b">ntt</a>                          : 1;
<a name="l09890"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a405af05e06a6f558ede7aca9f08af830">09890</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a405af05e06a6f558ede7aca9f08af830">ngrp</a>                         : 1;
<a name="l09891"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a24709e5080e2a092331657df61a85b6b">09891</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a24709e5080e2a092331657df61a85b6b">nqos</a>                         : 1;
<a name="l09892"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a203f425327179ff623db026ff388bf3e">09892</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a203f425327179ff623db026ff388bf3e">reserved_4_5</a>                 : 2;
<a name="l09893"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a5bf5080f53d0f9123604e0f854f184b8">09893</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a5bf5080f53d0f9123604e0f854f184b8">skp_len</a>                      : 7;
<a name="l09894"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a75c48eba5a679b192ddb7385c64eb5b7">09894</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a75c48eba5a679b192ddb7385c64eb5b7">reserved_13_13</a>               : 1;
<a name="l09895"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a72eefa91a5111519b5f9d8a9ed98110b">09895</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a72eefa91a5111519b5f9d8a9ed98110b">par_mode</a>                     : 2;
<a name="l09896"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ab0218a9b0a17d4afdfd2a04a21d842a0">09896</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ab0218a9b0a17d4afdfd2a04a21d842a0">reserved_16_20</a>               : 5;
<a name="l09897"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a252b312b3b2f8f9cf3d44fef8fd31d7d">09897</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a252b312b3b2f8f9cf3d44fef8fd31d7d">use_ihdr</a>                     : 1;
<a name="l09898"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a1d9015ad428e443e82ff52bf568826b0">09898</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a1d9015ad428e443e82ff52bf568826b0">rntag</a>                        : 1;
<a name="l09899"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ae2025ac66e3308d85f675ed69081e0cf">09899</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ae2025ac66e3308d85f675ed69081e0cf">rntt</a>                         : 1;
<a name="l09900"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a4858d2d15b80296b57d8b756bf61f335">09900</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a4858d2d15b80296b57d8b756bf61f335">rngrp</a>                        : 1;
<a name="l09901"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#aaaa110684964c87d7de43f9cb7d867f3">09901</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#aaaa110684964c87d7de43f9cb7d867f3">rnqos</a>                        : 1;
<a name="l09902"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#aa4d7798592c642b3a8631a18fdb7b506">09902</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#aa4d7798592c642b3a8631a18fdb7b506">reserved_26_27</a>               : 2;
<a name="l09903"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a1d8a5e78770267eb46285d61bd0dbcf2">09903</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a1d8a5e78770267eb46285d61bd0dbcf2">rskp_len</a>                     : 7;
<a name="l09904"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a18f20a0746dd0cd4092901b97542d92d">09904</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a18f20a0746dd0cd4092901b97542d92d">reserved_35_35</a>               : 1;
<a name="l09905"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ab9b5304e91ae914a23f69a26c67cc5d5">09905</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#ab9b5304e91ae914a23f69a26c67cc5d5">rparmode</a>                     : 2;
<a name="l09906"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a45ecc37504abe509a92018cccb7b7d2b">09906</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a45ecc37504abe509a92018cccb7b7d2b">reserved_38_42</a>               : 5;
<a name="l09907"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#acc1a7e706e505817bd34b0a908acd6df">09907</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#acc1a7e706e505817bd34b0a908acd6df">pbp</a>                          : 1;
<a name="l09908"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a661fd029bd143a2efdbb6ee4d0ab1a75">09908</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html#a661fd029bd143a2efdbb6ee4d0ab1a75">reserved_44_63</a>               : 20;
<a name="l09909"></a>09909 <span class="preprocessor">#endif</span>
<a name="l09910"></a>09910 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__instr__header.html#a676bb8ab36abe1a499033cf3d8aa7162">cn61xx</a>;
<a name="l09911"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#a4fd8574e9be16cc98dc1179845169693">09911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html">cvmx_sli_pktx_instr_header_cn61xx</a> <a class="code" href="unioncvmx__sli__pktx__instr__header.html#a4fd8574e9be16cc98dc1179845169693">cn63xx</a>;
<a name="l09912"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#a773a419031db4be511951ae9d91fe971">09912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html">cvmx_sli_pktx_instr_header_cn61xx</a> <a class="code" href="unioncvmx__sli__pktx__instr__header.html#a773a419031db4be511951ae9d91fe971">cn63xxp1</a>;
<a name="l09913"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#a2f540df4c59e75534efa4959b07e6405">09913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html">cvmx_sli_pktx_instr_header_cn61xx</a> <a class="code" href="unioncvmx__sli__pktx__instr__header.html#a2f540df4c59e75534efa4959b07e6405">cn66xx</a>;
<a name="l09914"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#a6e417ffcbad2b988a6250620e41c6bd6">09914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__s.html">cvmx_sli_pktx_instr_header_s</a>   <a class="code" href="unioncvmx__sli__pktx__instr__header.html#a6e417ffcbad2b988a6250620e41c6bd6">cn68xx</a>;
<a name="l09915"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#aaafdf9604d3a14c9f6fcbae1f3a853f5">09915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html">cvmx_sli_pktx_instr_header_cn61xx</a> <a class="code" href="unioncvmx__sli__pktx__instr__header.html#aaafdf9604d3a14c9f6fcbae1f3a853f5">cn68xxp1</a>;
<a name="l09916"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html">09916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html">cvmx_sli_pktx_instr_header_cn70xx</a> {
<a name="l09917"></a>09917 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09918"></a>09918 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a320a8bff0183ccccd34ac986987c472f">reserved_44_63</a>               : 20;
<a name="l09919"></a>09919     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a4ae96535c448fa337997621038d33a6c">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode.</span>
<a name="l09920"></a>09920 <span class="comment">                                                         Allows DPI to generate PKT_INST_HDR[PM,SL]</span>
<a name="l09921"></a>09921 <span class="comment">                                                         differently per DPI instruction.</span>
<a name="l09922"></a>09922 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l09923"></a>09923     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aade7e538d9e8dd244c3e14e462114279">reserved_38_42</a>               : 5;
<a name="l09924"></a>09924     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9c1c462eb25757b2f412a1dc8b5d6d11">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Becomes PKT_INST_HDR[PM]</span>
<a name="l09925"></a>09925 <span class="comment">                                                         when DPI_INST_HDR[R]==1 and PBP==0 */</span>
<a name="l09926"></a>09926     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a664dfb181d1cc03c3c254b000401ac2d">reserved_35_35</a>               : 1;
<a name="l09927"></a>09927     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aa44d058625392c73c418f6c0c073b75a">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Becomes PKT_INST_HDR[SL]</span>
<a name="l09928"></a>09928 <span class="comment">                                                         when DPI_INST_HDR[R]==1 and PBP==0 */</span>
<a name="l09929"></a>09929     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a944acf91d0e8f651f8879171da73f690">reserved_27_26</a>               : 2;
<a name="l09930"></a>09930     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a6c95a5a5b5a3db5ebb06c1061c38ade8">rnqos</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NQOS]</span>
<a name="l09931"></a>09931 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09932"></a>09932     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9070d2a8fc4c10a5ecf7d38f1bad4375">rngrp</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NGRP]</span>
<a name="l09933"></a>09933 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09934"></a>09934     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aa2410660525f6fc525b4bc3dc97baeeb">rntt</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTT]</span>
<a name="l09935"></a>09935 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09936"></a>09936     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ac693b286e7844dba3081176b3771d99d">rntag</a>                        : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTAG]</span>
<a name="l09937"></a>09937 <span class="comment">                                                         when DPI_INST_HDR[R]==1 */</span>
<a name="l09938"></a>09938     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a8790e02440ae7c4346514d4f7f6e14b0">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; DPI always prepends a PKT_INST_HDR</span>
<a name="l09939"></a>09939 <span class="comment">                                                         as part of the packet data sent to PIP/IPD,</span>
<a name="l09940"></a>09940 <span class="comment">                                                         regardless of DPI_INST_HDR[R]. (DPI also always</span>
<a name="l09941"></a>09941 <span class="comment">                                                         prepends a PKT_INST_HDR when DPI_INST_HDR[R]=1.)</span>
<a name="l09942"></a>09942 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l09943"></a>09943     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ade512057ec67aed961dd179a48462895">reserved_20_16</a>               : 5;
<a name="l09944"></a>09944     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aeeed2b245c7ce1e9af3b2ceeefa296d0">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Becomes PKT_INST_HDR[PM]</span>
<a name="l09945"></a>09945 <span class="comment">                                                         when DPI_INST_HDR[R]==0 and USE_IHDR==1 and PBP==0 */</span>
<a name="l09946"></a>09946     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a63ab39702cb9aca6a1559eb4b9ee836f">reserved_13_13</a>               : 1;
<a name="l09947"></a>09947     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a3f5e37130e1ac9bafaa4ddcfd0281e53">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Becomes PKT_INST_HDR[SL]</span>
<a name="l09948"></a>09948 <span class="comment">                                                         when DPI_INST_HDR[R]==0 and USE_IHDR==1 and PBP==0 */</span>
<a name="l09949"></a>09949     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a618214eae2c4b1a96258556fb2611d69">reserved_5_4</a>                 : 2;
<a name="l09950"></a>09950     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a65a75d6c47325e2ec1dc9bbf4b1dd546">nqos</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NQOS]</span>
<a name="l09951"></a>09951 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09952"></a>09952     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ad376cf63ec57e9d30425a9686a430e1a">ngrp</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NGRP]</span>
<a name="l09953"></a>09953 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09954"></a>09954     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9f733a0bbeb09826ef55414ce202bdc3">ntt</a>                          : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTT]</span>
<a name="l09955"></a>09955 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09956"></a>09956     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9e45e2fce8c1db9933c9b5576d1a083d">ntag</a>                         : 1;  <span class="comment">/**&lt; Becomes PKT_INST_HDR[NTAG]</span>
<a name="l09957"></a>09957 <span class="comment">                                                         when DPI_INST_HDR[R]==0 (and USE_IHDR==1) */</span>
<a name="l09958"></a>09958 <span class="preprocessor">#else</span>
<a name="l09959"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9e45e2fce8c1db9933c9b5576d1a083d">09959</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9e45e2fce8c1db9933c9b5576d1a083d">ntag</a>                         : 1;
<a name="l09960"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9f733a0bbeb09826ef55414ce202bdc3">09960</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9f733a0bbeb09826ef55414ce202bdc3">ntt</a>                          : 1;
<a name="l09961"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ad376cf63ec57e9d30425a9686a430e1a">09961</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ad376cf63ec57e9d30425a9686a430e1a">ngrp</a>                         : 1;
<a name="l09962"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a65a75d6c47325e2ec1dc9bbf4b1dd546">09962</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a65a75d6c47325e2ec1dc9bbf4b1dd546">nqos</a>                         : 1;
<a name="l09963"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a618214eae2c4b1a96258556fb2611d69">09963</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a618214eae2c4b1a96258556fb2611d69">reserved_5_4</a>                 : 2;
<a name="l09964"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a3f5e37130e1ac9bafaa4ddcfd0281e53">09964</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a3f5e37130e1ac9bafaa4ddcfd0281e53">skp_len</a>                      : 7;
<a name="l09965"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a63ab39702cb9aca6a1559eb4b9ee836f">09965</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a63ab39702cb9aca6a1559eb4b9ee836f">reserved_13_13</a>               : 1;
<a name="l09966"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aeeed2b245c7ce1e9af3b2ceeefa296d0">09966</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aeeed2b245c7ce1e9af3b2ceeefa296d0">par_mode</a>                     : 2;
<a name="l09967"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ade512057ec67aed961dd179a48462895">09967</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ade512057ec67aed961dd179a48462895">reserved_20_16</a>               : 5;
<a name="l09968"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a8790e02440ae7c4346514d4f7f6e14b0">09968</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a8790e02440ae7c4346514d4f7f6e14b0">use_ihdr</a>                     : 1;
<a name="l09969"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ac693b286e7844dba3081176b3771d99d">09969</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#ac693b286e7844dba3081176b3771d99d">rntag</a>                        : 1;
<a name="l09970"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aa2410660525f6fc525b4bc3dc97baeeb">09970</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aa2410660525f6fc525b4bc3dc97baeeb">rntt</a>                         : 1;
<a name="l09971"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9070d2a8fc4c10a5ecf7d38f1bad4375">09971</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9070d2a8fc4c10a5ecf7d38f1bad4375">rngrp</a>                        : 1;
<a name="l09972"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a6c95a5a5b5a3db5ebb06c1061c38ade8">09972</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a6c95a5a5b5a3db5ebb06c1061c38ade8">rnqos</a>                        : 1;
<a name="l09973"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a944acf91d0e8f651f8879171da73f690">09973</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a944acf91d0e8f651f8879171da73f690">reserved_27_26</a>               : 2;
<a name="l09974"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aa44d058625392c73c418f6c0c073b75a">09974</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aa44d058625392c73c418f6c0c073b75a">rskp_len</a>                     : 7;
<a name="l09975"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a664dfb181d1cc03c3c254b000401ac2d">09975</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a664dfb181d1cc03c3c254b000401ac2d">reserved_35_35</a>               : 1;
<a name="l09976"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9c1c462eb25757b2f412a1dc8b5d6d11">09976</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a9c1c462eb25757b2f412a1dc8b5d6d11">rparmode</a>                     : 2;
<a name="l09977"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aade7e538d9e8dd244c3e14e462114279">09977</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#aade7e538d9e8dd244c3e14e462114279">reserved_38_42</a>               : 5;
<a name="l09978"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a4ae96535c448fa337997621038d33a6c">09978</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a4ae96535c448fa337997621038d33a6c">pbp</a>                          : 1;
<a name="l09979"></a><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a320a8bff0183ccccd34ac986987c472f">09979</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html#a320a8bff0183ccccd34ac986987c472f">reserved_44_63</a>               : 20;
<a name="l09980"></a>09980 <span class="preprocessor">#endif</span>
<a name="l09981"></a>09981 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__instr__header.html#a9d0a5d77b037b0d9812401ddfbd3a540">cn70xx</a>;
<a name="l09982"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#aa363d7dc6a59ef4d549aec7abc8941ef">09982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn70xx.html">cvmx_sli_pktx_instr_header_cn70xx</a> <a class="code" href="unioncvmx__sli__pktx__instr__header.html#aa363d7dc6a59ef4d549aec7abc8941ef">cn70xxp1</a>;
<a name="l09983"></a><a class="code" href="unioncvmx__sli__pktx__instr__header.html#ad2a2684feb7fca6b58dfdbd3a39dfa84">09983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__instr__header_1_1cvmx__sli__pktx__instr__header__cn61xx.html">cvmx_sli_pktx_instr_header_cn61xx</a> <a class="code" href="unioncvmx__sli__pktx__instr__header.html#ad2a2684feb7fca6b58dfdbd3a39dfa84">cnf71xx</a>;
<a name="l09984"></a>09984 };
<a name="l09985"></a><a class="code" href="cvmx-sli-defs_8h.html#aa12258c4540b3570988a0c0306955cc5">09985</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__instr__header.html" title="cvmx_sli_pkt::_instr_header">cvmx_sli_pktx_instr_header</a> <a class="code" href="unioncvmx__sli__pktx__instr__header.html" title="cvmx_sli_pkt::_instr_header">cvmx_sli_pktx_instr_header_t</a>;
<a name="l09986"></a>09986 <span class="comment"></span>
<a name="l09987"></a>09987 <span class="comment">/**</span>
<a name="l09988"></a>09988 <span class="comment"> * cvmx_sli_pkt#_int_levels</span>
<a name="l09989"></a>09989 <span class="comment"> *</span>
<a name="l09990"></a>09990 <span class="comment"> * This register contains output-packet interrupt levels.</span>
<a name="l09991"></a>09991 <span class="comment"> *</span>
<a name="l09992"></a>09992 <span class="comment"> */</span>
<a name="l09993"></a><a class="code" href="unioncvmx__sli__pktx__int__levels.html">09993</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__int__levels.html" title="cvmx_sli_pkt::_int_levels">cvmx_sli_pktx_int_levels</a> {
<a name="l09994"></a><a class="code" href="unioncvmx__sli__pktx__int__levels.html#ae7d4ef4a550a5e055707bd75eec66807">09994</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__int__levels.html#ae7d4ef4a550a5e055707bd75eec66807">u64</a>;
<a name="l09995"></a><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html">09995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html">cvmx_sli_pktx_int_levels_s</a> {
<a name="l09996"></a>09996 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09997"></a>09997 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#af7bb588ff53a5c147c96f0bd18037156">reserved_54_63</a>               : 10;
<a name="l09998"></a>09998     uint64_t <a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#a07ecee8ac0d2e3eedd0c3335cc85f277">time</a>                         : 22; <span class="comment">/**&lt; Output ring counter time interrupt threshold. SLI sets SLI_PKT()_CNTS[PO_INT]</span>
<a name="l09999"></a>09999 <span class="comment">                                                         (and SLI_PKT_TIME_INT&lt;i&gt; and SLI_PKT_INT&lt;i&gt;), and may cause an MSI-X, MSI, or</span>
<a name="l10000"></a>10000 <span class="comment">                                                         INTA/B/C/D interrupt, whenever SLI_PKT()_CNTS[TIMER] &gt; [TIME].</span>
<a name="l10001"></a>10001 <span class="comment">                                                         Whenever software changes the value of [TIME], it should also subsequently write</span>
<a name="l10002"></a>10002 <span class="comment">                                                         the corresponding SLI_PKT()_CNTS register (with a value of zero if desired)</span>
<a name="l10003"></a>10003 <span class="comment">                                                         to ensure that the hardware correspondingly updates SLI_PKT()_CNTS[PO_INT]. */</span>
<a name="l10004"></a>10004     uint64_t <a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#a01fe67d0cbdbac8acf4abd39cb03dfcf">cnt</a>                          : 32; <span class="comment">/**&lt; Output ring counter interrupt threshold. SLI sets SLI_PKT()_CNTS[PO_INT]</span>
<a name="l10005"></a>10005 <span class="comment">                                                         (and SLI_PKT_CNT_INT&lt;i&gt; and SLI_PKT_INT&lt;i&gt;), and may cause an MSI-X, MSI, or</span>
<a name="l10006"></a>10006 <span class="comment">                                                         INTA/B/C/D interrupt, whenever SLI_PKT()_CNTS[CNT] &gt; [CNT].</span>
<a name="l10007"></a>10007 <span class="comment">                                                         Whenever software changes the value of [TIME], it should also subsequently write</span>
<a name="l10008"></a>10008 <span class="comment">                                                         the corresponding SLI_PKT()_CNTS register (with a value of zero if desired)</span>
<a name="l10009"></a>10009 <span class="comment">                                                         to ensure that the hardware correspondingly updates SLI_PKT()_CNTS[PO_INT]. */</span>
<a name="l10010"></a>10010 <span class="preprocessor">#else</span>
<a name="l10011"></a><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#a01fe67d0cbdbac8acf4abd39cb03dfcf">10011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#a01fe67d0cbdbac8acf4abd39cb03dfcf">cnt</a>                          : 32;
<a name="l10012"></a><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#a07ecee8ac0d2e3eedd0c3335cc85f277">10012</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#a07ecee8ac0d2e3eedd0c3335cc85f277">time</a>                         : 22;
<a name="l10013"></a><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#af7bb588ff53a5c147c96f0bd18037156">10013</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html#af7bb588ff53a5c147c96f0bd18037156">reserved_54_63</a>               : 10;
<a name="l10014"></a>10014 <span class="preprocessor">#endif</span>
<a name="l10015"></a>10015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__int__levels.html#afd305ed376cef67c17020c94947c1a46">s</a>;
<a name="l10016"></a><a class="code" href="unioncvmx__sli__pktx__int__levels.html#a28a06e6544ddcb526c2260aa54778b92">10016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html">cvmx_sli_pktx_int_levels_s</a>     <a class="code" href="unioncvmx__sli__pktx__int__levels.html#a28a06e6544ddcb526c2260aa54778b92">cn73xx</a>;
<a name="l10017"></a><a class="code" href="unioncvmx__sli__pktx__int__levels.html#a6c3999274121e27c42e014fbe9dca444">10017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html">cvmx_sli_pktx_int_levels_s</a>     <a class="code" href="unioncvmx__sli__pktx__int__levels.html#a6c3999274121e27c42e014fbe9dca444">cn78xx</a>;
<a name="l10018"></a><a class="code" href="unioncvmx__sli__pktx__int__levels.html#a27c71d818bd8a1675d54a3ff883a3492">10018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html">cvmx_sli_pktx_int_levels_s</a>     <a class="code" href="unioncvmx__sli__pktx__int__levels.html#a27c71d818bd8a1675d54a3ff883a3492">cn78xxp1</a>;
<a name="l10019"></a><a class="code" href="unioncvmx__sli__pktx__int__levels.html#ae158b32c4fd80400889b7059e6e6f04c">10019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__int__levels_1_1cvmx__sli__pktx__int__levels__s.html">cvmx_sli_pktx_int_levels_s</a>     <a class="code" href="unioncvmx__sli__pktx__int__levels.html#ae158b32c4fd80400889b7059e6e6f04c">cnf75xx</a>;
<a name="l10020"></a>10020 };
<a name="l10021"></a><a class="code" href="cvmx-sli-defs_8h.html#a246bc6a7dfcb282d985b9e100693e1c1">10021</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__int__levels.html" title="cvmx_sli_pkt::_int_levels">cvmx_sli_pktx_int_levels</a> <a class="code" href="unioncvmx__sli__pktx__int__levels.html" title="cvmx_sli_pkt::_int_levels">cvmx_sli_pktx_int_levels_t</a>;
<a name="l10022"></a>10022 <span class="comment"></span>
<a name="l10023"></a>10023 <span class="comment">/**</span>
<a name="l10024"></a>10024 <span class="comment"> * cvmx_sli_pkt#_mbox_int</span>
<a name="l10025"></a>10025 <span class="comment"> *</span>
<a name="l10026"></a>10026 <span class="comment"> * This register contains information to service mbox interrupts to the VF</span>
<a name="l10027"></a>10027 <span class="comment"> * when the PF writes SLI_PKT()_PF_VF_MBOX_SIG(0).</span>
<a name="l10028"></a>10028 <span class="comment"> */</span>
<a name="l10029"></a><a class="code" href="unioncvmx__sli__pktx__mbox__int.html">10029</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__mbox__int.html" title="cvmx_sli_pkt::_mbox_int">cvmx_sli_pktx_mbox_int</a> {
<a name="l10030"></a><a class="code" href="unioncvmx__sli__pktx__mbox__int.html#ae2eef52471c16eea427fe2f4c59ea00d">10030</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__mbox__int.html#ae2eef52471c16eea427fe2f4c59ea00d">u64</a>;
<a name="l10031"></a><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html">10031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html">cvmx_sli_pktx_mbox_int_s</a> {
<a name="l10032"></a>10032 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10033"></a>10033 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a45380831f75157428d4562fb4b7b0996">po_int</a>                       : 1;  <span class="comment">/**&lt; &quot;Returns a 1 when either the corresponding bit in SLI_PKT_TIME_INT[RING&lt;\#&gt;] or</span>
<a name="l10034"></a>10034 <span class="comment">                                                         SLI_PKT_CNT_INT[RING&lt;\#&gt;] is set. This interrupt can be cleared by writing</span>
<a name="l10035"></a>10035 <span class="comment">                                                         SLI_PKT()_CNTS[CNT].&quot; */</span>
<a name="l10036"></a>10036     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a28b78d0282e7e870be2b8f7318d367eb">pi_int</a>                       : 1;  <span class="comment">/**&lt; &quot;Reads corresponding bit of SLI_PKT_IN_INT[RING&lt;\#&gt;]. This interrupt</span>
<a name="l10037"></a>10037 <span class="comment">                                                         can be cleared by writing SLI_PKT_IN_DONE()_CNTS.&quot; */</span>
<a name="l10038"></a>10038     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#ad894991b17f616335b4575eaf0799f1e">mbox_int</a>                     : 1;  <span class="comment">/**&lt; Set to one when a PF writes the corresponding ring SLI_PKT()_PF_VF_MBOX_SIG(0)</span>
<a name="l10039"></a>10039 <span class="comment">                                                         register. Writes will clear this interrupt.  This bit can only be written by the VF side.</span>
<a name="l10040"></a>10040 <span class="comment">                                                         It cannot be cleared by the PF. [MBOX_INT] can cause an MSI-X interrupt for the ring,</span>
<a name="l10041"></a>10041 <span class="comment">                                                         but will never cause an INTA/B/C/D nor MSI interrupt nor set any</span>
<a name="l10042"></a>10042 <span class="comment">                                                         SLI_MAC()_PF()_INT_SUM bit. */</span>
<a name="l10043"></a>10043     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a12767e003876c11e1f955f96d1bd37aa">resend</a>                       : 1;  <span class="comment">/**&lt; A write of 1 will resend an MSI-X interrupt message if there is a pending interrupt in</span>
<a name="l10044"></a>10044 <span class="comment">                                                         P0_INT, PI_INT or MBOX_INT for this ring after the clear of [MBOX_INT] occurs.</span>
<a name="l10045"></a>10045 <span class="comment">                                                         [RESEND] and [MBOX_INT] must be written together with the assumption that the write of</span>
<a name="l10046"></a>10046 <span class="comment">                                                         [CNT] will clear the [MBOX_INT] interrupt bit.</span>
<a name="l10047"></a>10047 <span class="comment">                                                         The [RESEND] bit will never effect INTA/B/C/D or MSI interrupt */</span>
<a name="l10048"></a>10048     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#aab40b225db6ab17329b5af12beb63af1">reserved_1_59</a>                : 59;
<a name="l10049"></a>10049     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a1f5d463e58150f9dc0a9d0626eff0b17">mbox_en</a>                      : 1;  <span class="comment">/**&lt; Enables interrupt to the MSIX vector associated with this VF when the PF writes the</span>
<a name="l10050"></a>10050 <span class="comment">                                                         corresponding ring in SLI_PKT()_VF_MBOX_SIG(0). */</span>
<a name="l10051"></a>10051 <span class="preprocessor">#else</span>
<a name="l10052"></a><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a1f5d463e58150f9dc0a9d0626eff0b17">10052</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a1f5d463e58150f9dc0a9d0626eff0b17">mbox_en</a>                      : 1;
<a name="l10053"></a><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#aab40b225db6ab17329b5af12beb63af1">10053</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#aab40b225db6ab17329b5af12beb63af1">reserved_1_59</a>                : 59;
<a name="l10054"></a><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a12767e003876c11e1f955f96d1bd37aa">10054</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a12767e003876c11e1f955f96d1bd37aa">resend</a>                       : 1;
<a name="l10055"></a><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#ad894991b17f616335b4575eaf0799f1e">10055</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#ad894991b17f616335b4575eaf0799f1e">mbox_int</a>                     : 1;
<a name="l10056"></a><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a28b78d0282e7e870be2b8f7318d367eb">10056</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a28b78d0282e7e870be2b8f7318d367eb">pi_int</a>                       : 1;
<a name="l10057"></a><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a45380831f75157428d4562fb4b7b0996">10057</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html#a45380831f75157428d4562fb4b7b0996">po_int</a>                       : 1;
<a name="l10058"></a>10058 <span class="preprocessor">#endif</span>
<a name="l10059"></a>10059 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__mbox__int.html#aa5aabbc0c175c08fcb4c4c4fac518a66">s</a>;
<a name="l10060"></a><a class="code" href="unioncvmx__sli__pktx__mbox__int.html#a1f7252b2137133e318b7f9f297aab9e0">10060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html">cvmx_sli_pktx_mbox_int_s</a>       <a class="code" href="unioncvmx__sli__pktx__mbox__int.html#a1f7252b2137133e318b7f9f297aab9e0">cn73xx</a>;
<a name="l10061"></a><a class="code" href="unioncvmx__sli__pktx__mbox__int.html#a26f00586c4db483cc3e3288b0c4c7708">10061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html">cvmx_sli_pktx_mbox_int_s</a>       <a class="code" href="unioncvmx__sli__pktx__mbox__int.html#a26f00586c4db483cc3e3288b0c4c7708">cn78xx</a>;
<a name="l10062"></a><a class="code" href="unioncvmx__sli__pktx__mbox__int.html#a90f1b8eeae32fef3bc7a1a9fc867983a">10062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__mbox__int_1_1cvmx__sli__pktx__mbox__int__s.html">cvmx_sli_pktx_mbox_int_s</a>       <a class="code" href="unioncvmx__sli__pktx__mbox__int.html#a90f1b8eeae32fef3bc7a1a9fc867983a">cnf75xx</a>;
<a name="l10063"></a>10063 };
<a name="l10064"></a><a class="code" href="cvmx-sli-defs_8h.html#a26ebf5dd94d9477984245e772fa39b91">10064</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__mbox__int.html" title="cvmx_sli_pkt::_mbox_int">cvmx_sli_pktx_mbox_int</a> <a class="code" href="unioncvmx__sli__pktx__mbox__int.html" title="cvmx_sli_pkt::_mbox_int">cvmx_sli_pktx_mbox_int_t</a>;
<a name="l10065"></a>10065 <span class="comment"></span>
<a name="l10066"></a>10066 <span class="comment">/**</span>
<a name="l10067"></a>10067 <span class="comment"> * cvmx_sli_pkt#_out_size</span>
<a name="l10068"></a>10068 <span class="comment"> *</span>
<a name="l10069"></a>10069 <span class="comment"> * This register contains the BSIZE and ISIZE for output packet rings.</span>
<a name="l10070"></a>10070 <span class="comment"> *</span>
<a name="l10071"></a>10071 <span class="comment"> */</span>
<a name="l10072"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html">10072</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__out__size.html" title="cvmx_sli_pkt::_out_size">cvmx_sli_pktx_out_size</a> {
<a name="l10073"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a203e41541a578ab89db71200740aab6f">10073</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__out__size.html#a203e41541a578ab89db71200740aab6f">u64</a>;
<a name="l10074"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">10074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a> {
<a name="l10075"></a>10075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10076"></a>10076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a4ad26f9b216ae3f477dad69e132608a0">reserved_23_63</a>               : 41;
<a name="l10077"></a>10077     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a2ef8d37f4b6cb5b25715a0de2863710a">isize</a>                        : 7;  <span class="comment">/**&lt; Info bytes size (bytes) for this ring. Legal sizes are 0 to 59. Not used in buffer-</span>
<a name="l10078"></a>10078 <span class="comment">                                                         pointer-only mode.</span>
<a name="l10079"></a>10079 <span class="comment">                                                         PKO should be configured to pad all DPI packet output packets to 60 bytes</span>
<a name="l10080"></a>10080 <span class="comment">                                                         or more, so all packets will be more than [ISIZE] bytes. See</span>
<a name="l10081"></a>10081 <span class="comment">                                                         PKO_MAC()_CFG[MIN_PAD_ENA] and PKO_PDM_CFG[PKO_PAD_MINLEN]. */</span>
<a name="l10082"></a>10082     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a2b8ed708fd5ef5a01dcfa55c650d1d34">bsize</a>                        : 16; <span class="comment">/**&lt; Buffer size (bytes) for this ring. Legal values have to be greater then 128.</span>
<a name="l10083"></a>10083 <span class="comment">                                                         Writes of [BSIZE] less than 128 will set [BSIZE] to 128. */</span>
<a name="l10084"></a>10084 <span class="preprocessor">#else</span>
<a name="l10085"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a2b8ed708fd5ef5a01dcfa55c650d1d34">10085</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a2b8ed708fd5ef5a01dcfa55c650d1d34">bsize</a>                        : 16;
<a name="l10086"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a2ef8d37f4b6cb5b25715a0de2863710a">10086</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a2ef8d37f4b6cb5b25715a0de2863710a">isize</a>                        : 7;
<a name="l10087"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a4ad26f9b216ae3f477dad69e132608a0">10087</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html#a4ad26f9b216ae3f477dad69e132608a0">reserved_23_63</a>               : 41;
<a name="l10088"></a>10088 <span class="preprocessor">#endif</span>
<a name="l10089"></a>10089 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__out__size.html#a5afff3aff24d8700cf6a5283350b2069">s</a>;
<a name="l10090"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a1a3a733fabed6039ef234f910c9fbf50">10090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#a1a3a733fabed6039ef234f910c9fbf50">cn61xx</a>;
<a name="l10091"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#ae01b5374e1a3ee44341aed2f96ceadfa">10091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#ae01b5374e1a3ee44341aed2f96ceadfa">cn63xx</a>;
<a name="l10092"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a37a087e7f9b67454d70f86cd7c15f809">10092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#a37a087e7f9b67454d70f86cd7c15f809">cn63xxp1</a>;
<a name="l10093"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a1bc51bb1827111f9267ac44dadec8e23">10093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#a1bc51bb1827111f9267ac44dadec8e23">cn66xx</a>;
<a name="l10094"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#ade39b4604aea5099c4ac7ad8433bbb21">10094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#ade39b4604aea5099c4ac7ad8433bbb21">cn68xx</a>;
<a name="l10095"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a9e8d67144b68e3ba632c17a9367125e8">10095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#a9e8d67144b68e3ba632c17a9367125e8">cn68xxp1</a>;
<a name="l10096"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a5e9c05ea1cc92c0de99ed58a83d95d60">10096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#a5e9c05ea1cc92c0de99ed58a83d95d60">cn70xx</a>;
<a name="l10097"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a36e7d3828aa291ccb76db4dae4733f7b">10097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#a36e7d3828aa291ccb76db4dae4733f7b">cn70xxp1</a>;
<a name="l10098"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html">10098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html">cvmx_sli_pktx_out_size_cn73xx</a> {
<a name="l10099"></a>10099 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10100"></a>10100 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#a71ae791ecefc556cfcda23bd6ebb2efb">reserved_22_63</a>               : 42;
<a name="l10101"></a>10101     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#a3af2698d3a02616ed76b04b65690d91c">isize</a>                        : 6;  <span class="comment">/**&lt; Info bytes size (bytes) for this ring. Legal sizes are 0 to 59. Not used in buffer-</span>
<a name="l10102"></a>10102 <span class="comment">                                                         pointer-only mode.</span>
<a name="l10103"></a>10103 <span class="comment">                                                         PKO should be configured to pad all DPI packet output packets to 60 bytes</span>
<a name="l10104"></a>10104 <span class="comment">                                                         or more, so all packets will be more than [ISIZE] bytes. See</span>
<a name="l10105"></a>10105 <span class="comment">                                                         PKO_MAC()_CFG[MIN_PAD_ENA] and PKO_PDM_CFG[PKO_PAD_MINLEN]. */</span>
<a name="l10106"></a>10106     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#ad179798a806e7d8af1638b2122171986">bsize</a>                        : 16; <span class="comment">/**&lt; Buffer size (bytes) for this ring. Legal values have to be greater then 128.</span>
<a name="l10107"></a>10107 <span class="comment">                                                         Writes of [BSIZE] less than 128 will set [BSIZE] to 128. */</span>
<a name="l10108"></a>10108 <span class="preprocessor">#else</span>
<a name="l10109"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#ad179798a806e7d8af1638b2122171986">10109</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#ad179798a806e7d8af1638b2122171986">bsize</a>                        : 16;
<a name="l10110"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#a3af2698d3a02616ed76b04b65690d91c">10110</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#a3af2698d3a02616ed76b04b65690d91c">isize</a>                        : 6;
<a name="l10111"></a><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#a71ae791ecefc556cfcda23bd6ebb2efb">10111</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html#a71ae791ecefc556cfcda23bd6ebb2efb">reserved_22_63</a>               : 42;
<a name="l10112"></a>10112 <span class="preprocessor">#endif</span>
<a name="l10113"></a>10113 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__out__size.html#ade54b15075d7f6249c2fe7b8d3fc2a5f">cn73xx</a>;
<a name="l10114"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#afbbd6ad901f14f158772d62d04967c10">10114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html">cvmx_sli_pktx_out_size_cn73xx</a>  <a class="code" href="unioncvmx__sli__pktx__out__size.html#afbbd6ad901f14f158772d62d04967c10">cn78xx</a>;
<a name="l10115"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a36ff12cd51846935daaa4ee98049ac2a">10115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#a36ff12cd51846935daaa4ee98049ac2a">cn78xxp1</a>;
<a name="l10116"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#adbf1fe3bd37766a671af451f5b64ca85">10116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__s.html">cvmx_sli_pktx_out_size_s</a>       <a class="code" href="unioncvmx__sli__pktx__out__size.html#adbf1fe3bd37766a671af451f5b64ca85">cnf71xx</a>;
<a name="l10117"></a><a class="code" href="unioncvmx__sli__pktx__out__size.html#a50c774cb5d9242ab38a04a3091610bf0">10117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__out__size_1_1cvmx__sli__pktx__out__size__cn73xx.html">cvmx_sli_pktx_out_size_cn73xx</a>  <a class="code" href="unioncvmx__sli__pktx__out__size.html#a50c774cb5d9242ab38a04a3091610bf0">cnf75xx</a>;
<a name="l10118"></a>10118 };
<a name="l10119"></a><a class="code" href="cvmx-sli-defs_8h.html#a2d80bd1896ae1e0a3feb59d2ed916c63">10119</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__out__size.html" title="cvmx_sli_pkt::_out_size">cvmx_sli_pktx_out_size</a> <a class="code" href="unioncvmx__sli__pktx__out__size.html" title="cvmx_sli_pkt::_out_size">cvmx_sli_pktx_out_size_t</a>;
<a name="l10120"></a>10120 <span class="comment"></span>
<a name="l10121"></a>10121 <span class="comment">/**</span>
<a name="l10122"></a>10122 <span class="comment"> * cvmx_sli_pkt#_output_control</span>
<a name="l10123"></a>10123 <span class="comment"> *</span>
<a name="l10124"></a>10124 <span class="comment"> * This register is the control for read operations for gather list and instructions.</span>
<a name="l10125"></a>10125 <span class="comment"> *</span>
<a name="l10126"></a>10126 <span class="comment"> */</span>
<a name="l10127"></a><a class="code" href="unioncvmx__sli__pktx__output__control.html">10127</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__output__control.html" title="cvmx_sli_pkt::_output_control">cvmx_sli_pktx_output_control</a> {
<a name="l10128"></a><a class="code" href="unioncvmx__sli__pktx__output__control.html#a931c92e3f4799a478fa3ed79b2adf836">10128</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__output__control.html#a931c92e3f4799a478fa3ed79b2adf836">u64</a>;
<a name="l10129"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html">10129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html">cvmx_sli_pktx_output_control_s</a> {
<a name="l10130"></a>10130 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10131"></a>10131 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a273ae9c18590bc56e949f1ee7800c5e8">reserved_14_63</a>               : 50;
<a name="l10132"></a>10132     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a52de935478aad572555a225b1bcf2800">tenb</a>                         : 1;  <span class="comment">/**&lt; SLI_MAC()_PF()_INT_SUM[PTIME] interrupt enable for this ring i. When [TENB] is set</span>
<a name="l10133"></a>10133 <span class="comment">                                                         and (SLI_PKT(i)_CNTS[TIMER] &gt; SLI_PKT(i)_INT_LEVELS[TIME]),</span>
<a name="l10134"></a>10134 <span class="comment">                                                         SLI_MAC()_PF()_INT_SUM[PTIME] will be set, and SLI_MAC()_PF()_INT_SUM interrupts</span>
<a name="l10135"></a>10135 <span class="comment">                                                         can occur if corresponding SLI_MAC()_PF()_INT_SUM[PTIME] is set.</span>
<a name="l10136"></a>10136 <span class="comment">                                                         When [TENB] is clear, SLI_MAC()_PF()_INT_SUM[PTIME] will never assert due to</span>
<a name="l10137"></a>10137 <span class="comment">                                                         ring i.</span>
<a name="l10138"></a>10138 <span class="comment">                                                         [TENB] is RO when accessed via BAR0 of a virtual function, and R/W otherwise.</span>
<a name="l10139"></a>10139 <span class="comment">                                                         [TENB] has no effect on SLI_PKT_TIME_INT or SLI_PKT_INT, and</span>
<a name="l10140"></a>10140 <span class="comment">                                                         has no effect on any non-SLI_MAC()_PF()_INT_SUM interrupt. */</span>
<a name="l10141"></a>10141     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#adcb9c72f6a10208a2c0a297a24d0c8e4">cenb</a>                         : 1;  <span class="comment">/**&lt; SLI_MAC()_PF()_INT_SUM[PCNT] interrupt enable for this ring i. When [CENB] is set</span>
<a name="l10142"></a>10142 <span class="comment">                                                         and (SLI_PKT(i)_CNTS[CNT] &gt; SLI_PKT(i)_INT_LEVELS[CNT]),</span>
<a name="l10143"></a>10143 <span class="comment">                                                         SLI_MAC()_PF()_INT_SUM[PCNT] will be set, and SLI_INT_SUM interrupts</span>
<a name="l10144"></a>10144 <span class="comment">                                                         can occur if corresponding SLI_MAC()_PF()_INT_SUM[PCNT] is set.</span>
<a name="l10145"></a>10145 <span class="comment">                                                         When [CENB] is clear, SLI_MAC()_PF()_INT_SUM[PCNT] will never assert due to</span>
<a name="l10146"></a>10146 <span class="comment">                                                         ring i.</span>
<a name="l10147"></a>10147 <span class="comment">                                                         [CENB] is RO when accessed via BAR0 of a virtual function, and R/W otherwise.</span>
<a name="l10148"></a>10148 <span class="comment">                                                         [CENB] has no effect on SLI_PKT_CNT_INT or SLI_PKT_INT, and</span>
<a name="l10149"></a>10149 <span class="comment">                                                         has no effect on any non-SLI_MAC()_PF()_INT_SUM interrupt. */</span>
<a name="l10150"></a>10150     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ac1859349f4e7245b3faef508342be2e8">iptr</a>                         : 1;  <span class="comment">/**&lt; When IPTR=1, packet output ring is in info-pointer mode; otherwise the packet output ring</span>
<a name="l10151"></a>10151 <span class="comment">                                                         is in buffer-pointer-only mode. */</span>
<a name="l10152"></a>10152     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#aa7782cab17c852be1c4dd630b650f7f2">es</a>                           : 2;  <span class="comment">/**&lt; If [DPTR]=1 (DPTR Format 0), [ES] is ES&lt;1:0&gt; for buffer/info write operations to</span>
<a name="l10153"></a>10153 <span class="comment">                                                         buffer/info pair MAC memory space addresses fetched from packet output</span>
<a name="l10154"></a>10154 <span class="comment">                                                         ring. ES&lt;1:0&gt; is the endian-swap attribute for these MAC memory space writes.</span>
<a name="l10155"></a>10155 <span class="comment">                                                         If [DPTR]=0 (DPTR Format 1), [ES] is MACADD&lt;63:62&gt; for buffer/info write</span>
<a name="l10156"></a>10156 <span class="comment">                                                         operations to buffer/info pair MAC memory space addresses fetched from packet</span>
<a name="l10157"></a>10157 <span class="comment">                                                         output ring. (&lt;63:62&gt; of the buffer or info pointer is ES&lt;1:0&gt; for the writes in</span>
<a name="l10158"></a>10158 <span class="comment">                                                         this case when [DPTR]=0.) */</span>
<a name="l10159"></a>10159     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a1e13871722404e2944b2e7b739275a37">nsr</a>                          : 1;  <span class="comment">/**&lt; If [DPTR]=1 (DPTR Format 0), [NSR] is ADDRTYPE&lt;1&gt; for buffer/info write</span>
<a name="l10160"></a>10160 <span class="comment">                                                         operations to buffer/info pair MAC memory space addresses fetched from packet</span>
<a name="l10161"></a>10161 <span class="comment">                                                         output ring. ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe.</span>
<a name="l10162"></a>10162 <span class="comment">                                                         If [DPTR]=0 (DPTR Format 1), [NSR] is MACADD&lt;61&gt; for buffer/info write</span>
<a name="l10163"></a>10163 <span class="comment">                                                         operations to buffer/info pair MAC memory space addresses fetched from packet</span>
<a name="l10164"></a>10164 <span class="comment">                                                         output ring. (&lt;61&gt; of the buffer or info pointer is ADDRTYPE&lt;1&gt; for the writes</span>
<a name="l10165"></a>10165 <span class="comment">                                                         in this case when [DPTR]=0.) */</span>
<a name="l10166"></a>10166     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a415630ddc3ecf40ffff3025605283c57">ror</a>                          : 1;  <span class="comment">/**&lt; If [DPTR]=1 (DPTR Format 0), [ROR] is ADDRTYPE&lt;0&gt; for buffer/info write</span>
<a name="l10167"></a>10167 <span class="comment">                                                         operations to buffer/info pair MAC memory space addresses fetched from packet</span>
<a name="l10168"></a>10168 <span class="comment">                                                         output ring. ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe.</span>
<a name="l10169"></a>10169 <span class="comment">                                                         If [DPTR]=0 (DPTR Format 1), [ROR] is MACADD&lt;60&gt; for buffer/info write</span>
<a name="l10170"></a>10170 <span class="comment">                                                         operations to buffer/info pair MAC memory space addresses fetched from packet</span>
<a name="l10171"></a>10171 <span class="comment">                                                         output ring. (&lt;60&gt; of the buffer or info pointer is ADDRTYPE&lt;0&gt; for the writes</span>
<a name="l10172"></a>10172 <span class="comment">                                                         in this case when [DPTR]=0.) */</span>
<a name="l10173"></a>10173     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a2c38b4759cf4c6a20e8a1b5ac2a2fdf1">dptr</a>                         : 1;  <span class="comment">/**&lt; Determines [ES,NSR,ROR] usage and the format of buffer/info pointers. When set,</span>
<a name="l10174"></a>10174 <span class="comment">                                                         buffer/info pointers are DPTR format 0. When clear, buffer/info pointers</span>
<a name="l10175"></a>10175 <span class="comment">                                                         are DPTR format 1. */</span>
<a name="l10176"></a>10176     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ae49ef585b06702dd904b643e39752072">bmode</a>                        : 1;  <span class="comment">/**&lt; Determines whether SLI_PKT()_CNTS[CNT] is a byte or packet counter. When BMODE=1,</span>
<a name="l10177"></a>10177 <span class="comment">                                                         SLI_PKT()_CNTS[CNT] is a byte counter, else SLI_PKT()_CNTS[CNT] is a packet counter. */</span>
<a name="l10178"></a>10178     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ade156493f37273bc3cf85378e314e4e2">es_p</a>                         : 2;  <span class="comment">/**&lt; [ES_P] is ES&lt;1:0&gt; for the packet output ring reads that fetch buffer/info pointer pairs</span>
<a name="l10179"></a>10179 <span class="comment">                                                         (from SLI_PKT()_SLIST_BADDR[ADDR]+). ES&lt;1:0&gt; is the endian-swap attribute for these</span>
<a name="l10180"></a>10180 <span class="comment">                                                         MAC memory space reads. */</span>
<a name="l10181"></a>10181     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a06810076f9cb2b823e1de151a86660a3">nsr_p</a>                        : 1;  <span class="comment">/**&lt; [NSR_P] is ADDRTYPE&lt;1&gt; for the packet output ring reads that fetch buffer/info pointer</span>
<a name="l10182"></a>10182 <span class="comment">                                                         pairs (from SLI_PKT()_SLIST_BADDR[ADDR]+). ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe. */</span>
<a name="l10183"></a>10183     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a448db54ce8464d75bd6c50b0738dd410">ror_p</a>                        : 1;  <span class="comment">/**&lt; [ROR_P] is ADDRTYPE&lt;0&gt; for the packet output ring reads that fetch buffer/info pointer</span>
<a name="l10184"></a>10184 <span class="comment">                                                         pairs (from SLI_PKT()_SLIST_BADDR[ADDR]+). ADDRTYPE&lt;0&gt; is the relaxed-order attribute</span>
<a name="l10185"></a>10185 <span class="comment">                                                         for PCIe. */</span>
<a name="l10186"></a>10186     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a268e9dab76bf1d607d71b1e125be1a78">enb</a>                          : 1;  <span class="comment">/**&lt; Enable for the output ring. Whenever SLI_PKT()_INPUT_CONTROL[RST] is set, hardware</span>
<a name="l10187"></a>10187 <span class="comment">                                                         forces [ENB] clear.  Software can only write [ENB] to 1.  [ENB] can only be cleared</span>
<a name="l10188"></a>10188 <span class="comment">                                                         only by writing SLI_PKT()_INPUT_CONTROL[RST].  Once [ENB] is cleared software can</span>
<a name="l10189"></a>10189 <span class="comment">                                                         only write [ENB] to a 1 once SLI_PKT()_INPUT_CONTROL[QUIET] is 1. */</span>
<a name="l10190"></a>10190 <span class="preprocessor">#else</span>
<a name="l10191"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a268e9dab76bf1d607d71b1e125be1a78">10191</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a268e9dab76bf1d607d71b1e125be1a78">enb</a>                          : 1;
<a name="l10192"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a448db54ce8464d75bd6c50b0738dd410">10192</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a448db54ce8464d75bd6c50b0738dd410">ror_p</a>                        : 1;
<a name="l10193"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a06810076f9cb2b823e1de151a86660a3">10193</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a06810076f9cb2b823e1de151a86660a3">nsr_p</a>                        : 1;
<a name="l10194"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ade156493f37273bc3cf85378e314e4e2">10194</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ade156493f37273bc3cf85378e314e4e2">es_p</a>                         : 2;
<a name="l10195"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ae49ef585b06702dd904b643e39752072">10195</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ae49ef585b06702dd904b643e39752072">bmode</a>                        : 1;
<a name="l10196"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a2c38b4759cf4c6a20e8a1b5ac2a2fdf1">10196</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a2c38b4759cf4c6a20e8a1b5ac2a2fdf1">dptr</a>                         : 1;
<a name="l10197"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a415630ddc3ecf40ffff3025605283c57">10197</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a415630ddc3ecf40ffff3025605283c57">ror</a>                          : 1;
<a name="l10198"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a1e13871722404e2944b2e7b739275a37">10198</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a1e13871722404e2944b2e7b739275a37">nsr</a>                          : 1;
<a name="l10199"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#aa7782cab17c852be1c4dd630b650f7f2">10199</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#aa7782cab17c852be1c4dd630b650f7f2">es</a>                           : 2;
<a name="l10200"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ac1859349f4e7245b3faef508342be2e8">10200</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#ac1859349f4e7245b3faef508342be2e8">iptr</a>                         : 1;
<a name="l10201"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#adcb9c72f6a10208a2c0a297a24d0c8e4">10201</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#adcb9c72f6a10208a2c0a297a24d0c8e4">cenb</a>                         : 1;
<a name="l10202"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a52de935478aad572555a225b1bcf2800">10202</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a52de935478aad572555a225b1bcf2800">tenb</a>                         : 1;
<a name="l10203"></a><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a273ae9c18590bc56e949f1ee7800c5e8">10203</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html#a273ae9c18590bc56e949f1ee7800c5e8">reserved_14_63</a>               : 50;
<a name="l10204"></a>10204 <span class="preprocessor">#endif</span>
<a name="l10205"></a>10205 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__output__control.html#a90710e096cc7434a5727b08e47e888f8">s</a>;
<a name="l10206"></a><a class="code" href="unioncvmx__sli__pktx__output__control.html#a8dca0bb5be3be23422d74539a1fbe384">10206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html">cvmx_sli_pktx_output_control_s</a> <a class="code" href="unioncvmx__sli__pktx__output__control.html#a8dca0bb5be3be23422d74539a1fbe384">cn73xx</a>;
<a name="l10207"></a><a class="code" href="unioncvmx__sli__pktx__output__control.html#a0a0a741fda5dc7a3d353c95780fa2e3f">10207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html">cvmx_sli_pktx_output_control_s</a> <a class="code" href="unioncvmx__sli__pktx__output__control.html#a0a0a741fda5dc7a3d353c95780fa2e3f">cn78xx</a>;
<a name="l10208"></a><a class="code" href="unioncvmx__sli__pktx__output__control.html#a2011804c88b1bc5092186c6d40322c5e">10208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html">cvmx_sli_pktx_output_control_s</a> <a class="code" href="unioncvmx__sli__pktx__output__control.html#a2011804c88b1bc5092186c6d40322c5e">cn78xxp1</a>;
<a name="l10209"></a><a class="code" href="unioncvmx__sli__pktx__output__control.html#a164dbad174ddd6b21beb34cec9893f21">10209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__output__control_1_1cvmx__sli__pktx__output__control__s.html">cvmx_sli_pktx_output_control_s</a> <a class="code" href="unioncvmx__sli__pktx__output__control.html#a164dbad174ddd6b21beb34cec9893f21">cnf75xx</a>;
<a name="l10210"></a>10210 };
<a name="l10211"></a><a class="code" href="cvmx-sli-defs_8h.html#a187c54ffe61fbd5f1dd42fa78c134b04">10211</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__output__control.html" title="cvmx_sli_pkt::_output_control">cvmx_sli_pktx_output_control</a> <a class="code" href="unioncvmx__sli__pktx__output__control.html" title="cvmx_sli_pkt::_output_control">cvmx_sli_pktx_output_control_t</a>;
<a name="l10212"></a>10212 <span class="comment"></span>
<a name="l10213"></a>10213 <span class="comment">/**</span>
<a name="l10214"></a>10214 <span class="comment"> * cvmx_sli_pkt#_pf_vf_mbox_sig#</span>
<a name="l10215"></a>10215 <span class="comment"> *</span>
<a name="l10216"></a>10216 <span class="comment"> * These registers are used for communication of data from the PF to the VF and vice versa.</span>
<a name="l10217"></a>10217 <span class="comment"> *</span>
<a name="l10218"></a>10218 <span class="comment"> * There are two registers per ring, SIG(0) and SIG(1). The PF and VF, both, have read and</span>
<a name="l10219"></a>10219 <span class="comment"> * write access to these registers.</span>
<a name="l10220"></a>10220 <span class="comment"> *</span>
<a name="l10221"></a>10221 <span class="comment"> * For PF-to-VF ring interrupts, SLI_PKT(0..63)_MBOX_INT[MBOX_EN] must be set.</span>
<a name="l10222"></a>10222 <span class="comment"> * When [MBOX_EN] is set, writes from the PF to byte 0 of the SIG(0) register will cause</span>
<a name="l10223"></a>10223 <span class="comment"> * an interrupt by setting [MBOX_INT] in the corresponding ring address of</span>
<a name="l10224"></a>10224 <span class="comment"> * SLI_PKT()_MBOX_INT[MBOX_INT],</span>
<a name="l10225"></a>10225 <span class="comment"> * SLI_PKT_IN_DONE()_CNTS[MBOX_INT], and SLI_PKT()_CNTS[MBOX_INT].</span>
<a name="l10226"></a>10226 <span class="comment"> *</span>
<a name="l10227"></a>10227 <span class="comment"> * For VF-to-PF ring interrupt, SLI_MAC()_PF()_INT_ENB[VF_MBOX] must be set.</span>
<a name="l10228"></a>10228 <span class="comment"> * When [VF_MBOX] is set, write from the VF to byte 0 of the SIG(1) register will cause an</span>
<a name="l10229"></a>10229 <span class="comment"> * interrupt by setting ring address VF_INT field in corresponding SLI_MAC()_PF()_MBOX_INT</span>
<a name="l10230"></a>10230 <span class="comment"> * register,</span>
<a name="l10231"></a>10231 <span class="comment"> * which may cause an interrupt to occur through PF.</span>
<a name="l10232"></a>10232 <span class="comment"> *</span>
<a name="l10233"></a>10233 <span class="comment"> * Each PF and VF can only access the rings that it owns as programmed by</span>
<a name="l10234"></a>10234 <span class="comment"> * SLI_PKT_MAC()_PF()_RINFO.</span>
<a name="l10235"></a>10235 <span class="comment"> * The signaling is ring-based. If a VF owns more than one ring, it can ignore the other</span>
<a name="l10236"></a>10236 <span class="comment"> * rings&apos; registers if not needed.</span>
<a name="l10237"></a>10237 <span class="comment"> */</span>
<a name="l10238"></a><a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html">10238</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html" title="cvmx_sli_pkt::_pf_vf_mbox_sig#">cvmx_sli_pktx_pf_vf_mbox_sigx</a> {
<a name="l10239"></a><a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#a66e0651879cc9f796a11a5d1fb47752c">10239</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#a66e0651879cc9f796a11a5d1fb47752c">u64</a>;
<a name="l10240"></a><a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html">10240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html">cvmx_sli_pktx_pf_vf_mbox_sigx_s</a> {
<a name="l10241"></a>10241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10242"></a>10242 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html#a03045d89a4a5f7cced506778f9f80b81">data</a>                         : 64; <span class="comment">/**&lt; Communication data from PF to VF. Writes to SLI_PKT()_PF_VF_MBOX_SIG(0)</span>
<a name="l10243"></a>10243 <span class="comment">                                                         in the corresponding VF. */</span>
<a name="l10244"></a>10244 <span class="preprocessor">#else</span>
<a name="l10245"></a><a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html#a03045d89a4a5f7cced506778f9f80b81">10245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html#a03045d89a4a5f7cced506778f9f80b81">data</a>                         : 64;
<a name="l10246"></a>10246 <span class="preprocessor">#endif</span>
<a name="l10247"></a>10247 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#a1d3a40ca842f2aec9c8633433b9d9210">s</a>;
<a name="l10248"></a><a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#af6121791958da5013510297231872de5">10248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html">cvmx_sli_pktx_pf_vf_mbox_sigx_s</a> <a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#af6121791958da5013510297231872de5">cn73xx</a>;
<a name="l10249"></a><a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#a429c9aeab179a7fefc18c32ddff7c25a">10249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html">cvmx_sli_pktx_pf_vf_mbox_sigx_s</a> <a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#a429c9aeab179a7fefc18c32ddff7c25a">cn78xx</a>;
<a name="l10250"></a><a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#a1d86acb3a861d5bdf9320aad76218c90">10250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__pf__vf__mbox__sigx_1_1cvmx__sli__pktx__pf__vf__mbox__sigx__s.html">cvmx_sli_pktx_pf_vf_mbox_sigx_s</a> <a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html#a1d86acb3a861d5bdf9320aad76218c90">cnf75xx</a>;
<a name="l10251"></a>10251 };
<a name="l10252"></a><a class="code" href="cvmx-sli-defs_8h.html#aa025dbd9ea92732a435aee20395490c1">10252</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html" title="cvmx_sli_pkt::_pf_vf_mbox_sig#">cvmx_sli_pktx_pf_vf_mbox_sigx</a> <a class="code" href="unioncvmx__sli__pktx__pf__vf__mbox__sigx.html" title="cvmx_sli_pkt::_pf_vf_mbox_sig#">cvmx_sli_pktx_pf_vf_mbox_sigx_t</a>;
<a name="l10253"></a>10253 <span class="comment"></span>
<a name="l10254"></a>10254 <span class="comment">/**</span>
<a name="l10255"></a>10255 <span class="comment"> * cvmx_sli_pkt#_slist_baddr</span>
<a name="l10256"></a>10256 <span class="comment"> *</span>
<a name="l10257"></a>10257 <span class="comment"> * This register contains the start of scatter list for output-packet pointers. This address must</span>
<a name="l10258"></a>10258 <span class="comment"> * be 16-byte aligned.</span>
<a name="l10259"></a>10259 <span class="comment"> */</span>
<a name="l10260"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html">10260</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html" title="cvmx_sli_pkt::_slist_baddr">cvmx_sli_pktx_slist_baddr</a> {
<a name="l10261"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a9c8543e2959fefe9d4b6e8f5c705ef7c">10261</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a9c8543e2959fefe9d4b6e8f5c705ef7c">u64</a>;
<a name="l10262"></a><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">10262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a> {
<a name="l10263"></a>10263 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10264"></a>10264 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html#a132f7df33817192e05b145f2c17b765b">addr</a>                         : 60; <span class="comment">/**&lt; Base address for the packet output ring, containing buffer/info pointer pairs. */</span>
<a name="l10265"></a>10265     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html#af023c32a97f37e83936f022d3717b973">reserved_0_3</a>                 : 4;
<a name="l10266"></a>10266 <span class="preprocessor">#else</span>
<a name="l10267"></a><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html#af023c32a97f37e83936f022d3717b973">10267</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html#af023c32a97f37e83936f022d3717b973">reserved_0_3</a>                 : 4;
<a name="l10268"></a><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html#a132f7df33817192e05b145f2c17b765b">10268</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html#a132f7df33817192e05b145f2c17b765b">addr</a>                         : 60;
<a name="l10269"></a>10269 <span class="preprocessor">#endif</span>
<a name="l10270"></a>10270 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a84be6f7293102d081f1fe13507d9aeb1">s</a>;
<a name="l10271"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#aec74306af3a406f0f0d77c6ee8de6e6a">10271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#aec74306af3a406f0f0d77c6ee8de6e6a">cn61xx</a>;
<a name="l10272"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#ace61f35a8d751b194b4dc7cccc31c469">10272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#ace61f35a8d751b194b4dc7cccc31c469">cn63xx</a>;
<a name="l10273"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#aa4cef36f28539a123f31b7ceab2134f1">10273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#aa4cef36f28539a123f31b7ceab2134f1">cn63xxp1</a>;
<a name="l10274"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#acd8fd1a8aaeae75c3284488301a4fde5">10274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#acd8fd1a8aaeae75c3284488301a4fde5">cn66xx</a>;
<a name="l10275"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a290a3d9d0cdf32a111bc4a53bbe892a4">10275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a290a3d9d0cdf32a111bc4a53bbe892a4">cn68xx</a>;
<a name="l10276"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a89cd83bd6b6b915c72b1d3580d1cfe53">10276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a89cd83bd6b6b915c72b1d3580d1cfe53">cn68xxp1</a>;
<a name="l10277"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a89d5128744bc3d3db84858be11b687ef">10277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a89d5128744bc3d3db84858be11b687ef">cn70xx</a>;
<a name="l10278"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#af8045d8e126bff4cd0528d1c61042bea">10278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#af8045d8e126bff4cd0528d1c61042bea">cn70xxp1</a>;
<a name="l10279"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a229dc0b181f3110bd79b114c897d079e">10279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a229dc0b181f3110bd79b114c897d079e">cn73xx</a>;
<a name="l10280"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#aa1b5aa083ac2d921fd63107cd5a46b67">10280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#aa1b5aa083ac2d921fd63107cd5a46b67">cn78xx</a>;
<a name="l10281"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a780ed6a10c7c94f996306101f0328ab7">10281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a780ed6a10c7c94f996306101f0328ab7">cn78xxp1</a>;
<a name="l10282"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a687bea7a0e748f02eef5c4c1ae2bd1b3">10282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#a687bea7a0e748f02eef5c4c1ae2bd1b3">cnf71xx</a>;
<a name="l10283"></a><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#ac84870644d8e8fee592f15ea05472cfc">10283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baddr_1_1cvmx__sli__pktx__slist__baddr__s.html">cvmx_sli_pktx_slist_baddr_s</a>    <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html#ac84870644d8e8fee592f15ea05472cfc">cnf75xx</a>;
<a name="l10284"></a>10284 };
<a name="l10285"></a><a class="code" href="cvmx-sli-defs_8h.html#a6532f949d74a1632734b29dfce7c3ced">10285</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__slist__baddr.html" title="cvmx_sli_pkt::_slist_baddr">cvmx_sli_pktx_slist_baddr</a> <a class="code" href="unioncvmx__sli__pktx__slist__baddr.html" title="cvmx_sli_pkt::_slist_baddr">cvmx_sli_pktx_slist_baddr_t</a>;
<a name="l10286"></a>10286 <span class="comment"></span>
<a name="l10287"></a>10287 <span class="comment">/**</span>
<a name="l10288"></a>10288 <span class="comment"> * cvmx_sli_pkt#_slist_baoff_dbell</span>
<a name="l10289"></a>10289 <span class="comment"> *</span>
<a name="l10290"></a>10290 <span class="comment"> * This register contains the doorbell and base-address offset for next read operation.</span>
<a name="l10291"></a>10291 <span class="comment"> *</span>
<a name="l10292"></a>10292 <span class="comment"> */</span>
<a name="l10293"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html">10293</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html" title="cvmx_sli_pkt::_slist_baoff_dbell">cvmx_sli_pktx_slist_baoff_dbell</a> {
<a name="l10294"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a123989bab520a5897ceabf4d690d1e89">10294</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a123989bab520a5897ceabf4d690d1e89">u64</a>;
<a name="l10295"></a><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">10295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> {
<a name="l10296"></a>10296 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10297"></a>10297 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html#abe9259349ae011c0f24389e86fef4203">aoff</a>                         : 32; <span class="comment">/**&lt; Address offset. The offset from the SLI_PKT()_SLIST_BADDR where the next buffer/info</span>
<a name="l10298"></a>10298 <span class="comment">                                                         pointer</span>
<a name="l10299"></a>10299 <span class="comment">                                                         pair will be read.</span>
<a name="l10300"></a>10300 <span class="comment">                                                         A write of 0xFFFFFFFF to [DBELL] clears both [DBELL] and [AOFF]. */</span>
<a name="l10301"></a>10301     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html#ac1d5f284a96656de7749046835341b81">dbell</a>                        : 32; <span class="comment">/**&lt; Buffer/info pointer pair doorbell count. Software writes this register increment</span>
<a name="l10302"></a>10302 <span class="comment">                                                         [DBELL] by the amount written to [DBELL]. Hardware decrements [DBELL] as it</span>
<a name="l10303"></a>10303 <span class="comment">                                                         issues read operations for buffer/info pointer pairs, simultaneously also</span>
<a name="l10304"></a>10304 <span class="comment">                                                         &quot;incrementing&quot; [AOFF].</span>
<a name="l10305"></a>10305 <span class="comment">                                                         A write of 0xFFFFFFFF to [DBELL] clears both [DBELL] and [AOFF]. */</span>
<a name="l10306"></a>10306 <span class="preprocessor">#else</span>
<a name="l10307"></a><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html#ac1d5f284a96656de7749046835341b81">10307</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html#ac1d5f284a96656de7749046835341b81">dbell</a>                        : 32;
<a name="l10308"></a><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html#abe9259349ae011c0f24389e86fef4203">10308</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html#abe9259349ae011c0f24389e86fef4203">aoff</a>                         : 32;
<a name="l10309"></a>10309 <span class="preprocessor">#endif</span>
<a name="l10310"></a>10310 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a8ea77809ba3db44a1cbec43eb37c7c54">s</a>;
<a name="l10311"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a4df899c38bba4e2fc08c2e5281a3a604">10311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a4df899c38bba4e2fc08c2e5281a3a604">cn61xx</a>;
<a name="l10312"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a3807723c4d5927a3ae1ac40e33721477">10312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a3807723c4d5927a3ae1ac40e33721477">cn63xx</a>;
<a name="l10313"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#ac8a101822284b4f201af0f20a8871940">10313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#ac8a101822284b4f201af0f20a8871940">cn63xxp1</a>;
<a name="l10314"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a2ef21aa8cfb048942b288ec1bf446636">10314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a2ef21aa8cfb048942b288ec1bf446636">cn66xx</a>;
<a name="l10315"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a796b118ec1195dfa50e7ca8b79519606">10315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a796b118ec1195dfa50e7ca8b79519606">cn68xx</a>;
<a name="l10316"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#ab544b45fd377170059b9b49c00af51be">10316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#ab544b45fd377170059b9b49c00af51be">cn68xxp1</a>;
<a name="l10317"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a99521610422d38ed6b583dbe5aa606ff">10317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a99521610422d38ed6b583dbe5aa606ff">cn70xx</a>;
<a name="l10318"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a91f04363a963bcf5f34b30045a07d072">10318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a91f04363a963bcf5f34b30045a07d072">cn70xxp1</a>;
<a name="l10319"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a95179baa0ac77e55c883dc4c4d7f851a">10319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a95179baa0ac77e55c883dc4c4d7f851a">cn73xx</a>;
<a name="l10320"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a1d2b1e95f2ae3edc9fbd61bd61646d34">10320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a1d2b1e95f2ae3edc9fbd61bd61646d34">cn78xx</a>;
<a name="l10321"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#ab6510ed89b99eb5076095b9d6e96aed8">10321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#ab6510ed89b99eb5076095b9d6e96aed8">cn78xxp1</a>;
<a name="l10322"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a02b6da7f83a7c24a1cdeb8e33136666e">10322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a02b6da7f83a7c24a1cdeb8e33136666e">cnf71xx</a>;
<a name="l10323"></a><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a9e86c0b6599a49ab92241b1e879ba082">10323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__baoff__dbell_1_1cvmx__sli__pktx__slist__baoff__dbell__s.html">cvmx_sli_pktx_slist_baoff_dbell_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html#a9e86c0b6599a49ab92241b1e879ba082">cnf75xx</a>;
<a name="l10324"></a>10324 };
<a name="l10325"></a><a class="code" href="cvmx-sli-defs_8h.html#af550370f39f2b07dfbde5a94355966b9">10325</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html" title="cvmx_sli_pkt::_slist_baoff_dbell">cvmx_sli_pktx_slist_baoff_dbell</a> <a class="code" href="unioncvmx__sli__pktx__slist__baoff__dbell.html" title="cvmx_sli_pkt::_slist_baoff_dbell">cvmx_sli_pktx_slist_baoff_dbell_t</a>;
<a name="l10326"></a>10326 <span class="comment"></span>
<a name="l10327"></a>10327 <span class="comment">/**</span>
<a name="l10328"></a>10328 <span class="comment"> * cvmx_sli_pkt#_slist_fifo_rsize</span>
<a name="l10329"></a>10329 <span class="comment"> *</span>
<a name="l10330"></a>10330 <span class="comment"> * This register contains the number of scatter pointer pairs in the scatter list.</span>
<a name="l10331"></a>10331 <span class="comment"> *</span>
<a name="l10332"></a>10332 <span class="comment"> */</span>
<a name="l10333"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html">10333</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html" title="cvmx_sli_pkt::_slist_fifo_rsize">cvmx_sli_pktx_slist_fifo_rsize</a> {
<a name="l10334"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a2a8b75045830a9e0fca4b8c3511bf504">10334</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a2a8b75045830a9e0fca4b8c3511bf504">u64</a>;
<a name="l10335"></a><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">10335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> {
<a name="l10336"></a>10336 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10337"></a>10337 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html#a43dfe1cc0bd8a28593adafcac8e8bbd6">reserved_32_63</a>               : 32;
<a name="l10338"></a>10338     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html#afb0627c8e668201ba093930a4ade1f32">rsize</a>                        : 32; <span class="comment">/**&lt; The number of buffer/info pointer pairs in the ring.</span>
<a name="l10339"></a>10339 <span class="comment">                                                         Legal values have to be greater then 128.</span>
<a name="l10340"></a>10340 <span class="comment">                                                         Writes to [RSIZE] of less than 128 will set [RSIZE] to 128. */</span>
<a name="l10341"></a>10341 <span class="preprocessor">#else</span>
<a name="l10342"></a><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html#afb0627c8e668201ba093930a4ade1f32">10342</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html#afb0627c8e668201ba093930a4ade1f32">rsize</a>                        : 32;
<a name="l10343"></a><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html#a43dfe1cc0bd8a28593adafcac8e8bbd6">10343</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html#a43dfe1cc0bd8a28593adafcac8e8bbd6">reserved_32_63</a>               : 32;
<a name="l10344"></a>10344 <span class="preprocessor">#endif</span>
<a name="l10345"></a>10345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a83476497d666e4b5f52ecb5cff623920">s</a>;
<a name="l10346"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#aec13d2177c75e556e359c371d8530dd6">10346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#aec13d2177c75e556e359c371d8530dd6">cn61xx</a>;
<a name="l10347"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a31a31c6833ea1404b692cfad2b45d853">10347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a31a31c6833ea1404b692cfad2b45d853">cn63xx</a>;
<a name="l10348"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a4ddbcee08d03d5663b55e953f6a60e09">10348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a4ddbcee08d03d5663b55e953f6a60e09">cn63xxp1</a>;
<a name="l10349"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#aa80bf872ae873f847b8ce910ef0d92d7">10349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#aa80bf872ae873f847b8ce910ef0d92d7">cn66xx</a>;
<a name="l10350"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a7a815183b5515be538ebd9602da4531c">10350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a7a815183b5515be538ebd9602da4531c">cn68xx</a>;
<a name="l10351"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#afae7ddd70529b09a152e7978d409ea5f">10351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#afae7ddd70529b09a152e7978d409ea5f">cn68xxp1</a>;
<a name="l10352"></a><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html">10352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html">cvmx_sli_pktx_slist_fifo_rsize_cn70xx</a> {
<a name="l10353"></a>10353 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10354"></a>10354 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html#aa67af2c9bea3f45d2365878282aee20d">reserved_63_32</a>               : 32;
<a name="l10355"></a>10355     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html#aaafe4c276d48652f9af8f8a31bd5ea0e">rsize</a>                        : 32; <span class="comment">/**&lt; The number of scatter pointer pairs contained in</span>
<a name="l10356"></a>10356 <span class="comment">                                                         the scatter list ring. */</span>
<a name="l10357"></a>10357 <span class="preprocessor">#else</span>
<a name="l10358"></a><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html#aaafe4c276d48652f9af8f8a31bd5ea0e">10358</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html#aaafe4c276d48652f9af8f8a31bd5ea0e">rsize</a>                        : 32;
<a name="l10359"></a><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html#aa67af2c9bea3f45d2365878282aee20d">10359</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html#aa67af2c9bea3f45d2365878282aee20d">reserved_63_32</a>               : 32;
<a name="l10360"></a>10360 <span class="preprocessor">#endif</span>
<a name="l10361"></a>10361 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#aea20dab3108ebc06e25efcbcadac401d">cn70xx</a>;
<a name="l10362"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#ae3a13a95ab15cd461af4ae8332d6cac0">10362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html">cvmx_sli_pktx_slist_fifo_rsize_cn70xx</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#ae3a13a95ab15cd461af4ae8332d6cac0">cn70xxp1</a>;
<a name="l10363"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a901dcbf51debbe18a42c4df6611e284c">10363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html">cvmx_sli_pktx_slist_fifo_rsize_cn70xx</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a901dcbf51debbe18a42c4df6611e284c">cn73xx</a>;
<a name="l10364"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a7632fa5bacd2d2336757b5f679548ddf">10364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html">cvmx_sli_pktx_slist_fifo_rsize_cn70xx</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a7632fa5bacd2d2336757b5f679548ddf">cn78xx</a>;
<a name="l10365"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a6d3eab994ce81cfcc0458211ae800f7b">10365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html">cvmx_sli_pktx_slist_fifo_rsize_cn70xx</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a6d3eab994ce81cfcc0458211ae800f7b">cn78xxp1</a>;
<a name="l10366"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a8640ce7d00a529f3e8aa653e2282f1ab">10366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__s.html">cvmx_sli_pktx_slist_fifo_rsize_s</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a8640ce7d00a529f3e8aa653e2282f1ab">cnf71xx</a>;
<a name="l10367"></a><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a16a00ef926affe62fd2e2505822d6ab3">10367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__slist__fifo__rsize_1_1cvmx__sli__pktx__slist__fifo__rsize__cn70xx.html">cvmx_sli_pktx_slist_fifo_rsize_cn70xx</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html#a16a00ef926affe62fd2e2505822d6ab3">cnf75xx</a>;
<a name="l10368"></a>10368 };
<a name="l10369"></a><a class="code" href="cvmx-sli-defs_8h.html#a15929755b7ba4deed9be5298a170b3e0">10369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html" title="cvmx_sli_pkt::_slist_fifo_rsize">cvmx_sli_pktx_slist_fifo_rsize</a> <a class="code" href="unioncvmx__sli__pktx__slist__fifo__rsize.html" title="cvmx_sli_pkt::_slist_fifo_rsize">cvmx_sli_pktx_slist_fifo_rsize_t</a>;
<a name="l10370"></a>10370 <span class="comment"></span>
<a name="l10371"></a>10371 <span class="comment">/**</span>
<a name="l10372"></a>10372 <span class="comment"> * cvmx_sli_pkt#_vf_int_sum</span>
<a name="l10373"></a>10373 <span class="comment"> *</span>
<a name="l10374"></a>10374 <span class="comment"> * This register contains summary interrupts bits for a VF. A VF read of this register</span>
<a name="l10375"></a>10375 <span class="comment"> * for any of its 8 rings will return the same 8-bit summary for packet input, packet</span>
<a name="l10376"></a>10376 <span class="comment"> * output and mailbox interrupts. If a PF reads this register it will return 0x0.</span>
<a name="l10377"></a>10377 <span class="comment"> */</span>
<a name="l10378"></a><a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html">10378</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html" title="cvmx_sli_pkt::_vf_int_sum">cvmx_sli_pktx_vf_int_sum</a> {
<a name="l10379"></a><a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#a569c263e25b582b30ca23ba26f2e2f41">10379</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#a569c263e25b582b30ca23ba26f2e2f41">u64</a>;
<a name="l10380"></a><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html">10380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html">cvmx_sli_pktx_vf_int_sum_s</a> {
<a name="l10381"></a>10381 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10382"></a>10382 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a847a2fd45486306a26543013a2a145ad">reserved_40_63</a>               : 24;
<a name="l10383"></a>10383     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a55638054170c2178279540b1dd3138b7">mbox</a>                         : 8;  <span class="comment">/**&lt; Summary read-only bits of SLI_PKT()_PF_VF_MBOX_SIG()[MBOX_INT] for rings owned by this VF. */</span>
<a name="l10384"></a>10384     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#ad8f81689ef0e919102096e1627711547">reserved_24_31</a>               : 8;
<a name="l10385"></a>10385     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a86e3eadbc0e32b97bdb193bea9193b48">pkt_out</a>                      : 8;  <span class="comment">/**&lt; Summary read-only bits of SLI_PKT()_CNTS[PO_INT] for rings owned by this VF. */</span>
<a name="l10386"></a>10386     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a717b30a99fd0523b044560837c2089ab">reserved_8_15</a>                : 8;
<a name="l10387"></a>10387     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a106510130d36616f2224ae6c865cb22c">pkt_in</a>                       : 8;  <span class="comment">/**&lt; Summary read-only bits of SLI_PKT_IN_DONE()_CNTS[PI_INT] for rings owned by this VF. */</span>
<a name="l10388"></a>10388 <span class="preprocessor">#else</span>
<a name="l10389"></a><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a106510130d36616f2224ae6c865cb22c">10389</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a106510130d36616f2224ae6c865cb22c">pkt_in</a>                       : 8;
<a name="l10390"></a><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a717b30a99fd0523b044560837c2089ab">10390</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a717b30a99fd0523b044560837c2089ab">reserved_8_15</a>                : 8;
<a name="l10391"></a><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a86e3eadbc0e32b97bdb193bea9193b48">10391</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a86e3eadbc0e32b97bdb193bea9193b48">pkt_out</a>                      : 8;
<a name="l10392"></a><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#ad8f81689ef0e919102096e1627711547">10392</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#ad8f81689ef0e919102096e1627711547">reserved_24_31</a>               : 8;
<a name="l10393"></a><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a55638054170c2178279540b1dd3138b7">10393</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a55638054170c2178279540b1dd3138b7">mbox</a>                         : 8;
<a name="l10394"></a><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a847a2fd45486306a26543013a2a145ad">10394</a>     uint64_t <a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html#a847a2fd45486306a26543013a2a145ad">reserved_40_63</a>               : 24;
<a name="l10395"></a>10395 <span class="preprocessor">#endif</span>
<a name="l10396"></a>10396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#a65b4579982dc4d415fd87a038bf27ee0">s</a>;
<a name="l10397"></a><a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#aee49cb134616baf1728b98f61bde9b10">10397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html">cvmx_sli_pktx_vf_int_sum_s</a>     <a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#aee49cb134616baf1728b98f61bde9b10">cn73xx</a>;
<a name="l10398"></a><a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#aa982235149cc096dc8bb6cc84099029c">10398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html">cvmx_sli_pktx_vf_int_sum_s</a>     <a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#aa982235149cc096dc8bb6cc84099029c">cn78xx</a>;
<a name="l10399"></a><a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#a89fbf91ff8f610f8876a21508c00cafd">10399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__vf__int__sum_1_1cvmx__sli__pktx__vf__int__sum__s.html">cvmx_sli_pktx_vf_int_sum_s</a>     <a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html#a89fbf91ff8f610f8876a21508c00cafd">cnf75xx</a>;
<a name="l10400"></a>10400 };
<a name="l10401"></a><a class="code" href="cvmx-sli-defs_8h.html#a354176551a327bdde51b7daca1b1da97">10401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html" title="cvmx_sli_pkt::_vf_int_sum">cvmx_sli_pktx_vf_int_sum</a> <a class="code" href="unioncvmx__sli__pktx__vf__int__sum.html" title="cvmx_sli_pkt::_vf_int_sum">cvmx_sli_pktx_vf_int_sum_t</a>;
<a name="l10402"></a>10402 <span class="comment"></span>
<a name="l10403"></a>10403 <span class="comment">/**</span>
<a name="l10404"></a>10404 <span class="comment"> * cvmx_sli_pkt#_vf_sig</span>
<a name="l10405"></a>10405 <span class="comment"> *</span>
<a name="l10406"></a>10406 <span class="comment"> * This register is used to signal between PF/VF. These 64 registers are index by VF number.</span>
<a name="l10407"></a>10407 <span class="comment"> *</span>
<a name="l10408"></a>10408 <span class="comment"> */</span>
<a name="l10409"></a><a class="code" href="unioncvmx__sli__pktx__vf__sig.html">10409</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__vf__sig.html" title="cvmx_sli_pkt::_vf_sig">cvmx_sli_pktx_vf_sig</a> {
<a name="l10410"></a><a class="code" href="unioncvmx__sli__pktx__vf__sig.html#a8083b226dd7067d679e76eac3634484d">10410</a>     uint64_t <a class="code" href="unioncvmx__sli__pktx__vf__sig.html#a8083b226dd7067d679e76eac3634484d">u64</a>;
<a name="l10411"></a><a class="code" href="structcvmx__sli__pktx__vf__sig_1_1cvmx__sli__pktx__vf__sig__s.html">10411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__vf__sig_1_1cvmx__sli__pktx__vf__sig__s.html">cvmx_sli_pktx_vf_sig_s</a> {
<a name="l10412"></a>10412 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10413"></a>10413 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__vf__sig_1_1cvmx__sli__pktx__vf__sig__s.html#af16432309620bc6bebfb7c99924ab1db">data</a>                         : 64; <span class="comment">/**&lt; Field can be Read or written to by PF and owning VF. */</span>
<a name="l10414"></a>10414 <span class="preprocessor">#else</span>
<a name="l10415"></a><a class="code" href="structcvmx__sli__pktx__vf__sig_1_1cvmx__sli__pktx__vf__sig__s.html#af16432309620bc6bebfb7c99924ab1db">10415</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pktx__vf__sig_1_1cvmx__sli__pktx__vf__sig__s.html#af16432309620bc6bebfb7c99924ab1db">data</a>                         : 64;
<a name="l10416"></a>10416 <span class="preprocessor">#endif</span>
<a name="l10417"></a>10417 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pktx__vf__sig.html#aee7da08dc24fc28a6e19be9ec8eb9f76">s</a>;
<a name="l10418"></a><a class="code" href="unioncvmx__sli__pktx__vf__sig.html#a67f52f17ec94ddb173a8209753155981">10418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pktx__vf__sig_1_1cvmx__sli__pktx__vf__sig__s.html">cvmx_sli_pktx_vf_sig_s</a>         <a class="code" href="unioncvmx__sli__pktx__vf__sig.html#a67f52f17ec94ddb173a8209753155981">cn78xxp1</a>;
<a name="l10419"></a>10419 };
<a name="l10420"></a><a class="code" href="cvmx-sli-defs_8h.html#a3bba77ad85d4306097d3a2c9c4346e00">10420</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pktx__vf__sig.html" title="cvmx_sli_pkt::_vf_sig">cvmx_sli_pktx_vf_sig</a> <a class="code" href="unioncvmx__sli__pktx__vf__sig.html" title="cvmx_sli_pkt::_vf_sig">cvmx_sli_pktx_vf_sig_t</a>;
<a name="l10421"></a>10421 <span class="comment"></span>
<a name="l10422"></a>10422 <span class="comment">/**</span>
<a name="l10423"></a>10423 <span class="comment"> * cvmx_sli_pkt_bist_status</span>
<a name="l10424"></a>10424 <span class="comment"> *</span>
<a name="l10425"></a>10425 <span class="comment"> * This is the built-in self-test (BIST) status register. Each bit is the BIST result of an</span>
<a name="l10426"></a>10426 <span class="comment"> * individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l10427"></a>10427 <span class="comment"> */</span>
<a name="l10428"></a><a class="code" href="unioncvmx__sli__pkt__bist__status.html">10428</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__bist__status.html" title="cvmx_sli_pkt_bist_status">cvmx_sli_pkt_bist_status</a> {
<a name="l10429"></a><a class="code" href="unioncvmx__sli__pkt__bist__status.html#a3c7dbfe1115eb03837a3d32f767d79bf">10429</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__bist__status.html#a3c7dbfe1115eb03837a3d32f767d79bf">u64</a>;
<a name="l10430"></a><a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html">10430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html">cvmx_sli_pkt_bist_status_s</a> {
<a name="l10431"></a>10431 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10432"></a>10432 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html#a58defcd428eb31c1d8793fba13d1eff4">reserved_22_63</a>               : 42;
<a name="l10433"></a>10433     uint64_t <a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html#a94729e023fa75389b0e104f215e232be">bist</a>                         : 22; <span class="comment">/**&lt; BIST results. Hardware sets a bit in BIST for memory that fails. */</span>
<a name="l10434"></a>10434 <span class="preprocessor">#else</span>
<a name="l10435"></a><a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html#a94729e023fa75389b0e104f215e232be">10435</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html#a94729e023fa75389b0e104f215e232be">bist</a>                         : 22;
<a name="l10436"></a><a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html#a58defcd428eb31c1d8793fba13d1eff4">10436</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html#a58defcd428eb31c1d8793fba13d1eff4">reserved_22_63</a>               : 42;
<a name="l10437"></a>10437 <span class="preprocessor">#endif</span>
<a name="l10438"></a>10438 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__bist__status.html#ac089b033fb5fbed541ee0790d48de9e2">s</a>;
<a name="l10439"></a><a class="code" href="unioncvmx__sli__pkt__bist__status.html#a640817d67446a3bad761d949036c080a">10439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html">cvmx_sli_pkt_bist_status_s</a>     <a class="code" href="unioncvmx__sli__pkt__bist__status.html#a640817d67446a3bad761d949036c080a">cn73xx</a>;
<a name="l10440"></a><a class="code" href="unioncvmx__sli__pkt__bist__status.html#ac9fd3909362560273c4b953079e88874">10440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html">cvmx_sli_pkt_bist_status_s</a>     <a class="code" href="unioncvmx__sli__pkt__bist__status.html#ac9fd3909362560273c4b953079e88874">cn78xx</a>;
<a name="l10441"></a><a class="code" href="unioncvmx__sli__pkt__bist__status.html#a898451b3ed45e459871742b2d0f80b99">10441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__bist__status_1_1cvmx__sli__pkt__bist__status__s.html">cvmx_sli_pkt_bist_status_s</a>     <a class="code" href="unioncvmx__sli__pkt__bist__status.html#a898451b3ed45e459871742b2d0f80b99">cnf75xx</a>;
<a name="l10442"></a>10442 };
<a name="l10443"></a><a class="code" href="cvmx-sli-defs_8h.html#a404e08739f8b1d4920fde155823e619d">10443</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__bist__status.html" title="cvmx_sli_pkt_bist_status">cvmx_sli_pkt_bist_status</a> <a class="code" href="unioncvmx__sli__pkt__bist__status.html" title="cvmx_sli_pkt_bist_status">cvmx_sli_pkt_bist_status_t</a>;
<a name="l10444"></a>10444 <span class="comment"></span>
<a name="l10445"></a>10445 <span class="comment">/**</span>
<a name="l10446"></a>10446 <span class="comment"> * cvmx_sli_pkt_cnt_int</span>
<a name="l10447"></a>10447 <span class="comment"> *</span>
<a name="l10448"></a>10448 <span class="comment"> * This register specifies which output packet rings are interrupting because of packet counters.</span>
<a name="l10449"></a>10449 <span class="comment"> * A bit set in this interrupt register will set a corresponding bit in SLI_PKT_INT and can</span>
<a name="l10450"></a>10450 <span class="comment"> * also cause SLI_MAC()_PF()_INT_SUM[PCNT] to be set if SLI_PKT()_OUTPUT_CONTROL[CENB] is set.</span>
<a name="l10451"></a>10451 <span class="comment"> * When read by a function, this register informs which rings owned by the function (0 to N,</span>
<a name="l10452"></a>10452 <span class="comment"> * N as large as 63) have this interrupt pending.</span>
<a name="l10453"></a>10453 <span class="comment"> */</span>
<a name="l10454"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html">10454</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__cnt__int.html" title="cvmx_sli_pkt_cnt_int">cvmx_sli_pkt_cnt_int</a> {
<a name="l10455"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a0b19f693cb89e5240f3515a41db95724">10455</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a0b19f693cb89e5240f3515a41db95724">u64</a>;
<a name="l10456"></a><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__s.html">10456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__s.html">cvmx_sli_pkt_cnt_int_s</a> {
<a name="l10457"></a>10457 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10458"></a>10458 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__s.html#a4b092971e865956f3988c6c9cf294d78">reserved_0_63</a>                : 64;
<a name="l10459"></a>10459 <span class="preprocessor">#else</span>
<a name="l10460"></a><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__s.html#a4b092971e865956f3988c6c9cf294d78">10460</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__s.html#a4b092971e865956f3988c6c9cf294d78">reserved_0_63</a>                : 64;
<a name="l10461"></a>10461 <span class="preprocessor">#endif</span>
<a name="l10462"></a>10462 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a687bf83f486adc9cd01121021688f53a">s</a>;
<a name="l10463"></a><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">10463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a> {
<a name="l10464"></a>10464 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10465"></a>10465 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html#a52d70b600110a1bb6cddc9b7012bc2c4">reserved_32_63</a>               : 32;
<a name="l10466"></a>10466     uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html#a231989bfc8608458275e739039c17ddf">port</a>                         : 32; <span class="comment">/**&lt; Output ring packet counter interrupt bits</span>
<a name="l10467"></a>10467 <span class="comment">                                                         SLI sets PORT&lt;i&gt; whenever</span>
<a name="l10468"></a>10468 <span class="comment">                                                         SLI_PKTi_CNTS[CNT] &gt; SLI_PKT_INT_LEVELS[CNT].</span>
<a name="l10469"></a>10469 <span class="comment">                                                         SLI_PKT_CNT_INT_ENB[PORT&lt;i&gt;] is the corresponding</span>
<a name="l10470"></a>10470 <span class="comment">                                                         enable. */</span>
<a name="l10471"></a>10471 <span class="preprocessor">#else</span>
<a name="l10472"></a><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html#a231989bfc8608458275e739039c17ddf">10472</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html#a231989bfc8608458275e739039c17ddf">port</a>                         : 32;
<a name="l10473"></a><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html#a52d70b600110a1bb6cddc9b7012bc2c4">10473</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html#a52d70b600110a1bb6cddc9b7012bc2c4">reserved_32_63</a>               : 32;
<a name="l10474"></a>10474 <span class="preprocessor">#endif</span>
<a name="l10475"></a>10475 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a5acdf28face2ff8c7018b96bcef36a3f">cn61xx</a>;
<a name="l10476"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#ab3fedc1856243630a1fa62f0f98a12e8">10476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#ab3fedc1856243630a1fa62f0f98a12e8">cn63xx</a>;
<a name="l10477"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#aa2e6f2612be1cc53dc701dd3b9d4b295">10477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#aa2e6f2612be1cc53dc701dd3b9d4b295">cn63xxp1</a>;
<a name="l10478"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a38cd8434ad22adb83f4e83748880fafb">10478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a38cd8434ad22adb83f4e83748880fafb">cn66xx</a>;
<a name="l10479"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a5127f28d5b6c6c9c6b93d3c40d048de4">10479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a5127f28d5b6c6c9c6b93d3c40d048de4">cn68xx</a>;
<a name="l10480"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a70dbed7bd6a0bfb75f593cfda53a2f58">10480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a70dbed7bd6a0bfb75f593cfda53a2f58">cn68xxp1</a>;
<a name="l10481"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#aa899acd8949410ef434348c5816234e1">10481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#aa899acd8949410ef434348c5816234e1">cn70xx</a>;
<a name="l10482"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a6e3fbc630505b5073cf59a961e98f92b">10482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a6e3fbc630505b5073cf59a961e98f92b">cn70xxp1</a>;
<a name="l10483"></a><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html">10483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html">cvmx_sli_pkt_cnt_int_cn73xx</a> {
<a name="l10484"></a>10484 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10485"></a>10485 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html#a484a0558451e80a40910b8f095937ff7">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring output ring packet counter interrupt bits. RING&lt;i&gt; is one</span>
<a name="l10486"></a>10486 <span class="comment">                                                         whenever SLI_PKT(i)_CNTS[CNT] &gt; SLI_PKT(i)_INT_LEVELS[CNT].</span>
<a name="l10487"></a>10487 <span class="comment">                                                         RING&lt;i&gt; is the CNT component of SLI_PKT(i)_CNTS[PO_INT]</span>
<a name="l10488"></a>10488 <span class="comment">                                                         (and SLI_PKT_IN_DONE(i)_CNTS[PO_INT]), and one of the components</span>
<a name="l10489"></a>10489 <span class="comment">                                                         of SLI_PKT_INT[RING&lt;i&gt;]. Hardware may not update RING&lt;i&gt; when</span>
<a name="l10490"></a>10490 <span class="comment">                                                         software modifies SLI_PKT(i)_INT_LEVELS[CNT] - refer to the</span>
<a name="l10491"></a>10491 <span class="comment">                                                         description of SLI_PKT()_INT_LEVELS[CNT].</span>
<a name="l10492"></a>10492 <span class="comment">                                                         SLI_PKT(i)_OUTPUT_CONTROL[CENB] does not affect RING&lt;i&gt;. */</span>
<a name="l10493"></a>10493 <span class="preprocessor">#else</span>
<a name="l10494"></a><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html#a484a0558451e80a40910b8f095937ff7">10494</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html#a484a0558451e80a40910b8f095937ff7">ring</a>                         : 64;
<a name="l10495"></a>10495 <span class="preprocessor">#endif</span>
<a name="l10496"></a>10496 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#af9c8fd2ba9e96c4fe3fc4b7292ac14f1">cn73xx</a>;
<a name="l10497"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a5d1b1014c8b312d11d2299ae8c258d29">10497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html">cvmx_sli_pkt_cnt_int_cn73xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a5d1b1014c8b312d11d2299ae8c258d29">cn78xx</a>;
<a name="l10498"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a82b1cd9812f56fc9da2c7ab16d08647d">10498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html">cvmx_sli_pkt_cnt_int_cn73xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a82b1cd9812f56fc9da2c7ab16d08647d">cn78xxp1</a>;
<a name="l10499"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#ad6a8200ae8e9ef59c3d8346c17dc91de">10499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn61xx.html">cvmx_sli_pkt_cnt_int_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#ad6a8200ae8e9ef59c3d8346c17dc91de">cnf71xx</a>;
<a name="l10500"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a5bcd91f9206b0210a069795e15cd480b">10500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int_1_1cvmx__sli__pkt__cnt__int__cn73xx.html">cvmx_sli_pkt_cnt_int_cn73xx</a>    <a class="code" href="unioncvmx__sli__pkt__cnt__int.html#a5bcd91f9206b0210a069795e15cd480b">cnf75xx</a>;
<a name="l10501"></a>10501 };
<a name="l10502"></a><a class="code" href="cvmx-sli-defs_8h.html#a272bbf3a8c8439e2fbfc209c48873f3c">10502</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__cnt__int.html" title="cvmx_sli_pkt_cnt_int">cvmx_sli_pkt_cnt_int</a> <a class="code" href="unioncvmx__sli__pkt__cnt__int.html" title="cvmx_sli_pkt_cnt_int">cvmx_sli_pkt_cnt_int_t</a>;
<a name="l10503"></a>10503 <span class="comment"></span>
<a name="l10504"></a>10504 <span class="comment">/**</span>
<a name="l10505"></a>10505 <span class="comment"> * cvmx_sli_pkt_cnt_int_enb</span>
<a name="l10506"></a>10506 <span class="comment"> *</span>
<a name="l10507"></a>10507 <span class="comment"> * Enable for the packets rings that are interrupting because of Packet Counters.</span>
<a name="l10508"></a>10508 <span class="comment"> *</span>
<a name="l10509"></a>10509 <span class="comment"> */</span>
<a name="l10510"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html">10510</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html" title="cvmx_sli_pkt_cnt_int_enb">cvmx_sli_pkt_cnt_int_enb</a> {
<a name="l10511"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a5e1da6e68012acbc7dcd399d7a29e0f5">10511</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a5e1da6e68012acbc7dcd399d7a29e0f5">u64</a>;
<a name="l10512"></a><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">10512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a> {
<a name="l10513"></a>10513 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10514"></a>10514 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html#a5ae2127d7bf81b3a7ffd636d5f34774d">reserved_32_63</a>               : 32;
<a name="l10515"></a>10515     uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html#aabfd7201d15e234e2fb56191e1472976">port</a>                         : 32; <span class="comment">/**&lt; Output ring packet counter interrupt enables</span>
<a name="l10516"></a>10516 <span class="comment">                                                         When both PORT&lt;i&gt; and corresponding</span>
<a name="l10517"></a>10517 <span class="comment">                                                         SLI_PKT_CNT_INT[PORT&lt;i&gt;] are set, for any i,</span>
<a name="l10518"></a>10518 <span class="comment">                                                         then SLI_INT_SUM[PCNT] is set, which can cause</span>
<a name="l10519"></a>10519 <span class="comment">                                                         an interrupt. */</span>
<a name="l10520"></a>10520 <span class="preprocessor">#else</span>
<a name="l10521"></a><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html#aabfd7201d15e234e2fb56191e1472976">10521</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html#aabfd7201d15e234e2fb56191e1472976">port</a>                         : 32;
<a name="l10522"></a><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html#a5ae2127d7bf81b3a7ffd636d5f34774d">10522</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html#a5ae2127d7bf81b3a7ffd636d5f34774d">reserved_32_63</a>               : 32;
<a name="l10523"></a>10523 <span class="preprocessor">#endif</span>
<a name="l10524"></a>10524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#ab8b32ecf620826892ef0e901c4d7b891">s</a>;
<a name="l10525"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a66c70ada188e691b4ca14b32b1606e77">10525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a66c70ada188e691b4ca14b32b1606e77">cn61xx</a>;
<a name="l10526"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a357271add31c5d472b1d5b3b78e76616">10526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a357271add31c5d472b1d5b3b78e76616">cn63xx</a>;
<a name="l10527"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a10575766b3b1b476e54f5bedf7c455c6">10527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a10575766b3b1b476e54f5bedf7c455c6">cn63xxp1</a>;
<a name="l10528"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a04d540a41e72198ce9530b8e507e287b">10528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a04d540a41e72198ce9530b8e507e287b">cn66xx</a>;
<a name="l10529"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#acedff18b40af92aa17b212e3f7d4fc03">10529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#acedff18b40af92aa17b212e3f7d4fc03">cn68xx</a>;
<a name="l10530"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#aaf299653002d68fe858e740ecddb6ccf">10530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#aaf299653002d68fe858e740ecddb6ccf">cn68xxp1</a>;
<a name="l10531"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a8059b0c9304bfcab79d030f9bda0e720">10531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a8059b0c9304bfcab79d030f9bda0e720">cn70xx</a>;
<a name="l10532"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#af3a0b56e5c0749c8b55f637f78c5f6c4">10532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#af3a0b56e5c0749c8b55f637f78c5f6c4">cn70xxp1</a>;
<a name="l10533"></a><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a7d4d8c075735ac051e011c2850404731">10533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__cnt__int__enb_1_1cvmx__sli__pkt__cnt__int__enb__s.html">cvmx_sli_pkt_cnt_int_enb_s</a>     <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html#a7d4d8c075735ac051e011c2850404731">cnf71xx</a>;
<a name="l10534"></a>10534 };
<a name="l10535"></a><a class="code" href="cvmx-sli-defs_8h.html#afc2a0e5f7c24085f29e77063a92379e9">10535</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html" title="cvmx_sli_pkt_cnt_int_enb">cvmx_sli_pkt_cnt_int_enb</a> <a class="code" href="unioncvmx__sli__pkt__cnt__int__enb.html" title="cvmx_sli_pkt_cnt_int_enb">cvmx_sli_pkt_cnt_int_enb_t</a>;
<a name="l10536"></a>10536 <span class="comment"></span>
<a name="l10537"></a>10537 <span class="comment">/**</span>
<a name="l10538"></a>10538 <span class="comment"> * cvmx_sli_pkt_ctl</span>
<a name="l10539"></a>10539 <span class="comment"> *</span>
<a name="l10540"></a>10540 <span class="comment"> * Control for packets.</span>
<a name="l10541"></a>10541 <span class="comment"> *</span>
<a name="l10542"></a>10542 <span class="comment"> */</span>
<a name="l10543"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html">10543</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__ctl.html" title="cvmx_sli_pkt_ctl">cvmx_sli_pkt_ctl</a> {
<a name="l10544"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#a29000395beb203bd8f5d67e8af8b4f63">10544</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__ctl.html#a29000395beb203bd8f5d67e8af8b4f63">u64</a>;
<a name="l10545"></a><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">10545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a> {
<a name="l10546"></a>10546 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10547"></a>10547 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#af5a4b5e3dce57b662ea1a2562163f359">reserved_5_63</a>                : 59;
<a name="l10548"></a>10548     uint64_t <a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#a87c6a3fb29af225e3a8e8bfd37e1280d">ring_en</a>                      : 1;  <span class="comment">/**&lt; When &apos;0&apos; forces &quot;relative Q position&quot; received</span>
<a name="l10549"></a>10549 <span class="comment">                                                         from PKO to be zero, and replicates the back-</span>
<a name="l10550"></a>10550 <span class="comment">                                                         pressure indication for the first ring attached</span>
<a name="l10551"></a>10551 <span class="comment">                                                         to a PKO port across all the rings attached to a</span>
<a name="l10552"></a>10552 <span class="comment">                                                         PKO port. When &apos;1&apos; backpressure is on a per</span>
<a name="l10553"></a>10553 <span class="comment">                                                         port/ring. */</span>
<a name="l10554"></a>10554     uint64_t <a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#a7a9c8717d8052909d4dc9d5ba9775b02">pkt_bp</a>                       : 4;  <span class="comment">/**&lt; When set &apos;1&apos; enable the port level backpressure for</span>
<a name="l10555"></a>10555 <span class="comment">                                                         PKO ports associated with the bit. */</span>
<a name="l10556"></a>10556 <span class="preprocessor">#else</span>
<a name="l10557"></a><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#a7a9c8717d8052909d4dc9d5ba9775b02">10557</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#a7a9c8717d8052909d4dc9d5ba9775b02">pkt_bp</a>                       : 4;
<a name="l10558"></a><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#a87c6a3fb29af225e3a8e8bfd37e1280d">10558</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#a87c6a3fb29af225e3a8e8bfd37e1280d">ring_en</a>                      : 1;
<a name="l10559"></a><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#af5a4b5e3dce57b662ea1a2562163f359">10559</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html#af5a4b5e3dce57b662ea1a2562163f359">reserved_5_63</a>                : 59;
<a name="l10560"></a>10560 <span class="preprocessor">#endif</span>
<a name="l10561"></a>10561 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__ctl.html#aa358f4174f0f82a73eba8c77abf26868">s</a>;
<a name="l10562"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#a3528bf8bf28a3ea0380e43922a095c39">10562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#a3528bf8bf28a3ea0380e43922a095c39">cn61xx</a>;
<a name="l10563"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#a3be66c21fae648bb7f44c457de8bef97">10563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#a3be66c21fae648bb7f44c457de8bef97">cn63xx</a>;
<a name="l10564"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#a76bd7046e4fea2642f2f86871b826fb0">10564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#a76bd7046e4fea2642f2f86871b826fb0">cn63xxp1</a>;
<a name="l10565"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#ac296a7eeb7de43d372385af44e64bb81">10565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#ac296a7eeb7de43d372385af44e64bb81">cn66xx</a>;
<a name="l10566"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#a941bd8f5babd880324577198517ade4a">10566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#a941bd8f5babd880324577198517ade4a">cn68xx</a>;
<a name="l10567"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#ad6d72d1ecf6f17c965c3d62adb12cc5c">10567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#ad6d72d1ecf6f17c965c3d62adb12cc5c">cn68xxp1</a>;
<a name="l10568"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#a256209162e0e7edf3d03e1937592433f">10568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#a256209162e0e7edf3d03e1937592433f">cn70xx</a>;
<a name="l10569"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#ae96e92a6014aaa481b83f641acccbfab">10569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#ae96e92a6014aaa481b83f641acccbfab">cn70xxp1</a>;
<a name="l10570"></a><a class="code" href="unioncvmx__sli__pkt__ctl.html#a22b9f8eb9aa2e17f2200c1f12af3df07">10570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ctl_1_1cvmx__sli__pkt__ctl__s.html">cvmx_sli_pkt_ctl_s</a>             <a class="code" href="unioncvmx__sli__pkt__ctl.html#a22b9f8eb9aa2e17f2200c1f12af3df07">cnf71xx</a>;
<a name="l10571"></a>10571 };
<a name="l10572"></a><a class="code" href="cvmx-sli-defs_8h.html#aa4f3df604a7e1f69669f3c83b4315638">10572</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__ctl.html" title="cvmx_sli_pkt_ctl">cvmx_sli_pkt_ctl</a> <a class="code" href="unioncvmx__sli__pkt__ctl.html" title="cvmx_sli_pkt_ctl">cvmx_sli_pkt_ctl_t</a>;
<a name="l10573"></a>10573 <span class="comment"></span>
<a name="l10574"></a>10574 <span class="comment">/**</span>
<a name="l10575"></a>10575 <span class="comment"> * cvmx_sli_pkt_data_out_es</span>
<a name="l10576"></a>10576 <span class="comment"> *</span>
<a name="l10577"></a>10577 <span class="comment"> * The Endian Swap for writing Data Out.</span>
<a name="l10578"></a>10578 <span class="comment"> *</span>
<a name="l10579"></a>10579 <span class="comment"> */</span>
<a name="l10580"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html">10580</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__data__out__es.html" title="cvmx_sli_pkt_data_out_es">cvmx_sli_pkt_data_out_es</a> {
<a name="l10581"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a7caf5b8aca3216e37326595ab76967c7">10581</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a7caf5b8aca3216e37326595ab76967c7">u64</a>;
<a name="l10582"></a><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">10582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a> {
<a name="l10583"></a>10583 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10584"></a>10584 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html#ad00a43be0b95677cba9dd45bcd0fff93">es</a>                           : 64; <span class="comment">/**&lt; ES&lt;1:0&gt; or MACADD&lt;63:62&gt; for buffer/info writes.</span>
<a name="l10585"></a>10585 <span class="comment">                                                         ES&lt;2i+1:2i&gt; becomes either ES&lt;1:0&gt; or</span>
<a name="l10586"></a>10586 <span class="comment">                                                         MACADD&lt;63:62&gt; for writes to buffer/info pair</span>
<a name="l10587"></a>10587 <span class="comment">                                                         MAC memory space addresses fetched from packet</span>
<a name="l10588"></a>10588 <span class="comment">                                                         output ring i. ES&lt;1:0&gt; if SLI_PKT_DPADDR[DPTR&lt;i&gt;]=1</span>
<a name="l10589"></a>10589 <span class="comment">                                                         , else MACADD&lt;63:62&gt;.</span>
<a name="l10590"></a>10590 <span class="comment">                                                         In the latter case, ES&lt;1:0&gt; comes from DPTR&lt;63:62&gt;.</span>
<a name="l10591"></a>10591 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l10592"></a>10592 <span class="comment">                                                         memory space writes. */</span>
<a name="l10593"></a>10593 <span class="preprocessor">#else</span>
<a name="l10594"></a><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html#ad00a43be0b95677cba9dd45bcd0fff93">10594</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html#ad00a43be0b95677cba9dd45bcd0fff93">es</a>                           : 64;
<a name="l10595"></a>10595 <span class="preprocessor">#endif</span>
<a name="l10596"></a>10596 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#ae97101da76f668519272bcd1b8fb0a15">s</a>;
<a name="l10597"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a7184e1072830cc3436b9f5e34a130efb">10597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a7184e1072830cc3436b9f5e34a130efb">cn61xx</a>;
<a name="l10598"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a736b016b032a37e73d8a8af1969fcf6d">10598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a736b016b032a37e73d8a8af1969fcf6d">cn63xx</a>;
<a name="l10599"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a6c051df066f7bf25d738c4811363a4f5">10599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a6c051df066f7bf25d738c4811363a4f5">cn63xxp1</a>;
<a name="l10600"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a15fb7bc9fc0c8519e50e3824dc9ebef3">10600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a15fb7bc9fc0c8519e50e3824dc9ebef3">cn66xx</a>;
<a name="l10601"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#ac51f0fe08854958ec3bfc26b0c295cb3">10601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#ac51f0fe08854958ec3bfc26b0c295cb3">cn68xx</a>;
<a name="l10602"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a6573c838728c24c101307ccec79336d8">10602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a6573c838728c24c101307ccec79336d8">cn68xxp1</a>;
<a name="l10603"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a77b50ba66afe5915d5d0cb7b33284014">10603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a77b50ba66afe5915d5d0cb7b33284014">cn70xx</a>;
<a name="l10604"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a593b60a2e7921f20015407d49fdc2483">10604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a593b60a2e7921f20015407d49fdc2483">cn70xxp1</a>;
<a name="l10605"></a><a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a29287dd801541d9714a7579f2825bdf9">10605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__es_1_1cvmx__sli__pkt__data__out__es__s.html">cvmx_sli_pkt_data_out_es_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__es.html#a29287dd801541d9714a7579f2825bdf9">cnf71xx</a>;
<a name="l10606"></a>10606 };
<a name="l10607"></a><a class="code" href="cvmx-sli-defs_8h.html#a6cd19fa9399f3171237a1380c7a23de5">10607</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__data__out__es.html" title="cvmx_sli_pkt_data_out_es">cvmx_sli_pkt_data_out_es</a> <a class="code" href="unioncvmx__sli__pkt__data__out__es.html" title="cvmx_sli_pkt_data_out_es">cvmx_sli_pkt_data_out_es_t</a>;
<a name="l10608"></a>10608 <span class="comment"></span>
<a name="l10609"></a>10609 <span class="comment">/**</span>
<a name="l10610"></a>10610 <span class="comment"> * cvmx_sli_pkt_data_out_ns</span>
<a name="l10611"></a>10611 <span class="comment"> *</span>
<a name="l10612"></a>10612 <span class="comment"> * The NS field for the TLP when writing packet data.</span>
<a name="l10613"></a>10613 <span class="comment"> *</span>
<a name="l10614"></a>10614 <span class="comment"> */</span>
<a name="l10615"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html">10615</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html" title="cvmx_sli_pkt_data_out_ns">cvmx_sli_pkt_data_out_ns</a> {
<a name="l10616"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#aee0e2f67751ef1dc57489e488db10aae">10616</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#aee0e2f67751ef1dc57489e488db10aae">u64</a>;
<a name="l10617"></a><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">10617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a> {
<a name="l10618"></a>10618 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10619"></a>10619 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html#a3fb1147ef2dfdf23926292d7a934b2be">reserved_32_63</a>               : 32;
<a name="l10620"></a>10620     uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html#ab04ee493f526f740263a554eee77061a">nsr</a>                          : 32; <span class="comment">/**&lt; ADDRTYPE&lt;1&gt; or MACADD&lt;61&gt; for buffer/info writes.</span>
<a name="l10621"></a>10621 <span class="comment">                                                         NSR&lt;i&gt; becomes either ADDRTYPE&lt;1&gt; or MACADD&lt;61&gt;</span>
<a name="l10622"></a>10622 <span class="comment">                                                         for writes to buffer/info pair MAC memory space</span>
<a name="l10623"></a>10623 <span class="comment">                                                         addresses fetched from packet output ring i.</span>
<a name="l10624"></a>10624 <span class="comment">                                                         ADDRTYPE&lt;1&gt; if SLI_PKT_DPADDR[DPTR&lt;i&gt;]=1, else</span>
<a name="l10625"></a>10625 <span class="comment">                                                         MACADD&lt;61&gt;.</span>
<a name="l10626"></a>10626 <span class="comment">                                                         In the latter case,ADDRTYPE&lt;1&gt; comes from DPTR&lt;61&gt;.</span>
<a name="l10627"></a>10627 <span class="comment">                                                         ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe</span>
<a name="l10628"></a>10628 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l10629"></a>10629 <span class="preprocessor">#else</span>
<a name="l10630"></a><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html#ab04ee493f526f740263a554eee77061a">10630</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html#ab04ee493f526f740263a554eee77061a">nsr</a>                          : 32;
<a name="l10631"></a><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html#a3fb1147ef2dfdf23926292d7a934b2be">10631</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html#a3fb1147ef2dfdf23926292d7a934b2be">reserved_32_63</a>               : 32;
<a name="l10632"></a>10632 <span class="preprocessor">#endif</span>
<a name="l10633"></a>10633 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a2d1278cdb4e0e2f15979f1631d106824">s</a>;
<a name="l10634"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a02b2438c15c514589fe1bdc6897db10b">10634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a02b2438c15c514589fe1bdc6897db10b">cn61xx</a>;
<a name="l10635"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a6ed5ad8e6d657b9e5c7d65f8bd3aef77">10635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a6ed5ad8e6d657b9e5c7d65f8bd3aef77">cn63xx</a>;
<a name="l10636"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a7c485aa2851d9e4bf6540d7a7ada399d">10636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a7c485aa2851d9e4bf6540d7a7ada399d">cn63xxp1</a>;
<a name="l10637"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a80baa5fcd8fea7d1199e58c0aa1fb221">10637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a80baa5fcd8fea7d1199e58c0aa1fb221">cn66xx</a>;
<a name="l10638"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#afd69755204cd5287c7fa18ef5a229bb4">10638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#afd69755204cd5287c7fa18ef5a229bb4">cn68xx</a>;
<a name="l10639"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a3f24d26a96bb71d85f13ef059ae29d88">10639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a3f24d26a96bb71d85f13ef059ae29d88">cn68xxp1</a>;
<a name="l10640"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#aa3dfac9af4f6a9f42ed7a18f8699ddfc">10640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#aa3dfac9af4f6a9f42ed7a18f8699ddfc">cn70xx</a>;
<a name="l10641"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#ad523e6f47ddeb02c450ff7ef9de356e8">10641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#ad523e6f47ddeb02c450ff7ef9de356e8">cn70xxp1</a>;
<a name="l10642"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a7883e0008087b7046d82a16863bf24cc">10642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ns_1_1cvmx__sli__pkt__data__out__ns__s.html">cvmx_sli_pkt_data_out_ns_s</a>     <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html#a7883e0008087b7046d82a16863bf24cc">cnf71xx</a>;
<a name="l10643"></a>10643 };
<a name="l10644"></a><a class="code" href="cvmx-sli-defs_8h.html#a46c72a82c1ee31f5e78a21a52c283f35">10644</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__data__out__ns.html" title="cvmx_sli_pkt_data_out_ns">cvmx_sli_pkt_data_out_ns</a> <a class="code" href="unioncvmx__sli__pkt__data__out__ns.html" title="cvmx_sli_pkt_data_out_ns">cvmx_sli_pkt_data_out_ns_t</a>;
<a name="l10645"></a>10645 <span class="comment"></span>
<a name="l10646"></a>10646 <span class="comment">/**</span>
<a name="l10647"></a>10647 <span class="comment"> * cvmx_sli_pkt_data_out_ror</span>
<a name="l10648"></a>10648 <span class="comment"> *</span>
<a name="l10649"></a>10649 <span class="comment"> * The ROR field for the TLP when writing Packet Data.</span>
<a name="l10650"></a>10650 <span class="comment"> *</span>
<a name="l10651"></a>10651 <span class="comment"> */</span>
<a name="l10652"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html">10652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html" title="cvmx_sli_pkt_data_out_ror">cvmx_sli_pkt_data_out_ror</a> {
<a name="l10653"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#ad0ce303a2e08c8ad46f4d493657f3aff">10653</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#ad0ce303a2e08c8ad46f4d493657f3aff">u64</a>;
<a name="l10654"></a><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">10654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a> {
<a name="l10655"></a>10655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10656"></a>10656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html#aefe5d17ea0afa27973cd3a1823a2aa56">reserved_32_63</a>               : 32;
<a name="l10657"></a>10657     uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html#a0c1f56b66c335e2ab370e0d32c996985">ror</a>                          : 32; <span class="comment">/**&lt; ADDRTYPE&lt;0&gt; or MACADD&lt;60&gt; for buffer/info writes.</span>
<a name="l10658"></a>10658 <span class="comment">                                                         ROR&lt;i&gt; becomes either ADDRTYPE&lt;0&gt; or MACADD&lt;60&gt;</span>
<a name="l10659"></a>10659 <span class="comment">                                                         for writes to buffer/info pair MAC memory space</span>
<a name="l10660"></a>10660 <span class="comment">                                                         addresses fetched from packet output ring i.</span>
<a name="l10661"></a>10661 <span class="comment">                                                         ADDRTYPE&lt;0&gt; if SLI_PKT_DPADDR[DPTR&lt;i&gt;]=1, else</span>
<a name="l10662"></a>10662 <span class="comment">                                                         MACADD&lt;60&gt;.</span>
<a name="l10663"></a>10663 <span class="comment">                                                         In the latter case,ADDRTYPE&lt;0&gt; comes from DPTR&lt;60&gt;.</span>
<a name="l10664"></a>10664 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe</span>
<a name="l10665"></a>10665 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l10666"></a>10666 <span class="preprocessor">#else</span>
<a name="l10667"></a><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html#a0c1f56b66c335e2ab370e0d32c996985">10667</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html#a0c1f56b66c335e2ab370e0d32c996985">ror</a>                          : 32;
<a name="l10668"></a><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html#aefe5d17ea0afa27973cd3a1823a2aa56">10668</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html#aefe5d17ea0afa27973cd3a1823a2aa56">reserved_32_63</a>               : 32;
<a name="l10669"></a>10669 <span class="preprocessor">#endif</span>
<a name="l10670"></a>10670 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#af85e300ea9e247a0bd364cf1b9196f12">s</a>;
<a name="l10671"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a79546475540b7552c1a751a4d30e9313">10671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a79546475540b7552c1a751a4d30e9313">cn61xx</a>;
<a name="l10672"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a39e725f828d496a3ec866094e9367709">10672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a39e725f828d496a3ec866094e9367709">cn63xx</a>;
<a name="l10673"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a6a7c3bb2ca1ff2324e6c7bbc57c64fff">10673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a6a7c3bb2ca1ff2324e6c7bbc57c64fff">cn63xxp1</a>;
<a name="l10674"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a81f65c298dd4a48372f6b6dca7e04b1a">10674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a81f65c298dd4a48372f6b6dca7e04b1a">cn66xx</a>;
<a name="l10675"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#ab895b4f24a226db6ecb1e44c7a2cf204">10675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#ab895b4f24a226db6ecb1e44c7a2cf204">cn68xx</a>;
<a name="l10676"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#aa3b335d6c908c5d4f348f08de0db9a60">10676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#aa3b335d6c908c5d4f348f08de0db9a60">cn68xxp1</a>;
<a name="l10677"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a1abeded3cb695facbab22eca4ec833d0">10677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a1abeded3cb695facbab22eca4ec833d0">cn70xx</a>;
<a name="l10678"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#af3bc187587142c38132e6df7df5b825b">10678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#af3bc187587142c38132e6df7df5b825b">cn70xxp1</a>;
<a name="l10679"></a><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a77bd46674da60a6225a88754e4076e5f">10679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__data__out__ror_1_1cvmx__sli__pkt__data__out__ror__s.html">cvmx_sli_pkt_data_out_ror_s</a>    <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html#a77bd46674da60a6225a88754e4076e5f">cnf71xx</a>;
<a name="l10680"></a>10680 };
<a name="l10681"></a><a class="code" href="cvmx-sli-defs_8h.html#a07211991f0140157731fb276c96e512f">10681</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__data__out__ror.html" title="cvmx_sli_pkt_data_out_ror">cvmx_sli_pkt_data_out_ror</a> <a class="code" href="unioncvmx__sli__pkt__data__out__ror.html" title="cvmx_sli_pkt_data_out_ror">cvmx_sli_pkt_data_out_ror_t</a>;
<a name="l10682"></a>10682 <span class="comment"></span>
<a name="l10683"></a>10683 <span class="comment">/**</span>
<a name="l10684"></a>10684 <span class="comment"> * cvmx_sli_pkt_dpaddr</span>
<a name="l10685"></a>10685 <span class="comment"> *</span>
<a name="l10686"></a>10686 <span class="comment"> * Used to detemine address and attributes for packet data writes.</span>
<a name="l10687"></a>10687 <span class="comment"> *</span>
<a name="l10688"></a>10688 <span class="comment"> */</span>
<a name="l10689"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html">10689</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__dpaddr.html" title="cvmx_sli_pkt_dpaddr">cvmx_sli_pkt_dpaddr</a> {
<a name="l10690"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#ac279a596175544ff4cffb66c85f5209c">10690</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#ac279a596175544ff4cffb66c85f5209c">u64</a>;
<a name="l10691"></a><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">10691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a> {
<a name="l10692"></a>10692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10693"></a>10693 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html#a62aa3b3aa49efae0deb8b6e736c1407e">reserved_32_63</a>               : 32;
<a name="l10694"></a>10694     uint64_t <a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html#a6f82b27071c3d0a37fc2a4fafb517a62">dptr</a>                         : 32; <span class="comment">/**&lt; Determines whether buffer/info pointers are</span>
<a name="l10695"></a>10695 <span class="comment">                                                         DPTR format 0 or DPTR format 1.</span>
<a name="l10696"></a>10696 <span class="comment">                                                         When DPTR&lt;i&gt;=1, the buffer/info pointers fetched</span>
<a name="l10697"></a>10697 <span class="comment">                                                         from packet output ring i are DPTR format 0.</span>
<a name="l10698"></a>10698 <span class="comment">                                                         When DPTR&lt;i&gt;=0, the buffer/info pointers fetched</span>
<a name="l10699"></a>10699 <span class="comment">                                                         from packet output ring i are DPTR format 1.</span>
<a name="l10700"></a>10700 <span class="comment">                                                         (Replace SLI_PKT_INPUT_CONTROL[D_ESR,D_NSR,D_ROR]</span>
<a name="l10701"></a>10701 <span class="comment">                                                         in the HRM descriptions of DPTR format 0/1 with</span>
<a name="l10702"></a>10702 <span class="comment">                                                         SLI_PKT_DATA_OUT_ES[ES&lt;2i+1:2i&gt;],</span>
<a name="l10703"></a>10703 <span class="comment">                                                         SLI_PKT_DATA_OUT_NS[NSR&lt;i&gt;], and</span>
<a name="l10704"></a>10704 <span class="comment">                                                         SLI_PKT_DATA_OUT_ROR[ROR&lt;i&gt;], respectively,</span>
<a name="l10705"></a>10705 <span class="comment">                                                         though.) */</span>
<a name="l10706"></a>10706 <span class="preprocessor">#else</span>
<a name="l10707"></a><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html#a6f82b27071c3d0a37fc2a4fafb517a62">10707</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html#a6f82b27071c3d0a37fc2a4fafb517a62">dptr</a>                         : 32;
<a name="l10708"></a><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html#a62aa3b3aa49efae0deb8b6e736c1407e">10708</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html#a62aa3b3aa49efae0deb8b6e736c1407e">reserved_32_63</a>               : 32;
<a name="l10709"></a>10709 <span class="preprocessor">#endif</span>
<a name="l10710"></a>10710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a38dd145f5c483b397adaba7c37fbf715">s</a>;
<a name="l10711"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a453e51c25cb6a34d6b5ce4837949ee61">10711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a453e51c25cb6a34d6b5ce4837949ee61">cn61xx</a>;
<a name="l10712"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a201391ba99c11e23e23d5dc0e54eb002">10712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a201391ba99c11e23e23d5dc0e54eb002">cn63xx</a>;
<a name="l10713"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a9419b0845ec6ff27407e20734b978c61">10713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a9419b0845ec6ff27407e20734b978c61">cn63xxp1</a>;
<a name="l10714"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#aaee5375cdbd93f3593f1375070953308">10714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#aaee5375cdbd93f3593f1375070953308">cn66xx</a>;
<a name="l10715"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#ae69cd667e42b82204f4e58b4cbac14cc">10715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#ae69cd667e42b82204f4e58b4cbac14cc">cn68xx</a>;
<a name="l10716"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#af7c0a87fc97a98411e6216e0c4b2f556">10716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#af7c0a87fc97a98411e6216e0c4b2f556">cn68xxp1</a>;
<a name="l10717"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a70b8aa4f149647eb62dfefcde499f2c3">10717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a70b8aa4f149647eb62dfefcde499f2c3">cn70xx</a>;
<a name="l10718"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#acb18c2b2f30000dfe7685276e0f0b0f5">10718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#acb18c2b2f30000dfe7685276e0f0b0f5">cn70xxp1</a>;
<a name="l10719"></a><a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a8ad321cbf881de55713c139be82159dc">10719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__dpaddr_1_1cvmx__sli__pkt__dpaddr__s.html">cvmx_sli_pkt_dpaddr_s</a>          <a class="code" href="unioncvmx__sli__pkt__dpaddr.html#a8ad321cbf881de55713c139be82159dc">cnf71xx</a>;
<a name="l10720"></a>10720 };
<a name="l10721"></a><a class="code" href="cvmx-sli-defs_8h.html#ac13f897b2f2614cab41d5aa5e22d41dc">10721</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__dpaddr.html" title="cvmx_sli_pkt_dpaddr">cvmx_sli_pkt_dpaddr</a> <a class="code" href="unioncvmx__sli__pkt__dpaddr.html" title="cvmx_sli_pkt_dpaddr">cvmx_sli_pkt_dpaddr_t</a>;
<a name="l10722"></a>10722 <span class="comment"></span>
<a name="l10723"></a>10723 <span class="comment">/**</span>
<a name="l10724"></a>10724 <span class="comment"> * cvmx_sli_pkt_gbl_control</span>
<a name="l10725"></a>10725 <span class="comment"> *</span>
<a name="l10726"></a>10726 <span class="comment"> * This register contains control bits that affect all packet rings.</span>
<a name="l10727"></a>10727 <span class="comment"> *</span>
<a name="l10728"></a>10728 <span class="comment"> */</span>
<a name="l10729"></a><a class="code" href="unioncvmx__sli__pkt__gbl__control.html">10729</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__gbl__control.html" title="cvmx_sli_pkt_gbl_control">cvmx_sli_pkt_gbl_control</a> {
<a name="l10730"></a><a class="code" href="unioncvmx__sli__pkt__gbl__control.html#a1dc0c85d859a4c709674605e0dfdfa28">10730</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__gbl__control.html#a1dc0c85d859a4c709674605e0dfdfa28">u64</a>;
<a name="l10731"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html">10731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html">cvmx_sli_pkt_gbl_control_s</a> {
<a name="l10732"></a>10732 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10733"></a>10733 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#ad3b726831b7623eba4e74453afeb4091">reserved_32_63</a>               : 32;
<a name="l10734"></a>10734     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a0bb7806e98e7f17750617e266fbc3f7d">qtime</a>                        : 16; <span class="comment">/**&lt; After a packet ring is disabled on the assertion of SLI_PKT()_INPUT_CONTROL[RST],</span>
<a name="l10735"></a>10735 <span class="comment">                                                         the hardware will set SLI_PKT()_INPUT_CONTROL[QUIET]</span>
<a name="l10736"></a>10736 <span class="comment">                                                         after at least [QTIME] * 1024 cycles. */</span>
<a name="l10737"></a>10737     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a6214582858bbd0944f5e6d11dc198dcd">reserved_14_15</a>               : 2;
<a name="l10738"></a>10738     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a7b9813589b242b83619d34c06e8a87f2">bpkind</a>                       : 6;  <span class="comment">/**&lt; PKIND sent to PKI when DPI_PKT_INST_HDR_S[PKIND] corresponding bit in</span>
<a name="l10739"></a>10739 <span class="comment">                                                         SLI_PKT_PKIND_VALID[ENB] is cleared to a 0. */</span>
<a name="l10740"></a>10740     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#aaf3d4b5c4e56b63563dee81dd73e4e2a">reserved_4_7</a>                 : 4;
<a name="l10741"></a>10741     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a4ebf55d974f2535c723fcb650c6fa175">pkpfval</a>                      : 1;  <span class="comment">/**&lt; When 0, only VFs are subject to SLI_PKT_PKIND_VALID constraints, and PF instructions</span>
<a name="l10742"></a>10742 <span class="comment">                                                         can select any PKI PKIND.</span>
<a name="l10743"></a>10743 <span class="comment">                                                         When 1, both PFs and VFs are subject to SLI_PKT_PKIND_VALID constraints. */</span>
<a name="l10744"></a>10744     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a86428421aa00dc5aad9c8b7372ee2220">bpflr_d</a>                      : 1;  <span class="comment">/**&lt; Disables clearing SLI_PKT_OUT_BP_EN bit on an FLR. */</span>
<a name="l10745"></a>10745     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a8671bd6bf8624974f5aee40b62ea25a1">noptr_d</a>                      : 1;  <span class="comment">/**&lt; Disables putting a ring into reset when a packet is received from PKO and</span>
<a name="l10746"></a>10746 <span class="comment">                                                         the associated ring has no doorbells to send the packet out. */</span>
<a name="l10747"></a>10747     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a67b181867fe535c2cd1ed9682c2de7ee">picnt_d</a>                      : 1;  <span class="comment">/**&lt; Disables the subtraction of SLI_PKT_IN_DONE()_CNTS[CNT] from</span>
<a name="l10748"></a>10748 <span class="comment">                                                         SLI_PKT_IN_DONE()_CNTS[CNT] when written. */</span>
<a name="l10749"></a>10749 <span class="preprocessor">#else</span>
<a name="l10750"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a67b181867fe535c2cd1ed9682c2de7ee">10750</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a67b181867fe535c2cd1ed9682c2de7ee">picnt_d</a>                      : 1;
<a name="l10751"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a8671bd6bf8624974f5aee40b62ea25a1">10751</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a8671bd6bf8624974f5aee40b62ea25a1">noptr_d</a>                      : 1;
<a name="l10752"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a86428421aa00dc5aad9c8b7372ee2220">10752</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a86428421aa00dc5aad9c8b7372ee2220">bpflr_d</a>                      : 1;
<a name="l10753"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a4ebf55d974f2535c723fcb650c6fa175">10753</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a4ebf55d974f2535c723fcb650c6fa175">pkpfval</a>                      : 1;
<a name="l10754"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#aaf3d4b5c4e56b63563dee81dd73e4e2a">10754</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#aaf3d4b5c4e56b63563dee81dd73e4e2a">reserved_4_7</a>                 : 4;
<a name="l10755"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a7b9813589b242b83619d34c06e8a87f2">10755</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a7b9813589b242b83619d34c06e8a87f2">bpkind</a>                       : 6;
<a name="l10756"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a6214582858bbd0944f5e6d11dc198dcd">10756</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a6214582858bbd0944f5e6d11dc198dcd">reserved_14_15</a>               : 2;
<a name="l10757"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a0bb7806e98e7f17750617e266fbc3f7d">10757</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#a0bb7806e98e7f17750617e266fbc3f7d">qtime</a>                        : 16;
<a name="l10758"></a><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#ad3b726831b7623eba4e74453afeb4091">10758</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html#ad3b726831b7623eba4e74453afeb4091">reserved_32_63</a>               : 32;
<a name="l10759"></a>10759 <span class="preprocessor">#endif</span>
<a name="l10760"></a>10760 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__gbl__control.html#a05ec75e431ac0580114a936f883202fd">s</a>;
<a name="l10761"></a><a class="code" href="unioncvmx__sli__pkt__gbl__control.html#ab767446133b09a3d044b55e2be350e87">10761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html">cvmx_sli_pkt_gbl_control_s</a>     <a class="code" href="unioncvmx__sli__pkt__gbl__control.html#ab767446133b09a3d044b55e2be350e87">cn73xx</a>;
<a name="l10762"></a><a class="code" href="unioncvmx__sli__pkt__gbl__control.html#a9b8b0c59ac56de64daf773a1e8b23519">10762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html">cvmx_sli_pkt_gbl_control_s</a>     <a class="code" href="unioncvmx__sli__pkt__gbl__control.html#a9b8b0c59ac56de64daf773a1e8b23519">cn78xx</a>;
<a name="l10763"></a><a class="code" href="unioncvmx__sli__pkt__gbl__control.html#ade272e73a25188af274c7072f5d31556">10763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__gbl__control_1_1cvmx__sli__pkt__gbl__control__s.html">cvmx_sli_pkt_gbl_control_s</a>     <a class="code" href="unioncvmx__sli__pkt__gbl__control.html#ade272e73a25188af274c7072f5d31556">cnf75xx</a>;
<a name="l10764"></a>10764 };
<a name="l10765"></a><a class="code" href="cvmx-sli-defs_8h.html#a2ba8dc1e02fa0d3b89b015ccf8bbc382">10765</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__gbl__control.html" title="cvmx_sli_pkt_gbl_control">cvmx_sli_pkt_gbl_control</a> <a class="code" href="unioncvmx__sli__pkt__gbl__control.html" title="cvmx_sli_pkt_gbl_control">cvmx_sli_pkt_gbl_control_t</a>;
<a name="l10766"></a>10766 <span class="comment"></span>
<a name="l10767"></a>10767 <span class="comment">/**</span>
<a name="l10768"></a>10768 <span class="comment"> * cvmx_sli_pkt_in_bp</span>
<a name="l10769"></a>10769 <span class="comment"> *</span>
<a name="l10770"></a>10770 <span class="comment"> * Which input rings have backpressure applied.</span>
<a name="l10771"></a>10771 <span class="comment"> *</span>
<a name="l10772"></a>10772 <span class="comment"> */</span>
<a name="l10773"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html">10773</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__bp.html" title="cvmx_sli_pkt_in_bp">cvmx_sli_pkt_in_bp</a> {
<a name="l10774"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a04fbb0fa098769b6d111b057b0e37b17">10774</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a04fbb0fa098769b6d111b057b0e37b17">u64</a>;
<a name="l10775"></a><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">10775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a> {
<a name="l10776"></a>10776 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10777"></a>10777 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html#a46d3567fe00dbbc7c985713af1d09d90">reserved_32_63</a>               : 32;
<a name="l10778"></a>10778     uint64_t <a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html#a89224ea959f172afcc07090d74cc3f4a">bp</a>                           : 32; <span class="comment">/**&lt; A packet input  ring that has its count greater</span>
<a name="l10779"></a>10779 <span class="comment">                                                         than its WMARK will have backpressure applied.</span>
<a name="l10780"></a>10780 <span class="comment">                                                         Each of the 32 bits coorespond to an input ring.</span>
<a name="l10781"></a>10781 <span class="comment">                                                         When &apos;1&apos; that ring has backpressure applied an</span>
<a name="l10782"></a>10782 <span class="comment">                                                         will fetch no more instructions, but will process</span>
<a name="l10783"></a>10783 <span class="comment">                                                         any previously fetched instructions. */</span>
<a name="l10784"></a>10784 <span class="preprocessor">#else</span>
<a name="l10785"></a><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html#a89224ea959f172afcc07090d74cc3f4a">10785</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html#a89224ea959f172afcc07090d74cc3f4a">bp</a>                           : 32;
<a name="l10786"></a><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html#a46d3567fe00dbbc7c985713af1d09d90">10786</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html#a46d3567fe00dbbc7c985713af1d09d90">reserved_32_63</a>               : 32;
<a name="l10787"></a>10787 <span class="preprocessor">#endif</span>
<a name="l10788"></a>10788 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__bp.html#ac1495fea7af2b0ca34d614118282d406">s</a>;
<a name="l10789"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a7520d19e63d286bef1ea8f97cd7fdf32">10789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a>           <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a7520d19e63d286bef1ea8f97cd7fdf32">cn61xx</a>;
<a name="l10790"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a8226e7025da7ffdef81932181cd268fe">10790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a>           <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a8226e7025da7ffdef81932181cd268fe">cn63xx</a>;
<a name="l10791"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a529476f914cb5e39fb12e98ffc9b1660">10791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a>           <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a529476f914cb5e39fb12e98ffc9b1660">cn63xxp1</a>;
<a name="l10792"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a255bf0946279630b7ecbdbdd5a40b7e7">10792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a>           <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a255bf0946279630b7ecbdbdd5a40b7e7">cn66xx</a>;
<a name="l10793"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a621fa21454ce793ac9251a71da381f23">10793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a>           <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a621fa21454ce793ac9251a71da381f23">cn70xx</a>;
<a name="l10794"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a7a150a1dc219ade9e008d4d5c03586d7">10794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a>           <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a7a150a1dc219ade9e008d4d5c03586d7">cn70xxp1</a>;
<a name="l10795"></a><a class="code" href="unioncvmx__sli__pkt__in__bp.html#a502c2c71ad09d05749427a6d9af54827">10795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__bp_1_1cvmx__sli__pkt__in__bp__s.html">cvmx_sli_pkt_in_bp_s</a>           <a class="code" href="unioncvmx__sli__pkt__in__bp.html#a502c2c71ad09d05749427a6d9af54827">cnf71xx</a>;
<a name="l10796"></a>10796 };
<a name="l10797"></a><a class="code" href="cvmx-sli-defs_8h.html#ac6fe65c48dd1b424481c26ac6d9094b5">10797</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__bp.html" title="cvmx_sli_pkt_in_bp">cvmx_sli_pkt_in_bp</a> <a class="code" href="unioncvmx__sli__pkt__in__bp.html" title="cvmx_sli_pkt_in_bp">cvmx_sli_pkt_in_bp_t</a>;
<a name="l10798"></a>10798 <span class="comment"></span>
<a name="l10799"></a>10799 <span class="comment">/**</span>
<a name="l10800"></a>10800 <span class="comment"> * cvmx_sli_pkt_in_done#_cnts</span>
<a name="l10801"></a>10801 <span class="comment"> *</span>
<a name="l10802"></a>10802 <span class="comment"> * This register contains counters for instructions completed on input rings.</span>
<a name="l10803"></a>10803 <span class="comment"> *</span>
<a name="l10804"></a>10804 <span class="comment"> */</span>
<a name="l10805"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html">10805</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html" title="cvmx_sli_pkt_in_done::_cnts">cvmx_sli_pkt_in_donex_cnts</a> {
<a name="l10806"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#aa7e5d3f894f08eb292cbf583a99ec355">10806</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#aa7e5d3f894f08eb292cbf583a99ec355">u64</a>;
<a name="l10807"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html">10807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html">cvmx_sli_pkt_in_donex_cnts_s</a> {
<a name="l10808"></a>10808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10809"></a>10809 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a93eddce3b6795ab9b6da76eab2eb58b0">po_int</a>                       : 1;  <span class="comment">/**&lt; &quot;Returns a 1 when either the corresponding bit in SLI_PKT_TIME_INT[RING[\#]] or</span>
<a name="l10810"></a>10810 <span class="comment">                                                         SLI_PKT_CNT_INT[RING[\#]] is set.&quot; */</span>
<a name="l10811"></a>10811     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a7f0537937a6cefaf78cac77402d5e5c2">pi_int</a>                       : 1;  <span class="comment">/**&lt; Packet input interrupt bit for the ring. The hardware sets [PI_INT] whenever it updates</span>
<a name="l10812"></a>10812 <span class="comment">                                                         [CNT&lt;31:0&gt;] and is greater then [WMARK][15:0] and [CINT_ENB] is set.</span>
<a name="l10813"></a>10813 <span class="comment">                                                         The hardware will clear [PI_INT] when [CNT] is less then or equal to [WMARK][15:0]</span>
<a name="l10814"></a>10814 <span class="comment">                                                         [PI_INT] can cause an MSI-X interrupt for the ring, but will never cause an INTA/B/C/D</span>
<a name="l10815"></a>10815 <span class="comment">                                                         nor MSI interrupt nor set any SLI_MAC()_PF()_INT_SUM bit. SLI_PKT_IN_INT is a</span>
<a name="l10816"></a>10816 <span class="comment">                                                         multi-ring version of [PI_INT], and [PI_INT] is one component of SLI_PKT_INT. See also</span>
<a name="l10817"></a>10817 <span class="comment">                                                         SLI_PKT()_CNTS[PI_INT]. */</span>
<a name="l10818"></a>10818     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a0fb6be07066c30888af5508840c59f90">mbox_int</a>                     : 1;  <span class="comment">/**&lt; Reads corresponding bit in SLI_PKT()_MBOX_INT. */</span>
<a name="l10819"></a>10819     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#ac9e686e6a0b7497917cc2f4b93220788">resend</a>                       : 1;  <span class="comment">/**&lt; A write of 1 will resend an MSI-X interrupt message if there is a pending interrupt in</span>
<a name="l10820"></a>10820 <span class="comment">                                                         [P0_INT], [PI_INT] or [MBOX_INT] for this ring after the write of [CNT] occurs.</span>
<a name="l10821"></a>10821 <span class="comment">                                                         [RESEND] and [CNT] must be written together with the assumption that the write of</span>
<a name="l10822"></a>10822 <span class="comment">                                                         [CNT] will clear the [PI_INT] interrupt bit. If the write of [CNT] does not cause</span>
<a name="l10823"></a>10823 <span class="comment">                                                         the [CNT] to drop below the thresholds another MSI-X message is sent.</span>
<a name="l10824"></a>10824 <span class="comment">                                                         The [RESEND] bit never affects INTA/B/C/D or MSI interrupts. */</span>
<a name="l10825"></a>10825     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#ad3eb655f23def00ee2603c1fe42a2980">reserved_49_59</a>               : 11;
<a name="l10826"></a>10826     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a5630d2300b4441c19f52091be8461781">cint_enb</a>                     : 1;  <span class="comment">/**&lt; Packet input interrupt enable bit for the ring. When [CINT_ENB] is set,</span>
<a name="l10827"></a>10827 <span class="comment">                                                         the hardware sets [PI_INT] whenever it updates [CNT] and it is greater</span>
<a name="l10828"></a>10828 <span class="comment">                                                         than [WMARK].</span>
<a name="l10829"></a>10829 <span class="comment">                                                         When [CINT_ENB] is clear, the hardware will never set [PI_INT]. */</span>
<a name="l10830"></a>10830     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a25ad96913cb1fda564024cd2501d6069">wmark</a>                        : 16; <span class="comment">/**&lt; Packet input interrupt watermark for the ring. If [CINT_ENB] is set</span>
<a name="l10831"></a>10831 <span class="comment">                                                         and WMARK does not equal 0xFFFF, the hardware sets [PI_INT] whenever</span>
<a name="l10832"></a>10832 <span class="comment">                                                         it updates [CNT][31:0] and it is greater than [16&apos;b0,[WMARK][15:0]]. */</span>
<a name="l10833"></a>10833     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a2e5488d87ff88df027317b778bed7b34">cnt</a>                          : 32; <span class="comment">/**&lt; Packet input done count for the ring. The hardware increments [CNT] by one</span>
<a name="l10834"></a>10834 <span class="comment">                                                         after it finishes reading (from the remote host) an instruction from the ring</span>
<a name="l10835"></a>10835 <span class="comment">                                                         and all of its associated packet data.</span>
<a name="l10836"></a>10836 <span class="comment">                                                         If SLI_PKT_GBL_CONTROL[PICNT_D] is not set, when [CNT] is written, it will subtract</span>
<a name="l10837"></a>10837 <span class="comment">                                                         the value from [CNT]. */</span>
<a name="l10838"></a>10838 <span class="preprocessor">#else</span>
<a name="l10839"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a2e5488d87ff88df027317b778bed7b34">10839</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a2e5488d87ff88df027317b778bed7b34">cnt</a>                          : 32;
<a name="l10840"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a25ad96913cb1fda564024cd2501d6069">10840</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a25ad96913cb1fda564024cd2501d6069">wmark</a>                        : 16;
<a name="l10841"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a5630d2300b4441c19f52091be8461781">10841</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a5630d2300b4441c19f52091be8461781">cint_enb</a>                     : 1;
<a name="l10842"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#ad3eb655f23def00ee2603c1fe42a2980">10842</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#ad3eb655f23def00ee2603c1fe42a2980">reserved_49_59</a>               : 11;
<a name="l10843"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#ac9e686e6a0b7497917cc2f4b93220788">10843</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#ac9e686e6a0b7497917cc2f4b93220788">resend</a>                       : 1;
<a name="l10844"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a0fb6be07066c30888af5508840c59f90">10844</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a0fb6be07066c30888af5508840c59f90">mbox_int</a>                     : 1;
<a name="l10845"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a7f0537937a6cefaf78cac77402d5e5c2">10845</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a7f0537937a6cefaf78cac77402d5e5c2">pi_int</a>                       : 1;
<a name="l10846"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a93eddce3b6795ab9b6da76eab2eb58b0">10846</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html#a93eddce3b6795ab9b6da76eab2eb58b0">po_int</a>                       : 1;
<a name="l10847"></a>10847 <span class="preprocessor">#endif</span>
<a name="l10848"></a>10848 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#aba00464ac0b42b68ff8abcf78528a10b">s</a>;
<a name="l10849"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">10849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">cvmx_sli_pkt_in_donex_cnts_cn61xx</a> {
<a name="l10850"></a>10850 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10851"></a>10851 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html#a5ec7fc31c83f17e52e05964198d36f37">reserved_32_63</a>               : 32;
<a name="l10852"></a>10852     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html#a1abb5dc6733d74513dba5dd7a4485215">cnt</a>                          : 32; <span class="comment">/**&lt; This field is incrmented by &apos;1&apos; when an instruction</span>
<a name="l10853"></a>10853 <span class="comment">                                                         is completed. This field is incremented as the</span>
<a name="l10854"></a>10854 <span class="comment">                                                         last of the data is read from the MAC. */</span>
<a name="l10855"></a>10855 <span class="preprocessor">#else</span>
<a name="l10856"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html#a1abb5dc6733d74513dba5dd7a4485215">10856</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html#a1abb5dc6733d74513dba5dd7a4485215">cnt</a>                          : 32;
<a name="l10857"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html#a5ec7fc31c83f17e52e05964198d36f37">10857</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html#a5ec7fc31c83f17e52e05964198d36f37">reserved_32_63</a>               : 32;
<a name="l10858"></a>10858 <span class="preprocessor">#endif</span>
<a name="l10859"></a>10859 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#aeab606694e3c72d50a1bc1daa50dd54b">cn61xx</a>;
<a name="l10860"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a6f79231e0d6f24258864e1c1df782e47">10860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">cvmx_sli_pkt_in_donex_cnts_cn61xx</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a6f79231e0d6f24258864e1c1df782e47">cn63xx</a>;
<a name="l10861"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a359f5a6a1c7e502fd4b0c47d141b2757">10861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">cvmx_sli_pkt_in_donex_cnts_cn61xx</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a359f5a6a1c7e502fd4b0c47d141b2757">cn63xxp1</a>;
<a name="l10862"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a5d16329f19a37da1711af64bc7434bc4">10862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">cvmx_sli_pkt_in_donex_cnts_cn61xx</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a5d16329f19a37da1711af64bc7434bc4">cn66xx</a>;
<a name="l10863"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a5d760096002d10233bdc526a32bdbae3">10863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">cvmx_sli_pkt_in_donex_cnts_cn61xx</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a5d760096002d10233bdc526a32bdbae3">cn68xx</a>;
<a name="l10864"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a1f18df94b687a93f2111393f662959e4">10864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">cvmx_sli_pkt_in_donex_cnts_cn61xx</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a1f18df94b687a93f2111393f662959e4">cn68xxp1</a>;
<a name="l10865"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html">10865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html">cvmx_sli_pkt_in_donex_cnts_cn70xx</a> {
<a name="l10866"></a>10866 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10867"></a>10867 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html#a3d76bdca004baf3a237cfb7ae30c8399">reserved_63_32</a>               : 32;
<a name="l10868"></a>10868     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html#a03355228a4ef6a6ca338d945ae7eb632">cnt</a>                          : 32; <span class="comment">/**&lt; This field is incrmented by &apos;1&apos; when an instruction</span>
<a name="l10869"></a>10869 <span class="comment">                                                         is completed. This field is incremented as the</span>
<a name="l10870"></a>10870 <span class="comment">                                                         last of the data is read from the MAC. */</span>
<a name="l10871"></a>10871 <span class="preprocessor">#else</span>
<a name="l10872"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html#a03355228a4ef6a6ca338d945ae7eb632">10872</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html#a03355228a4ef6a6ca338d945ae7eb632">cnt</a>                          : 32;
<a name="l10873"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html#a3d76bdca004baf3a237cfb7ae30c8399">10873</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html#a3d76bdca004baf3a237cfb7ae30c8399">reserved_63_32</a>               : 32;
<a name="l10874"></a>10874 <span class="preprocessor">#endif</span>
<a name="l10875"></a>10875 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a846a9b628c84efd1509773b18bedcd45">cn70xx</a>;
<a name="l10876"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#ae1c2fc8865e14e66344a8777ba627c87">10876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn70xx.html">cvmx_sli_pkt_in_donex_cnts_cn70xx</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#ae1c2fc8865e14e66344a8777ba627c87">cn70xxp1</a>;
<a name="l10877"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a9e77838c8727f484d5e9d1ce2525be2f">10877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html">cvmx_sli_pkt_in_donex_cnts_s</a>   <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a9e77838c8727f484d5e9d1ce2525be2f">cn73xx</a>;
<a name="l10878"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#ad906d56d17847b17d831806e88641130">10878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html">cvmx_sli_pkt_in_donex_cnts_s</a>   <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#ad906d56d17847b17d831806e88641130">cn78xx</a>;
<a name="l10879"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html">10879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html">cvmx_sli_pkt_in_donex_cnts_cn78xxp1</a> {
<a name="l10880"></a>10880 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10881"></a>10881 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a7b4bbf8728695474c6b9637731e9ee36">po_int</a>                       : 1;  <span class="comment">/**&lt; Packet output interrupt bit for the ring. A copy of SLI_PKT(i)_CNTS[PO_INT]. */</span>
<a name="l10882"></a>10882     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a39e48fba06cbf6800a526f023a7dd634">pi_int</a>                       : 1;  <span class="comment">/**&lt; Packet input interrupt bit for the ring. The hardware sets [PI_INT] whenever it updates</span>
<a name="l10883"></a>10883 <span class="comment">                                                         [CNT&lt;15:0&gt;] to equal [WMARK] when CINT_ENB is set. Writing a 1 clears [PI_INT].</span>
<a name="l10884"></a>10884 <span class="comment">                                                         [PI_INT] can cause an MSI-X interrupt for the ring, but will never cause an INTA/B/C/D</span>
<a name="l10885"></a>10885 <span class="comment">                                                         nor MSI interrupt nor set any SLI_INT_SUM bit. SLI_PKT_IN_INT is a multi-ring version of</span>
<a name="l10886"></a>10886 <span class="comment">                                                         [PI_INT], and [PI_INT] is one component of SLI_PKT_INT. See also</span>
<a name="l10887"></a>10887 <span class="comment">                                                         SLI_PKT(0..63)_CNTS[PI_INT]. */</span>
<a name="l10888"></a>10888     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#af9f0af10fb63829aaf078b95a60cc847">reserved_61_49</a>               : 13;
<a name="l10889"></a>10889     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a6bd4c90e651e032fdadd03d3aad08f64">cint_enb</a>                     : 1;  <span class="comment">/**&lt; Packet input interrupt enable bit for the ring. When [CINT_ENB] is set, the hardware will</span>
<a name="l10890"></a>10890 <span class="comment">                                                         set [PI_INT] whenever it updates [CNT&lt;15:0&gt;] to equal [WMARK]. When [CINT_ENB]</span>
<a name="l10891"></a>10891 <span class="comment">                                                         is clear, the hardware will never set [PI_INT]. */</span>
<a name="l10892"></a>10892     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a55171deced2f074cdd090aa336dd7aea">wmark</a>                        : 16; <span class="comment">/**&lt; Packet input interrupt watermark for the ring. If [CINT_ENB] is set, the hardware</span>
<a name="l10893"></a>10893 <span class="comment">                                                         sets [PI_INT] whenever it updates [CNT&lt;15:0&gt;] to equal [WMARK]. */</span>
<a name="l10894"></a>10894     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a0a2bd62bdc21d2707671cbc5cf9ac098">cnt</a>                          : 32; <span class="comment">/**&lt; Packet input done count for the ring. The hardware increments [CNT] by one</span>
<a name="l10895"></a>10895 <span class="comment">                                                         after it finishes reading (from the remote host) an instruction from the ring</span>
<a name="l10896"></a>10896 <span class="comment">                                                         and all of its associated packet data. */</span>
<a name="l10897"></a>10897 <span class="preprocessor">#else</span>
<a name="l10898"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a0a2bd62bdc21d2707671cbc5cf9ac098">10898</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a0a2bd62bdc21d2707671cbc5cf9ac098">cnt</a>                          : 32;
<a name="l10899"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a55171deced2f074cdd090aa336dd7aea">10899</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a55171deced2f074cdd090aa336dd7aea">wmark</a>                        : 16;
<a name="l10900"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a6bd4c90e651e032fdadd03d3aad08f64">10900</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a6bd4c90e651e032fdadd03d3aad08f64">cint_enb</a>                     : 1;
<a name="l10901"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#af9f0af10fb63829aaf078b95a60cc847">10901</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#af9f0af10fb63829aaf078b95a60cc847">reserved_61_49</a>               : 13;
<a name="l10902"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a39e48fba06cbf6800a526f023a7dd634">10902</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a39e48fba06cbf6800a526f023a7dd634">pi_int</a>                       : 1;
<a name="l10903"></a><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a7b4bbf8728695474c6b9637731e9ee36">10903</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn78xxp1.html#a7b4bbf8728695474c6b9637731e9ee36">po_int</a>                       : 1;
<a name="l10904"></a>10904 <span class="preprocessor">#endif</span>
<a name="l10905"></a>10905 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#afded3b5dc5fb572a850e480f432b4a47">cn78xxp1</a>;
<a name="l10906"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a442bf2546bfd9e6625dded81f7129335">10906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__cn61xx.html">cvmx_sli_pkt_in_donex_cnts_cn61xx</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#a442bf2546bfd9e6625dded81f7129335">cnf71xx</a>;
<a name="l10907"></a><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#af6dfb5d606ccbf07a1d0f61f6ae1ab54">10907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__donex__cnts_1_1cvmx__sli__pkt__in__donex__cnts__s.html">cvmx_sli_pkt_in_donex_cnts_s</a>   <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html#af6dfb5d606ccbf07a1d0f61f6ae1ab54">cnf75xx</a>;
<a name="l10908"></a>10908 };
<a name="l10909"></a><a class="code" href="cvmx-sli-defs_8h.html#a9d408d5acdd4c77b7168f4d48037d00e">10909</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html" title="cvmx_sli_pkt_in_done::_cnts">cvmx_sli_pkt_in_donex_cnts</a> <a class="code" href="unioncvmx__sli__pkt__in__donex__cnts.html" title="cvmx_sli_pkt_in_done::_cnts">cvmx_sli_pkt_in_donex_cnts_t</a>;
<a name="l10910"></a>10910 <span class="comment"></span>
<a name="l10911"></a>10911 <span class="comment">/**</span>
<a name="l10912"></a>10912 <span class="comment"> * cvmx_sli_pkt_in_instr_counts</span>
<a name="l10913"></a>10913 <span class="comment"> *</span>
<a name="l10914"></a>10914 <span class="comment"> * This register contains keeps track of the number of instructions read into the FIFO and</span>
<a name="l10915"></a>10915 <span class="comment"> * packets sent to PKI. This register is PF-only.</span>
<a name="l10916"></a>10916 <span class="comment"> */</span>
<a name="l10917"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html">10917</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html" title="cvmx_sli_pkt_in_instr_counts">cvmx_sli_pkt_in_instr_counts</a> {
<a name="l10918"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#ad626c7721cc5cb67a174875e1e44554a">10918</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#ad626c7721cc5cb67a174875e1e44554a">u64</a>;
<a name="l10919"></a><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">10919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> {
<a name="l10920"></a>10920 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10921"></a>10921 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html#a0aa8f6b1cb54d2f87f8446f45278beb7">wr_cnt</a>                       : 32; <span class="comment">/**&lt; Write count. This field shows the number of packets sent to PKI. */</span>
<a name="l10922"></a>10922     uint64_t <a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html#a3a5e17e645058cfd8803c0ed5af539db">rd_cnt</a>                       : 32; <span class="comment">/**&lt; Read count. This field shows the value of instructions that have had read operations</span>
<a name="l10923"></a>10923 <span class="comment">                                                         issued for them. */</span>
<a name="l10924"></a>10924 <span class="preprocessor">#else</span>
<a name="l10925"></a><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html#a3a5e17e645058cfd8803c0ed5af539db">10925</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html#a3a5e17e645058cfd8803c0ed5af539db">rd_cnt</a>                       : 32;
<a name="l10926"></a><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html#a0aa8f6b1cb54d2f87f8446f45278beb7">10926</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html#a0aa8f6b1cb54d2f87f8446f45278beb7">wr_cnt</a>                       : 32;
<a name="l10927"></a>10927 <span class="preprocessor">#endif</span>
<a name="l10928"></a>10928 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a912e93a3fa1b790ef961a9b0890bfb70">s</a>;
<a name="l10929"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a6dc59ad8d666e9ce3df521cfff96215c">10929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a6dc59ad8d666e9ce3df521cfff96215c">cn61xx</a>;
<a name="l10930"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#af16988b1991052ba6eddae6900ce5b70">10930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#af16988b1991052ba6eddae6900ce5b70">cn63xx</a>;
<a name="l10931"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a81649bc39551054e51f07379fbe416aa">10931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a81649bc39551054e51f07379fbe416aa">cn63xxp1</a>;
<a name="l10932"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a7d8c65ea257a275dc5d331dc4e331758">10932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a7d8c65ea257a275dc5d331dc4e331758">cn66xx</a>;
<a name="l10933"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a2029f5eb2e13fe26fcf354987bf2e031">10933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a2029f5eb2e13fe26fcf354987bf2e031">cn68xx</a>;
<a name="l10934"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#ac1f4196f853a48785e38e20646f613f5">10934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#ac1f4196f853a48785e38e20646f613f5">cn68xxp1</a>;
<a name="l10935"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a779e607b1a6a8564d73fc2a5eabd9a89">10935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a779e607b1a6a8564d73fc2a5eabd9a89">cn70xx</a>;
<a name="l10936"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a11d2a2d80d1988f4a76e5f66900b813a">10936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a11d2a2d80d1988f4a76e5f66900b813a">cn70xxp1</a>;
<a name="l10937"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a5530548c4971131f80647ad51ffee801">10937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a5530548c4971131f80647ad51ffee801">cn73xx</a>;
<a name="l10938"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a832396eb2806eac3936f8693d02cc411">10938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a832396eb2806eac3936f8693d02cc411">cn78xx</a>;
<a name="l10939"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#acb20fa5f1897207c31dd0c63bdf2a0b5">10939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#acb20fa5f1897207c31dd0c63bdf2a0b5">cn78xxp1</a>;
<a name="l10940"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a230b2e781ba928566cd9eafd595dc279">10940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#a230b2e781ba928566cd9eafd595dc279">cnf71xx</a>;
<a name="l10941"></a><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#ad84a89116cea3b61d4ecb2b7d16c7a01">10941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__instr__counts_1_1cvmx__sli__pkt__in__instr__counts__s.html">cvmx_sli_pkt_in_instr_counts_s</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html#ad84a89116cea3b61d4ecb2b7d16c7a01">cnf75xx</a>;
<a name="l10942"></a>10942 };
<a name="l10943"></a><a class="code" href="cvmx-sli-defs_8h.html#a864fc628b5144fbfbb7680ff149de0b0">10943</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html" title="cvmx_sli_pkt_in_instr_counts">cvmx_sli_pkt_in_instr_counts</a> <a class="code" href="unioncvmx__sli__pkt__in__instr__counts.html" title="cvmx_sli_pkt_in_instr_counts">cvmx_sli_pkt_in_instr_counts_t</a>;
<a name="l10944"></a>10944 <span class="comment"></span>
<a name="l10945"></a>10945 <span class="comment">/**</span>
<a name="l10946"></a>10946 <span class="comment"> * cvmx_sli_pkt_in_int</span>
<a name="l10947"></a>10947 <span class="comment"> *</span>
<a name="l10948"></a>10948 <span class="comment"> * This register specifies which input packets rings are interrupting because of done counts.</span>
<a name="l10949"></a>10949 <span class="comment"> * A bit set in this interrupt register will set a corresponding bit in SLI_PKT_INT which</span>
<a name="l10950"></a>10950 <span class="comment"> * can cause a MSI-X interrupt.  When read by a function, this register informs which rings</span>
<a name="l10951"></a>10951 <span class="comment"> * owned by the function (0 to N, N as large as 63) have this interrupt pending.</span>
<a name="l10952"></a>10952 <span class="comment"> * SLI_PKT_IN_INT conditions can cause MSI-X interrupts, but do not cause any</span>
<a name="l10953"></a>10953 <span class="comment"> * SLI_MAC()_PF()_INT_SUM</span>
<a name="l10954"></a>10954 <span class="comment"> * bit to set, and cannot cause INTA/B/C/D nor MSI interrupts.</span>
<a name="l10955"></a>10955 <span class="comment"> */</span>
<a name="l10956"></a><a class="code" href="unioncvmx__sli__pkt__in__int.html">10956</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__int.html" title="cvmx_sli_pkt_in_int">cvmx_sli_pkt_in_int</a> {
<a name="l10957"></a><a class="code" href="unioncvmx__sli__pkt__in__int.html#a102413f0507ffaa0b1283513698b839d">10957</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__in__int.html#a102413f0507ffaa0b1283513698b839d">u64</a>;
<a name="l10958"></a><a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html">10958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html">cvmx_sli_pkt_in_int_s</a> {
<a name="l10959"></a>10959 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10960"></a>10960 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html#a38239806769d396191429181aaf69c02">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring packet input interrupt register. Each RING&lt;i&gt; is a read-only copy of</span>
<a name="l10961"></a>10961 <span class="comment">                                                         SLI_PKT_IN_DONE(i)_CNTS[PI_INT]. */</span>
<a name="l10962"></a>10962 <span class="preprocessor">#else</span>
<a name="l10963"></a><a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html#a38239806769d396191429181aaf69c02">10963</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html#a38239806769d396191429181aaf69c02">ring</a>                         : 64;
<a name="l10964"></a>10964 <span class="preprocessor">#endif</span>
<a name="l10965"></a>10965 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__int.html#aeaa3d7a62d0ab378bf06423f908e40cb">s</a>;
<a name="l10966"></a><a class="code" href="unioncvmx__sli__pkt__in__int.html#ac70e226890ffa077d99ce3bf8e68ec9a">10966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html">cvmx_sli_pkt_in_int_s</a>          <a class="code" href="unioncvmx__sli__pkt__in__int.html#ac70e226890ffa077d99ce3bf8e68ec9a">cn73xx</a>;
<a name="l10967"></a><a class="code" href="unioncvmx__sli__pkt__in__int.html#ac0eddecaf360afa48cf13445c62f1d2a">10967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html">cvmx_sli_pkt_in_int_s</a>          <a class="code" href="unioncvmx__sli__pkt__in__int.html#ac0eddecaf360afa48cf13445c62f1d2a">cn78xx</a>;
<a name="l10968"></a><a class="code" href="unioncvmx__sli__pkt__in__int.html#ab7a335ee258d2a8744af5a4a8e2c688c">10968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html">cvmx_sli_pkt_in_int_s</a>          <a class="code" href="unioncvmx__sli__pkt__in__int.html#ab7a335ee258d2a8744af5a4a8e2c688c">cn78xxp1</a>;
<a name="l10969"></a><a class="code" href="unioncvmx__sli__pkt__in__int.html#aaa1c2a54065bb41ac4355cb8c087fc33">10969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__int_1_1cvmx__sli__pkt__in__int__s.html">cvmx_sli_pkt_in_int_s</a>          <a class="code" href="unioncvmx__sli__pkt__in__int.html#aaa1c2a54065bb41ac4355cb8c087fc33">cnf75xx</a>;
<a name="l10970"></a>10970 };
<a name="l10971"></a><a class="code" href="cvmx-sli-defs_8h.html#a4788e90621849aa469c9d3f8d4ca8655">10971</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__int.html" title="cvmx_sli_pkt_in_int">cvmx_sli_pkt_in_int</a> <a class="code" href="unioncvmx__sli__pkt__in__int.html" title="cvmx_sli_pkt_in_int">cvmx_sli_pkt_in_int_t</a>;
<a name="l10972"></a>10972 <span class="comment"></span>
<a name="l10973"></a>10973 <span class="comment">/**</span>
<a name="l10974"></a>10974 <span class="comment"> * cvmx_sli_pkt_in_jabber</span>
<a name="l10975"></a>10975 <span class="comment"> *</span>
<a name="l10976"></a>10976 <span class="comment"> * Register to set limit on SLI packet input packet sizes.</span>
<a name="l10977"></a>10977 <span class="comment"> *</span>
<a name="l10978"></a>10978 <span class="comment"> */</span>
<a name="l10979"></a><a class="code" href="unioncvmx__sli__pkt__in__jabber.html">10979</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__jabber.html" title="cvmx_sli_pkt_in_jabber">cvmx_sli_pkt_in_jabber</a> {
<a name="l10980"></a><a class="code" href="unioncvmx__sli__pkt__in__jabber.html#a2934899acc65fbbb334a0d6cf244b972">10980</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__in__jabber.html#a2934899acc65fbbb334a0d6cf244b972">u64</a>;
<a name="l10981"></a><a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html">10981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html">cvmx_sli_pkt_in_jabber_s</a> {
<a name="l10982"></a>10982 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10983"></a>10983 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html#a9d7ec0fc7f146342e7b9606591164622">reserved_32_63</a>               : 32;
<a name="l10984"></a>10984     uint64_t <a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html#adc82cabb8c1e2d70e599e66685dac906">size</a>                         : 32; <span class="comment">/**&lt; Byte count for limiting sizes of packet sizes that are allowed for SLI packet inbound</span>
<a name="l10985"></a>10985 <span class="comment">                                                         packets. This byte limit does not include FSZ bytes of a packet. */</span>
<a name="l10986"></a>10986 <span class="preprocessor">#else</span>
<a name="l10987"></a><a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html#adc82cabb8c1e2d70e599e66685dac906">10987</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html#adc82cabb8c1e2d70e599e66685dac906">size</a>                         : 32;
<a name="l10988"></a><a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html#a9d7ec0fc7f146342e7b9606591164622">10988</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html#a9d7ec0fc7f146342e7b9606591164622">reserved_32_63</a>               : 32;
<a name="l10989"></a>10989 <span class="preprocessor">#endif</span>
<a name="l10990"></a>10990 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__jabber.html#a15425521bcbf01592cec78f28b4566af">s</a>;
<a name="l10991"></a><a class="code" href="unioncvmx__sli__pkt__in__jabber.html#a7e3f854057cff9c4cbad3e25ab7bd2f0">10991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html">cvmx_sli_pkt_in_jabber_s</a>       <a class="code" href="unioncvmx__sli__pkt__in__jabber.html#a7e3f854057cff9c4cbad3e25ab7bd2f0">cn73xx</a>;
<a name="l10992"></a><a class="code" href="unioncvmx__sli__pkt__in__jabber.html#ae94cc4a945fcd3b15ffaee35d8de2371">10992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html">cvmx_sli_pkt_in_jabber_s</a>       <a class="code" href="unioncvmx__sli__pkt__in__jabber.html#ae94cc4a945fcd3b15ffaee35d8de2371">cn78xx</a>;
<a name="l10993"></a><a class="code" href="unioncvmx__sli__pkt__in__jabber.html#a294d5e8cd2026a906f863d4ba995a987">10993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__jabber_1_1cvmx__sli__pkt__in__jabber__s.html">cvmx_sli_pkt_in_jabber_s</a>       <a class="code" href="unioncvmx__sli__pkt__in__jabber.html#a294d5e8cd2026a906f863d4ba995a987">cnf75xx</a>;
<a name="l10994"></a>10994 };
<a name="l10995"></a><a class="code" href="cvmx-sli-defs_8h.html#a5f2a788747e464cb367beb22b10f5506">10995</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__jabber.html" title="cvmx_sli_pkt_in_jabber">cvmx_sli_pkt_in_jabber</a> <a class="code" href="unioncvmx__sli__pkt__in__jabber.html" title="cvmx_sli_pkt_in_jabber">cvmx_sli_pkt_in_jabber_t</a>;
<a name="l10996"></a>10996 <span class="comment"></span>
<a name="l10997"></a>10997 <span class="comment">/**</span>
<a name="l10998"></a>10998 <span class="comment"> * cvmx_sli_pkt_in_pcie_port</span>
<a name="l10999"></a>10999 <span class="comment"> *</span>
<a name="l11000"></a>11000 <span class="comment"> * Assigns Packet Input rings to MAC ports.</span>
<a name="l11001"></a>11001 <span class="comment"> *</span>
<a name="l11002"></a>11002 <span class="comment"> */</span>
<a name="l11003"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html">11003</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html" title="cvmx_sli_pkt_in_pcie_port">cvmx_sli_pkt_in_pcie_port</a> {
<a name="l11004"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a37d5287dfd2295987765c365a77dc301">11004</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a37d5287dfd2295987765c365a77dc301">u64</a>;
<a name="l11005"></a><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">11005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a> {
<a name="l11006"></a>11006 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11007"></a>11007 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html#aaf1652a9e52a95ea0a66527db8bb4b43">pp</a>                           : 64; <span class="comment">/**&lt; The MAC port that the Packet ring number is</span>
<a name="l11008"></a>11008 <span class="comment">                                                         assigned. Two bits are used per ring (i.e. ring 0</span>
<a name="l11009"></a>11009 <span class="comment">                                                         [1:0], ring 1 [3:2], ....). A value of &apos;0 means</span>
<a name="l11010"></a>11010 <span class="comment">                                                         that the Packetring is assign to MAC Port 0, a &apos;1&apos;</span>
<a name="l11011"></a>11011 <span class="comment">                                                         MAC Port 1, a &apos;2&apos; MAC Port 2, and a &apos;3&apos; MAC Port 3. */</span>
<a name="l11012"></a>11012 <span class="preprocessor">#else</span>
<a name="l11013"></a><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html#aaf1652a9e52a95ea0a66527db8bb4b43">11013</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html#aaf1652a9e52a95ea0a66527db8bb4b43">pp</a>                           : 64;
<a name="l11014"></a>11014 <span class="preprocessor">#endif</span>
<a name="l11015"></a>11015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a2c02ff6bf85fc22abddb997893392808">s</a>;
<a name="l11016"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a2c5cf7a8e405c4ee1c3e5d5032ee1c10">11016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a2c5cf7a8e405c4ee1c3e5d5032ee1c10">cn61xx</a>;
<a name="l11017"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a0af19d826ae61c18823abb437de89b6d">11017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a0af19d826ae61c18823abb437de89b6d">cn63xx</a>;
<a name="l11018"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a0b49d92e356333a166c12f19e4ab90f7">11018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a0b49d92e356333a166c12f19e4ab90f7">cn63xxp1</a>;
<a name="l11019"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a2c5edbd0f5116d32aab6aacd4ceed0f4">11019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a2c5edbd0f5116d32aab6aacd4ceed0f4">cn66xx</a>;
<a name="l11020"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a88b42a116058c375119375c4662d44dd">11020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a88b42a116058c375119375c4662d44dd">cn68xx</a>;
<a name="l11021"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a5c1fab441a5395f88c8ef301c1eb32a2">11021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a5c1fab441a5395f88c8ef301c1eb32a2">cn68xxp1</a>;
<a name="l11022"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a148629ada306dadc832684e6170d0d92">11022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a148629ada306dadc832684e6170d0d92">cn70xx</a>;
<a name="l11023"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a8316d56266448dd80747067422a3250e">11023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a8316d56266448dd80747067422a3250e">cn70xxp1</a>;
<a name="l11024"></a><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a769bddd6344da348fff254163a26ac8f">11024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__in__pcie__port_1_1cvmx__sli__pkt__in__pcie__port__s.html">cvmx_sli_pkt_in_pcie_port_s</a>    <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html#a769bddd6344da348fff254163a26ac8f">cnf71xx</a>;
<a name="l11025"></a>11025 };
<a name="l11026"></a><a class="code" href="cvmx-sli-defs_8h.html#a6d5db30872c95ea4052aac455100e8aa">11026</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html" title="cvmx_sli_pkt_in_pcie_port">cvmx_sli_pkt_in_pcie_port</a> <a class="code" href="unioncvmx__sli__pkt__in__pcie__port.html" title="cvmx_sli_pkt_in_pcie_port">cvmx_sli_pkt_in_pcie_port_t</a>;
<a name="l11027"></a>11027 <span class="comment"></span>
<a name="l11028"></a>11028 <span class="comment">/**</span>
<a name="l11029"></a>11029 <span class="comment"> * cvmx_sli_pkt_input_control</span>
<a name="l11030"></a>11030 <span class="comment"> *</span>
<a name="l11031"></a>11031 <span class="comment"> * Control for reads for gather list and instructions.</span>
<a name="l11032"></a>11032 <span class="comment"> *</span>
<a name="l11033"></a>11033 <span class="comment"> */</span>
<a name="l11034"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html">11034</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__input__control.html" title="cvmx_sli_pkt_input_control">cvmx_sli_pkt_input_control</a> {
<a name="l11035"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#aa10695b91e8e0c2f8bf3f620b3e65bfe">11035</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__input__control.html#aa10695b91e8e0c2f8bf3f620b3e65bfe">u64</a>;
<a name="l11036"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">11036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a> {
<a name="l11037"></a>11037 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11038"></a>11038 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a7918abbc5cfc415c0bb67e07d2ae96c7">prd_erst</a>                     : 1;  <span class="comment">/**&lt; PRD Error Reset */</span>
<a name="l11039"></a>11039     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a44503899f4645661ed452abd3929849c">prd_rds</a>                      : 7;  <span class="comment">/**&lt; PRD Reads Out */</span>
<a name="l11040"></a>11040     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a63a0c4e7124686c8712979c1ec0a0321">gii_erst</a>                     : 1;  <span class="comment">/**&lt; GII Error Reset */</span>
<a name="l11041"></a>11041     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a4c10cd3218a4f9ad4957eec6ed41dd03">gii_rds</a>                      : 7;  <span class="comment">/**&lt; GII Reads Out */</span>
<a name="l11042"></a>11042     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a6ce7d6b739c89323ce913eceaa3c27f2">reserved_41_47</a>               : 7;
<a name="l11043"></a>11043     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#ad7b6a3a6322b965c09817993053759eb">prc_idle</a>                     : 1;  <span class="comment">/**&lt; PRC In IDLE */</span>
<a name="l11044"></a>11044     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#aefa3152551a3e51de6713855b0a96ab9">reserved_24_39</a>               : 16;
<a name="l11045"></a>11045     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#abe8a598f5cec5dd6a77429e56cb1bd9c">pin_rst</a>                      : 1;  <span class="comment">/**&lt; Packet In Reset. When a gather-list read receives</span>
<a name="l11046"></a>11046 <span class="comment">                                                         an error this bit (along with SLI_INT_SUM[PGL_ERR])</span>
<a name="l11047"></a>11047 <span class="comment">                                                         is set. When receiveing a PGL_ERR interrupt the SW</span>
<a name="l11048"></a>11048 <span class="comment">                                                         should:</span>
<a name="l11049"></a>11049 <span class="comment">                                                         1. Wait 2ms to allow any outstanding reads to return</span>
<a name="l11050"></a>11050 <span class="comment">                                                            or be timed out.</span>
<a name="l11051"></a>11051 <span class="comment">                                                         2. Write a &apos;0&apos; to this bit.</span>
<a name="l11052"></a>11052 <span class="comment">                                                         3. Startup the packet input again (all previous</span>
<a name="l11053"></a>11053 <span class="comment">                                                            CSR setting of the packet-input will be lost). */</span>
<a name="l11054"></a>11054     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a49647bbe747829980778d0b61b4e3a90">pkt_rr</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the input packet selection will be</span>
<a name="l11055"></a>11055 <span class="comment">                                                         made with a Round Robin arbitration. When &apos;0&apos;</span>
<a name="l11056"></a>11056 <span class="comment">                                                         the input packet ring is fixed in priority,</span>
<a name="l11057"></a>11057 <span class="comment">                                                         where the lower ring number has higher priority. */</span>
<a name="l11058"></a>11058     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a6c8d67ae625e88cb01057fc8d41277b9">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; PBP_DHI replaces address bits that are used</span>
<a name="l11059"></a>11059 <span class="comment">                                                         for parse mode and skip-length when</span>
<a name="l11060"></a>11060 <span class="comment">                                                         SLI_PKTi_INSTR_HEADER[PBP]=1.</span>
<a name="l11061"></a>11061 <span class="comment">                                                         PBP_DHI becomes either MACADD&lt;63:55&gt; or MACADD&lt;59:51&gt;</span>
<a name="l11062"></a>11062 <span class="comment">                                                         for the instruction DPTR reads in this case.</span>
<a name="l11063"></a>11063 <span class="comment">                                                         The instruction DPTR reads are called</span>
<a name="l11064"></a>11064 <span class="comment">                                                         &quot;First Direct&quot; or &quot;First Indirect&quot; in the HRM.</span>
<a name="l11065"></a>11065 <span class="comment">                                                         When PBP=1, if &quot;First Direct&quot; and USE_CSR=0, PBP_DHI</span>
<a name="l11066"></a>11066 <span class="comment">                                                         becomes MACADD&lt;59:51&gt;, else MACADD&lt;63:55&gt;. */</span>
<a name="l11067"></a>11067     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#acd0c999716b343d23de1e219d96ebd50">d_nsr</a>                        : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;1&gt; or MACADD&lt;61&gt; for packet input data</span>
<a name="l11068"></a>11068 <span class="comment">                                                         reads.</span>
<a name="l11069"></a>11069 <span class="comment">                                                         D_NSR becomes either ADDRTYPE&lt;1&gt; or MACADD&lt;61&gt;</span>
<a name="l11070"></a>11070 <span class="comment">                                                         for MAC memory space reads of packet input data</span>
<a name="l11071"></a>11071 <span class="comment">                                                         fetched for any packet input ring.</span>
<a name="l11072"></a>11072 <span class="comment">                                                         ADDRTYPE&lt;1&gt; if USE_CSR=1, else MACADD&lt;61&gt;.</span>
<a name="l11073"></a>11073 <span class="comment">                                                         In the latter case, ADDRTYPE&lt;1&gt; comes from DPTR&lt;61&gt;.</span>
<a name="l11074"></a>11074 <span class="comment">                                                         ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe</span>
<a name="l11075"></a>11075 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11076"></a>11076     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a51d3cfe7d4baa85d6ec0539b5b24724e">d_esr</a>                        : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; or MACADD&lt;63:62&gt; for packet input data</span>
<a name="l11077"></a>11077 <span class="comment">                                                         reads.</span>
<a name="l11078"></a>11078 <span class="comment">                                                         D_ESR becomes either ES&lt;1:0&gt; or MACADD&lt;63:62&gt;</span>
<a name="l11079"></a>11079 <span class="comment">                                                         for MAC memory space reads of packet input data</span>
<a name="l11080"></a>11080 <span class="comment">                                                         fetched for any packet input ring.</span>
<a name="l11081"></a>11081 <span class="comment">                                                         ES&lt;1:0&gt; if USE_CSR=1, else MACADD&lt;63:62&gt;.</span>
<a name="l11082"></a>11082 <span class="comment">                                                         In the latter case, ES&lt;1:0&gt; comes from DPTR&lt;63:62&gt;.</span>
<a name="l11083"></a>11083 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l11084"></a>11084 <span class="comment">                                                         memory space reads. */</span>
<a name="l11085"></a>11085     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a2681f56f1697c42e59fcfd4f661663e8">d_ror</a>                        : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;0&gt; or MACADD&lt;60&gt; for packet input data</span>
<a name="l11086"></a>11086 <span class="comment">                                                         reads.</span>
<a name="l11087"></a>11087 <span class="comment">                                                         D_ROR becomes either ADDRTYPE&lt;0&gt; or MACADD&lt;60&gt;</span>
<a name="l11088"></a>11088 <span class="comment">                                                         for MAC memory space reads of packet input data</span>
<a name="l11089"></a>11089 <span class="comment">                                                         fetched for any packet input ring.</span>
<a name="l11090"></a>11090 <span class="comment">                                                         ADDRTYPE&lt;0&gt; if USE_CSR=1, else MACADD&lt;60&gt;.</span>
<a name="l11091"></a>11091 <span class="comment">                                                         In the latter case, ADDRTYPE&lt;0&gt; comes from DPTR&lt;60&gt;.</span>
<a name="l11092"></a>11092 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe</span>
<a name="l11093"></a>11093 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11094"></a>11094     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#af5fcd086414aee705dda891134be5cdd">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the csr value will be used for</span>
<a name="l11095"></a>11095 <span class="comment">                                                         ROR, ESR, and NSR. When clear &apos;0&apos; the value in</span>
<a name="l11096"></a>11096 <span class="comment">                                                         DPTR will be used. In turn the bits not used for</span>
<a name="l11097"></a>11097 <span class="comment">                                                         ROR, ESR, and NSR, will be used for bits [63:60]</span>
<a name="l11098"></a>11098 <span class="comment">                                                         of the address used to fetch packet data. */</span>
<a name="l11099"></a>11099     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a015b7b72f2bec0e4c7d259336ea0e7fe">nsr</a>                          : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;1&gt; for packet input instruction reads and</span>
<a name="l11100"></a>11100 <span class="comment">                                                         gather list (i.e. DPI component) reads from MAC</span>
<a name="l11101"></a>11101 <span class="comment">                                                         memory space.</span>
<a name="l11102"></a>11102 <span class="comment">                                                         ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe</span>
<a name="l11103"></a>11103 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11104"></a>11104     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#ae2b9b9e01c15b305abede26e22af2a6e">esr</a>                          : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; for packet input instruction reads and</span>
<a name="l11105"></a>11105 <span class="comment">                                                         gather list (i.e. DPI component) reads from MAC</span>
<a name="l11106"></a>11106 <span class="comment">                                                         memory space.</span>
<a name="l11107"></a>11107 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l11108"></a>11108 <span class="comment">                                                         memory space reads. */</span>
<a name="l11109"></a>11109     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a7f26e09575ffc6bc9c4ebc9eec5edd6b">ror</a>                          : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;0&gt; for packet input instruction reads and</span>
<a name="l11110"></a>11110 <span class="comment">                                                         gather list (i.e. DPI component) reads from MAC</span>
<a name="l11111"></a>11111 <span class="comment">                                                         memory space.</span>
<a name="l11112"></a>11112 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe</span>
<a name="l11113"></a>11113 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11114"></a>11114 <span class="preprocessor">#else</span>
<a name="l11115"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a7f26e09575ffc6bc9c4ebc9eec5edd6b">11115</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a7f26e09575ffc6bc9c4ebc9eec5edd6b">ror</a>                          : 1;
<a name="l11116"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#ae2b9b9e01c15b305abede26e22af2a6e">11116</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#ae2b9b9e01c15b305abede26e22af2a6e">esr</a>                          : 2;
<a name="l11117"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a015b7b72f2bec0e4c7d259336ea0e7fe">11117</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a015b7b72f2bec0e4c7d259336ea0e7fe">nsr</a>                          : 1;
<a name="l11118"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#af5fcd086414aee705dda891134be5cdd">11118</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#af5fcd086414aee705dda891134be5cdd">use_csr</a>                      : 1;
<a name="l11119"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a2681f56f1697c42e59fcfd4f661663e8">11119</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a2681f56f1697c42e59fcfd4f661663e8">d_ror</a>                        : 1;
<a name="l11120"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a51d3cfe7d4baa85d6ec0539b5b24724e">11120</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a51d3cfe7d4baa85d6ec0539b5b24724e">d_esr</a>                        : 2;
<a name="l11121"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#acd0c999716b343d23de1e219d96ebd50">11121</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#acd0c999716b343d23de1e219d96ebd50">d_nsr</a>                        : 1;
<a name="l11122"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a6c8d67ae625e88cb01057fc8d41277b9">11122</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a6c8d67ae625e88cb01057fc8d41277b9">pbp_dhi</a>                      : 13;
<a name="l11123"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a49647bbe747829980778d0b61b4e3a90">11123</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a49647bbe747829980778d0b61b4e3a90">pkt_rr</a>                       : 1;
<a name="l11124"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#abe8a598f5cec5dd6a77429e56cb1bd9c">11124</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#abe8a598f5cec5dd6a77429e56cb1bd9c">pin_rst</a>                      : 1;
<a name="l11125"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#aefa3152551a3e51de6713855b0a96ab9">11125</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#aefa3152551a3e51de6713855b0a96ab9">reserved_24_39</a>               : 16;
<a name="l11126"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#ad7b6a3a6322b965c09817993053759eb">11126</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#ad7b6a3a6322b965c09817993053759eb">prc_idle</a>                     : 1;
<a name="l11127"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a6ce7d6b739c89323ce913eceaa3c27f2">11127</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a6ce7d6b739c89323ce913eceaa3c27f2">reserved_41_47</a>               : 7;
<a name="l11128"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a4c10cd3218a4f9ad4957eec6ed41dd03">11128</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a4c10cd3218a4f9ad4957eec6ed41dd03">gii_rds</a>                      : 7;
<a name="l11129"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a63a0c4e7124686c8712979c1ec0a0321">11129</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a63a0c4e7124686c8712979c1ec0a0321">gii_erst</a>                     : 1;
<a name="l11130"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a44503899f4645661ed452abd3929849c">11130</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a44503899f4645661ed452abd3929849c">prd_rds</a>                      : 7;
<a name="l11131"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a7918abbc5cfc415c0bb67e07d2ae96c7">11131</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html#a7918abbc5cfc415c0bb67e07d2ae96c7">prd_erst</a>                     : 1;
<a name="l11132"></a>11132 <span class="preprocessor">#endif</span>
<a name="l11133"></a>11133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__input__control.html#a01843f441236835f7809269958537a3c">s</a>;
<a name="l11134"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#a7af01021c37891dc38096afa9b103a25">11134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a>   <a class="code" href="unioncvmx__sli__pkt__input__control.html#a7af01021c37891dc38096afa9b103a25">cn61xx</a>;
<a name="l11135"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html">11135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html">cvmx_sli_pkt_input_control_cn63xx</a> {
<a name="l11136"></a>11136 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11137"></a>11137 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#aac89ff3debe27f2f62af6a7f867419a6">reserved_23_63</a>               : 41;
<a name="l11138"></a>11138     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#aacccb06c51ba8f9d6d68166cee292a22">pkt_rr</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the input packet selection will be</span>
<a name="l11139"></a>11139 <span class="comment">                                                         made with a Round Robin arbitration. When &apos;0&apos;</span>
<a name="l11140"></a>11140 <span class="comment">                                                         the input packet ring is fixed in priority,</span>
<a name="l11141"></a>11141 <span class="comment">                                                         where the lower ring number has higher priority. */</span>
<a name="l11142"></a>11142     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ab792e1e0a7110000da2b55929fa6f47a">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; PBP_DHI replaces address bits that are used</span>
<a name="l11143"></a>11143 <span class="comment">                                                         for parse mode and skip-length when</span>
<a name="l11144"></a>11144 <span class="comment">                                                         SLI_PKTi_INSTR_HEADER[PBP]=1.</span>
<a name="l11145"></a>11145 <span class="comment">                                                         PBP_DHI becomes either MACADD&lt;63:55&gt; or MACADD&lt;59:51&gt;</span>
<a name="l11146"></a>11146 <span class="comment">                                                         for the instruction DPTR reads in this case.</span>
<a name="l11147"></a>11147 <span class="comment">                                                         The instruction DPTR reads are called</span>
<a name="l11148"></a>11148 <span class="comment">                                                         &quot;First Direct&quot; or &quot;First Indirect&quot; in the HRM.</span>
<a name="l11149"></a>11149 <span class="comment">                                                         When PBP=1, if &quot;First Direct&quot; and USE_CSR=0, PBP_DHI</span>
<a name="l11150"></a>11150 <span class="comment">                                                         becomes MACADD&lt;59:51&gt;, else MACADD&lt;63:55&gt;. */</span>
<a name="l11151"></a>11151     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a701f614fe0000142cabeb4842f803de3">d_nsr</a>                        : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;1&gt; or MACADD&lt;61&gt; for packet input data</span>
<a name="l11152"></a>11152 <span class="comment">                                                         reads.</span>
<a name="l11153"></a>11153 <span class="comment">                                                         D_NSR becomes either ADDRTYPE&lt;1&gt; or MACADD&lt;61&gt;</span>
<a name="l11154"></a>11154 <span class="comment">                                                         for MAC memory space reads of packet input data</span>
<a name="l11155"></a>11155 <span class="comment">                                                         fetched for any packet input ring.</span>
<a name="l11156"></a>11156 <span class="comment">                                                         ADDRTYPE&lt;1&gt; if USE_CSR=1, else MACADD&lt;61&gt;.</span>
<a name="l11157"></a>11157 <span class="comment">                                                         In the latter case, ADDRTYPE&lt;1&gt; comes from DPTR&lt;61&gt;.</span>
<a name="l11158"></a>11158 <span class="comment">                                                         ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe</span>
<a name="l11159"></a>11159 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11160"></a>11160     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a7037a43cf4e9bf92a5934e4d2e35877e">d_esr</a>                        : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; or MACADD&lt;63:62&gt; for packet input data</span>
<a name="l11161"></a>11161 <span class="comment">                                                         reads.</span>
<a name="l11162"></a>11162 <span class="comment">                                                         D_ESR becomes either ES&lt;1:0&gt; or MACADD&lt;63:62&gt;</span>
<a name="l11163"></a>11163 <span class="comment">                                                         for MAC memory space reads of packet input data</span>
<a name="l11164"></a>11164 <span class="comment">                                                         fetched for any packet input ring.</span>
<a name="l11165"></a>11165 <span class="comment">                                                         ES&lt;1:0&gt; if USE_CSR=1, else MACADD&lt;63:62&gt;.</span>
<a name="l11166"></a>11166 <span class="comment">                                                         In the latter case, ES&lt;1:0&gt; comes from DPTR&lt;63:62&gt;.</span>
<a name="l11167"></a>11167 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l11168"></a>11168 <span class="comment">                                                         memory space reads. */</span>
<a name="l11169"></a>11169     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a9c40f7054e6c1f9274bda7b87a2792e2">d_ror</a>                        : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;0&gt; or MACADD&lt;60&gt; for packet input data</span>
<a name="l11170"></a>11170 <span class="comment">                                                         reads.</span>
<a name="l11171"></a>11171 <span class="comment">                                                         D_ROR becomes either ADDRTYPE&lt;0&gt; or MACADD&lt;60&gt;</span>
<a name="l11172"></a>11172 <span class="comment">                                                         for MAC memory space reads of packet input data</span>
<a name="l11173"></a>11173 <span class="comment">                                                         fetched for any packet input ring.</span>
<a name="l11174"></a>11174 <span class="comment">                                                         ADDRTYPE&lt;0&gt; if USE_CSR=1, else MACADD&lt;60&gt;.</span>
<a name="l11175"></a>11175 <span class="comment">                                                         In the latter case, ADDRTYPE&lt;0&gt; comes from DPTR&lt;60&gt;.</span>
<a name="l11176"></a>11176 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe</span>
<a name="l11177"></a>11177 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11178"></a>11178     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ac1c82b6e44ca82316f68e54d5be664a0">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the csr value will be used for</span>
<a name="l11179"></a>11179 <span class="comment">                                                         ROR, ESR, and NSR. When clear &apos;0&apos; the value in</span>
<a name="l11180"></a>11180 <span class="comment">                                                         DPTR will be used. In turn the bits not used for</span>
<a name="l11181"></a>11181 <span class="comment">                                                         ROR, ESR, and NSR, will be used for bits [63:60]</span>
<a name="l11182"></a>11182 <span class="comment">                                                         of the address used to fetch packet data. */</span>
<a name="l11183"></a>11183     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a6f63e977e92f64f14699243e4b271e82">nsr</a>                          : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;1&gt; for packet input instruction reads and</span>
<a name="l11184"></a>11184 <span class="comment">                                                         gather list (i.e. DPI component) reads from MAC</span>
<a name="l11185"></a>11185 <span class="comment">                                                         memory space.</span>
<a name="l11186"></a>11186 <span class="comment">                                                         ADDRTYPE&lt;1&gt; is the no-snoop attribute for PCIe</span>
<a name="l11187"></a>11187 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11188"></a>11188     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a2dc7f4487618cb19ce0fd6b916ea83e5">esr</a>                          : 2;  <span class="comment">/**&lt; ES&lt;1:0&gt; for packet input instruction reads and</span>
<a name="l11189"></a>11189 <span class="comment">                                                         gather list (i.e. DPI component) reads from MAC</span>
<a name="l11190"></a>11190 <span class="comment">                                                         memory space.</span>
<a name="l11191"></a>11191 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l11192"></a>11192 <span class="comment">                                                         memory space reads. */</span>
<a name="l11193"></a>11193     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ae364dececc2b42a22fbb3c78b22cd12c">ror</a>                          : 1;  <span class="comment">/**&lt; ADDRTYPE&lt;0&gt; for packet input instruction reads and</span>
<a name="l11194"></a>11194 <span class="comment">                                                         gather list (i.e. DPI component) reads from MAC</span>
<a name="l11195"></a>11195 <span class="comment">                                                         memory space.</span>
<a name="l11196"></a>11196 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe</span>
<a name="l11197"></a>11197 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l11198"></a>11198 <span class="preprocessor">#else</span>
<a name="l11199"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ae364dececc2b42a22fbb3c78b22cd12c">11199</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ae364dececc2b42a22fbb3c78b22cd12c">ror</a>                          : 1;
<a name="l11200"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a2dc7f4487618cb19ce0fd6b916ea83e5">11200</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a2dc7f4487618cb19ce0fd6b916ea83e5">esr</a>                          : 2;
<a name="l11201"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a6f63e977e92f64f14699243e4b271e82">11201</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a6f63e977e92f64f14699243e4b271e82">nsr</a>                          : 1;
<a name="l11202"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ac1c82b6e44ca82316f68e54d5be664a0">11202</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ac1c82b6e44ca82316f68e54d5be664a0">use_csr</a>                      : 1;
<a name="l11203"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a9c40f7054e6c1f9274bda7b87a2792e2">11203</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a9c40f7054e6c1f9274bda7b87a2792e2">d_ror</a>                        : 1;
<a name="l11204"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a7037a43cf4e9bf92a5934e4d2e35877e">11204</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a7037a43cf4e9bf92a5934e4d2e35877e">d_esr</a>                        : 2;
<a name="l11205"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a701f614fe0000142cabeb4842f803de3">11205</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#a701f614fe0000142cabeb4842f803de3">d_nsr</a>                        : 1;
<a name="l11206"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ab792e1e0a7110000da2b55929fa6f47a">11206</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#ab792e1e0a7110000da2b55929fa6f47a">pbp_dhi</a>                      : 13;
<a name="l11207"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#aacccb06c51ba8f9d6d68166cee292a22">11207</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#aacccb06c51ba8f9d6d68166cee292a22">pkt_rr</a>                       : 1;
<a name="l11208"></a><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#aac89ff3debe27f2f62af6a7f867419a6">11208</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html#aac89ff3debe27f2f62af6a7f867419a6">reserved_23_63</a>               : 41;
<a name="l11209"></a>11209 <span class="preprocessor">#endif</span>
<a name="l11210"></a>11210 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__input__control.html#aaad0a099a5ef0a1e87a13c242dace85b">cn63xx</a>;
<a name="l11211"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#a440fa322f61a5f3b06c6faf9feb34a2b">11211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__cn63xx.html">cvmx_sli_pkt_input_control_cn63xx</a> <a class="code" href="unioncvmx__sli__pkt__input__control.html#a440fa322f61a5f3b06c6faf9feb34a2b">cn63xxp1</a>;
<a name="l11212"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#af3cd5e636c4293826d2e3f4ebecd2a72">11212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a>   <a class="code" href="unioncvmx__sli__pkt__input__control.html#af3cd5e636c4293826d2e3f4ebecd2a72">cn66xx</a>;
<a name="l11213"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#a9dc44fcba93b27878f6355f8a1167b24">11213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a>   <a class="code" href="unioncvmx__sli__pkt__input__control.html#a9dc44fcba93b27878f6355f8a1167b24">cn68xx</a>;
<a name="l11214"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#a2f012f3d9739aecba4654b238c46a086">11214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a>   <a class="code" href="unioncvmx__sli__pkt__input__control.html#a2f012f3d9739aecba4654b238c46a086">cn68xxp1</a>;
<a name="l11215"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#af05e25d76c469c0b348ea951a0addca3">11215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a>   <a class="code" href="unioncvmx__sli__pkt__input__control.html#af05e25d76c469c0b348ea951a0addca3">cn70xx</a>;
<a name="l11216"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#ac05076b42fbeab04cd73c45dee86a337">11216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a>   <a class="code" href="unioncvmx__sli__pkt__input__control.html#ac05076b42fbeab04cd73c45dee86a337">cn70xxp1</a>;
<a name="l11217"></a><a class="code" href="unioncvmx__sli__pkt__input__control.html#a0f1fe77cbfbb39d68680f61e544ec3dc">11217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__input__control_1_1cvmx__sli__pkt__input__control__s.html">cvmx_sli_pkt_input_control_s</a>   <a class="code" href="unioncvmx__sli__pkt__input__control.html#a0f1fe77cbfbb39d68680f61e544ec3dc">cnf71xx</a>;
<a name="l11218"></a>11218 };
<a name="l11219"></a><a class="code" href="cvmx-sli-defs_8h.html#aae694e4f26a3fee0293704b211ecd0f3">11219</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__input__control.html" title="cvmx_sli_pkt_input_control">cvmx_sli_pkt_input_control</a> <a class="code" href="unioncvmx__sli__pkt__input__control.html" title="cvmx_sli_pkt_input_control">cvmx_sli_pkt_input_control_t</a>;
<a name="l11220"></a>11220 <span class="comment"></span>
<a name="l11221"></a>11221 <span class="comment">/**</span>
<a name="l11222"></a>11222 <span class="comment"> * cvmx_sli_pkt_instr_enb</span>
<a name="l11223"></a>11223 <span class="comment"> *</span>
<a name="l11224"></a>11224 <span class="comment"> * Multi-ring instruction input enable register. This register is PF-only.</span>
<a name="l11225"></a>11225 <span class="comment"> *</span>
<a name="l11226"></a>11226 <span class="comment"> */</span>
<a name="l11227"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html">11227</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__instr__enb.html" title="cvmx_sli_pkt_instr_enb">cvmx_sli_pkt_instr_enb</a> {
<a name="l11228"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#ab9f8f6411f885a9c5942f2835be424d3">11228</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#ab9f8f6411f885a9c5942f2835be424d3">u64</a>;
<a name="l11229"></a><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__s.html">11229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__s.html">cvmx_sli_pkt_instr_enb_s</a> {
<a name="l11230"></a>11230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11231"></a>11231 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__s.html#a4c4393a79ee4650664d6da3814706236">enb</a>                          : 64; <span class="comment">/**&lt; When ENB&lt;i&gt;=1, instruction input ring i is enabled. */</span>
<a name="l11232"></a>11232 <span class="preprocessor">#else</span>
<a name="l11233"></a><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__s.html#a4c4393a79ee4650664d6da3814706236">11233</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__s.html#a4c4393a79ee4650664d6da3814706236">enb</a>                          : 64;
<a name="l11234"></a>11234 <span class="preprocessor">#endif</span>
<a name="l11235"></a>11235 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#ae5e549d26568b5c546c03b7f1e3e464e">s</a>;
<a name="l11236"></a><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">11236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a> {
<a name="l11237"></a>11237 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11238"></a>11238 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html#ad667fc46d1ba6e85730be601befd4e1c">reserved_32_63</a>               : 32;
<a name="l11239"></a>11239     uint64_t <a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html#a2647fbafb826194a2e620d294abf071d">enb</a>                          : 32; <span class="comment">/**&lt; When ENB&lt;i&gt;=1, instruction input ring i is enabled. */</span>
<a name="l11240"></a>11240 <span class="preprocessor">#else</span>
<a name="l11241"></a><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html#a2647fbafb826194a2e620d294abf071d">11241</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html#a2647fbafb826194a2e620d294abf071d">enb</a>                          : 32;
<a name="l11242"></a><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html#ad667fc46d1ba6e85730be601befd4e1c">11242</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html#ad667fc46d1ba6e85730be601befd4e1c">reserved_32_63</a>               : 32;
<a name="l11243"></a>11243 <span class="preprocessor">#endif</span>
<a name="l11244"></a>11244 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#ad981e532ba045f86470188fee615d927">cn61xx</a>;
<a name="l11245"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#aa3a06b856f14c505976ec4ff284c62e1">11245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#aa3a06b856f14c505976ec4ff284c62e1">cn63xx</a>;
<a name="l11246"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a5ef29f3a6714bba24e8f518c61e9453c">11246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a5ef29f3a6714bba24e8f518c61e9453c">cn63xxp1</a>;
<a name="l11247"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a787a63ebdfd715d0c886d3e30bf57247">11247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a787a63ebdfd715d0c886d3e30bf57247">cn66xx</a>;
<a name="l11248"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a319311d316b1ca97435694d16647814d">11248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a319311d316b1ca97435694d16647814d">cn68xx</a>;
<a name="l11249"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a21bcfbe330441e239e86fd212608a00b">11249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a21bcfbe330441e239e86fd212608a00b">cn68xxp1</a>;
<a name="l11250"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#aecfc982f8b53544523bf42800fd6e7be">11250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#aecfc982f8b53544523bf42800fd6e7be">cn70xx</a>;
<a name="l11251"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a41abc898e5c1e475cd82428a22658135">11251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a41abc898e5c1e475cd82428a22658135">cn70xxp1</a>;
<a name="l11252"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a6f9236fed6a8ed9c0303cb07d40a820e">11252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__s.html">cvmx_sli_pkt_instr_enb_s</a>       <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a6f9236fed6a8ed9c0303cb07d40a820e">cn78xxp1</a>;
<a name="l11253"></a><a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a019df651aa5b220ad987ef7a55c55714">11253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__enb_1_1cvmx__sli__pkt__instr__enb__cn61xx.html">cvmx_sli_pkt_instr_enb_cn61xx</a>  <a class="code" href="unioncvmx__sli__pkt__instr__enb.html#a019df651aa5b220ad987ef7a55c55714">cnf71xx</a>;
<a name="l11254"></a>11254 };
<a name="l11255"></a><a class="code" href="cvmx-sli-defs_8h.html#a8b87675d310a15eedfeb6720be4e544c">11255</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__instr__enb.html" title="cvmx_sli_pkt_instr_enb">cvmx_sli_pkt_instr_enb</a> <a class="code" href="unioncvmx__sli__pkt__instr__enb.html" title="cvmx_sli_pkt_instr_enb">cvmx_sli_pkt_instr_enb_t</a>;
<a name="l11256"></a>11256 <span class="comment"></span>
<a name="l11257"></a>11257 <span class="comment">/**</span>
<a name="l11258"></a>11258 <span class="comment"> * cvmx_sli_pkt_instr_rd_size</span>
<a name="l11259"></a>11259 <span class="comment"> *</span>
<a name="l11260"></a>11260 <span class="comment"> * The number of instruction allowed to be read at one time.</span>
<a name="l11261"></a>11261 <span class="comment"> *</span>
<a name="l11262"></a>11262 <span class="comment"> */</span>
<a name="l11263"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html">11263</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html" title="cvmx_sli_pkt_instr_rd_size">cvmx_sli_pkt_instr_rd_size</a> {
<a name="l11264"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a5f0ea02455d604a9684d9f4bb8425f5d">11264</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a5f0ea02455d604a9684d9f4bb8425f5d">u64</a>;
<a name="l11265"></a><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">11265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a> {
<a name="l11266"></a>11266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11267"></a>11267 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html#a71181d06b479befceb62789477534709">rdsize</a>                       : 64; <span class="comment">/**&lt; Number of instructions to be read in one MAC read</span>
<a name="l11268"></a>11268 <span class="comment">                                                         request for the 4 ports - 8 rings. Every two bits</span>
<a name="l11269"></a>11269 <span class="comment">                                                         (i.e. 1:0, 3:2, 5:4..) are assign to the port/ring</span>
<a name="l11270"></a>11270 <span class="comment">                                                         combinations.</span>
<a name="l11271"></a>11271 <span class="comment">                                                         - 15:0  PKIPort0,Ring 7..0  31:16 PKIPort1,Ring 7..0</span>
<a name="l11272"></a>11272 <span class="comment">                                                         - 47:32 PKIPort2,Ring 7..0  63:48 PKIPort3,Ring 7..0</span>
<a name="l11273"></a>11273 <span class="comment">                                                         Two bit value are:</span>
<a name="l11274"></a>11274 <span class="comment">                                                         0 - 1 Instruction</span>
<a name="l11275"></a>11275 <span class="comment">                                                         1 - 2 Instructions</span>
<a name="l11276"></a>11276 <span class="comment">                                                         2 - 3 Instructions</span>
<a name="l11277"></a>11277 <span class="comment">                                                         3 - 4 Instructions */</span>
<a name="l11278"></a>11278 <span class="preprocessor">#else</span>
<a name="l11279"></a><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html#a71181d06b479befceb62789477534709">11279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html#a71181d06b479befceb62789477534709">rdsize</a>                       : 64;
<a name="l11280"></a>11280 <span class="preprocessor">#endif</span>
<a name="l11281"></a>11281 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a562391b5260e1b93763c5e38e1c56331">s</a>;
<a name="l11282"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a8c5257aec6215782c5ba3dc9a05b21f5">11282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a8c5257aec6215782c5ba3dc9a05b21f5">cn61xx</a>;
<a name="l11283"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a43bde380eb53a47ade5ce944f2254749">11283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a43bde380eb53a47ade5ce944f2254749">cn63xx</a>;
<a name="l11284"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a8b90fe104c46e8b66021280548b33d75">11284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a8b90fe104c46e8b66021280548b33d75">cn63xxp1</a>;
<a name="l11285"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#ab333f810e41d2fae6017536a830f4f15">11285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#ab333f810e41d2fae6017536a830f4f15">cn66xx</a>;
<a name="l11286"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#af2fcef47b3d69e8548797a818a49b69a">11286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#af2fcef47b3d69e8548797a818a49b69a">cn68xx</a>;
<a name="l11287"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a61c14eeca1a62ba2c5b8fe886b2f1971">11287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a61c14eeca1a62ba2c5b8fe886b2f1971">cn68xxp1</a>;
<a name="l11288"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a5034c44320c7f5b4055ed2872c241d69">11288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a5034c44320c7f5b4055ed2872c241d69">cn70xx</a>;
<a name="l11289"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a091de76c98c74c2969b6659c3252a693">11289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#a091de76c98c74c2969b6659c3252a693">cn70xxp1</a>;
<a name="l11290"></a><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#add99b7c2d7dc2de9d07e93ae1446f1bf">11290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__rd__size_1_1cvmx__sli__pkt__instr__rd__size__s.html">cvmx_sli_pkt_instr_rd_size_s</a>   <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html#add99b7c2d7dc2de9d07e93ae1446f1bf">cnf71xx</a>;
<a name="l11291"></a>11291 };
<a name="l11292"></a><a class="code" href="cvmx-sli-defs_8h.html#a91fea3177a5e948c39e2ec0d57fa8206">11292</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html" title="cvmx_sli_pkt_instr_rd_size">cvmx_sli_pkt_instr_rd_size</a> <a class="code" href="unioncvmx__sli__pkt__instr__rd__size.html" title="cvmx_sli_pkt_instr_rd_size">cvmx_sli_pkt_instr_rd_size_t</a>;
<a name="l11293"></a>11293 <span class="comment"></span>
<a name="l11294"></a>11294 <span class="comment">/**</span>
<a name="l11295"></a>11295 <span class="comment"> * cvmx_sli_pkt_instr_size</span>
<a name="l11296"></a>11296 <span class="comment"> *</span>
<a name="l11297"></a>11297 <span class="comment"> * Determines if instructions are 64 or 32 byte in size for a Packet-ring.</span>
<a name="l11298"></a>11298 <span class="comment"> *</span>
<a name="l11299"></a>11299 <span class="comment"> */</span>
<a name="l11300"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html">11300</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__instr__size.html" title="cvmx_sli_pkt_instr_size">cvmx_sli_pkt_instr_size</a> {
<a name="l11301"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#a118c8574d389b99a4f52e1665eff7b4a">11301</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__instr__size.html#a118c8574d389b99a4f52e1665eff7b4a">u64</a>;
<a name="l11302"></a><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">11302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a> {
<a name="l11303"></a>11303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11304"></a>11304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html#aa3ffa2371e2be75b6ee7ed10a1bdcdbc">reserved_32_63</a>               : 32;
<a name="l11305"></a>11305     uint64_t <a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html#a79df2dce6c6a525e8e72f19173ed0f89">is_64b</a>                       : 32; <span class="comment">/**&lt; When IS_64B&lt;i&gt;=1, instruction input ring i uses 64B</span>
<a name="l11306"></a>11306 <span class="comment">                                                         instructions, else 32B instructions. */</span>
<a name="l11307"></a>11307 <span class="preprocessor">#else</span>
<a name="l11308"></a><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html#a79df2dce6c6a525e8e72f19173ed0f89">11308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html#a79df2dce6c6a525e8e72f19173ed0f89">is_64b</a>                       : 32;
<a name="l11309"></a><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html#aa3ffa2371e2be75b6ee7ed10a1bdcdbc">11309</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html#aa3ffa2371e2be75b6ee7ed10a1bdcdbc">reserved_32_63</a>               : 32;
<a name="l11310"></a>11310 <span class="preprocessor">#endif</span>
<a name="l11311"></a>11311 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__instr__size.html#a78455cf201f0d1b414bfb8ced0581521">s</a>;
<a name="l11312"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#a8c6812471e8562603cfd20ab75241f68">11312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#a8c6812471e8562603cfd20ab75241f68">cn61xx</a>;
<a name="l11313"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#aa67e9dfb95bd025cc33609fcd2da2946">11313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#aa67e9dfb95bd025cc33609fcd2da2946">cn63xx</a>;
<a name="l11314"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#a6c9e933ff9548fc00100d57ee8c80913">11314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#a6c9e933ff9548fc00100d57ee8c80913">cn63xxp1</a>;
<a name="l11315"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#aca2a424dec3a631a903933c1cb74c4a4">11315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#aca2a424dec3a631a903933c1cb74c4a4">cn66xx</a>;
<a name="l11316"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#ac1120d3f3fc93cff0d283a8f1137109e">11316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#ac1120d3f3fc93cff0d283a8f1137109e">cn68xx</a>;
<a name="l11317"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#abe35c1bfeb2d407b37dd3204bf6b881a">11317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#abe35c1bfeb2d407b37dd3204bf6b881a">cn68xxp1</a>;
<a name="l11318"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#a567cea8c08465d586661dc78a50900e6">11318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#a567cea8c08465d586661dc78a50900e6">cn70xx</a>;
<a name="l11319"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#a98fac972216ae9819ad68d431897113e">11319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#a98fac972216ae9819ad68d431897113e">cn70xxp1</a>;
<a name="l11320"></a><a class="code" href="unioncvmx__sli__pkt__instr__size.html#a3642176076b6e144b1f80cc1407df7a2">11320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__instr__size_1_1cvmx__sli__pkt__instr__size__s.html">cvmx_sli_pkt_instr_size_s</a>      <a class="code" href="unioncvmx__sli__pkt__instr__size.html#a3642176076b6e144b1f80cc1407df7a2">cnf71xx</a>;
<a name="l11321"></a>11321 };
<a name="l11322"></a><a class="code" href="cvmx-sli-defs_8h.html#aaf9b8caee93041aeac10a6157b481ade">11322</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__instr__size.html" title="cvmx_sli_pkt_instr_size">cvmx_sli_pkt_instr_size</a> <a class="code" href="unioncvmx__sli__pkt__instr__size.html" title="cvmx_sli_pkt_instr_size">cvmx_sli_pkt_instr_size_t</a>;
<a name="l11323"></a>11323 <span class="comment"></span>
<a name="l11324"></a>11324 <span class="comment">/**</span>
<a name="l11325"></a>11325 <span class="comment"> * cvmx_sli_pkt_int</span>
<a name="l11326"></a>11326 <span class="comment"> *</span>
<a name="l11327"></a>11327 <span class="comment"> * This register combines the SLI_PKT_CNT_INT, SLI_PKT_TIME_INT or SLI_PKT_IN_INT interrupt</span>
<a name="l11328"></a>11328 <span class="comment"> * registers. When read by a function, this register informs which rings owned by the function</span>
<a name="l11329"></a>11329 <span class="comment"> * (0 to N, N as large as 63) have an interrupt pending.</span>
<a name="l11330"></a>11330 <span class="comment"> */</span>
<a name="l11331"></a><a class="code" href="unioncvmx__sli__pkt__int.html">11331</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__int.html" title="cvmx_sli_pkt_int">cvmx_sli_pkt_int</a> {
<a name="l11332"></a><a class="code" href="unioncvmx__sli__pkt__int.html#a5ffbb6523cf3be25db38576c61153f30">11332</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__int.html#a5ffbb6523cf3be25db38576c61153f30">u64</a>;
<a name="l11333"></a><a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html">11333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html">cvmx_sli_pkt_int_s</a> {
<a name="l11334"></a>11334 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11335"></a>11335 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html#a2b2904e085eef0d2cc0a55f0bdeec254">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring packet interrupt register. Each RING&lt;i&gt; is set whenever any</span>
<a name="l11336"></a>11336 <span class="comment">                                                         of these three conditions are true:</span>
<a name="l11337"></a>11337 <span class="comment">                                                          * SLI_PKT(i)_CNTS[CNT] &gt; SLI_PKT(i)_INT_LEVELS[CNT] (i.e. SLI_PKT_CNT_INT&lt;i&gt;</span>
<a name="l11338"></a>11338 <span class="comment">                                                            is set),</span>
<a name="l11339"></a>11339 <span class="comment">                                                          * Or, SLI_PKT(i)_CNTS[TIMER] &gt; SLI_PKT(i)_INT_LEVELS[TIME] (i.e. SLI_PKT_TIME_INT&lt;i&gt;</span>
<a name="l11340"></a>11340 <span class="comment">                                                            is set).</span>
<a name="l11341"></a>11341 <span class="comment">                                                          * Or, SLI_PKT_IN_DONE(i)_CNTS[PI_INT] (i.e. SLI_PKT_IN_INT&lt;i&gt;) is set.</span>
<a name="l11342"></a>11342 <span class="comment">                                                         Any of these three conditions can cause an MSI-X interrupt, but only</span>
<a name="l11343"></a>11343 <span class="comment">                                                         the first two (i.e. SLI_PKT_CNT_INT and SLI_PKT_TIME_INT) can cause</span>
<a name="l11344"></a>11344 <span class="comment">                                                         INTA/B/C/D and MSI interrupts.</span>
<a name="l11345"></a>11345 <span class="comment">                                                         SLI_PKT(i)_OUTPUT_CONTROL[CENB,TENB] have no effect on RING&lt;i&gt;. */</span>
<a name="l11346"></a>11346 <span class="preprocessor">#else</span>
<a name="l11347"></a><a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html#a2b2904e085eef0d2cc0a55f0bdeec254">11347</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html#a2b2904e085eef0d2cc0a55f0bdeec254">ring</a>                         : 64;
<a name="l11348"></a>11348 <span class="preprocessor">#endif</span>
<a name="l11349"></a>11349 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__int.html#a635e84c974d49ba97259e551e71f3a01">s</a>;
<a name="l11350"></a><a class="code" href="unioncvmx__sli__pkt__int.html#aaa6cc2ff37ffb6e7ea4cf10a28cba47a">11350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html">cvmx_sli_pkt_int_s</a>             <a class="code" href="unioncvmx__sli__pkt__int.html#aaa6cc2ff37ffb6e7ea4cf10a28cba47a">cn73xx</a>;
<a name="l11351"></a><a class="code" href="unioncvmx__sli__pkt__int.html#a69610920839eefc831de7f08e4ece347">11351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html">cvmx_sli_pkt_int_s</a>             <a class="code" href="unioncvmx__sli__pkt__int.html#a69610920839eefc831de7f08e4ece347">cn78xx</a>;
<a name="l11352"></a><a class="code" href="unioncvmx__sli__pkt__int.html#ab3f2f410365f705ff1c06763be7b5964">11352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html">cvmx_sli_pkt_int_s</a>             <a class="code" href="unioncvmx__sli__pkt__int.html#ab3f2f410365f705ff1c06763be7b5964">cn78xxp1</a>;
<a name="l11353"></a><a class="code" href="unioncvmx__sli__pkt__int.html#a3f4f393e9a23bfc9df5032e02dd2da89">11353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int_1_1cvmx__sli__pkt__int__s.html">cvmx_sli_pkt_int_s</a>             <a class="code" href="unioncvmx__sli__pkt__int.html#a3f4f393e9a23bfc9df5032e02dd2da89">cnf75xx</a>;
<a name="l11354"></a>11354 };
<a name="l11355"></a><a class="code" href="cvmx-sli-defs_8h.html#a77589ab148f46fe9c7e8264d4fc94bf5">11355</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__int.html" title="cvmx_sli_pkt_int">cvmx_sli_pkt_int</a> <a class="code" href="unioncvmx__sli__pkt__int.html" title="cvmx_sli_pkt_int">cvmx_sli_pkt_int_t</a>;
<a name="l11356"></a>11356 <span class="comment"></span>
<a name="l11357"></a>11357 <span class="comment">/**</span>
<a name="l11358"></a>11358 <span class="comment"> * cvmx_sli_pkt_int_levels</span>
<a name="l11359"></a>11359 <span class="comment"> *</span>
<a name="l11360"></a>11360 <span class="comment"> * SLI_PKT_INT_LEVELS = SLI&apos;s Packet Interrupt Levels</span>
<a name="l11361"></a>11361 <span class="comment"> * Output packet interrupt levels.</span>
<a name="l11362"></a>11362 <span class="comment"> */</span>
<a name="l11363"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html">11363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__int__levels.html" title="cvmx_sli_pkt_int_levels">cvmx_sli_pkt_int_levels</a> {
<a name="l11364"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#ae3b1c48d24803f972331af9ee2e3c7db">11364</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__int__levels.html#ae3b1c48d24803f972331af9ee2e3c7db">u64</a>;
<a name="l11365"></a><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">11365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a> {
<a name="l11366"></a>11366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11367"></a>11367 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#a2700b4ee1e6111348c684f3a1af1e4fc">reserved_54_63</a>               : 10;
<a name="l11368"></a>11368     uint64_t <a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#a0319ba06fbf56b7aa094967e6717c02b">time</a>                         : 22; <span class="comment">/**&lt; Output ring counter time interrupt threshold</span>
<a name="l11369"></a>11369 <span class="comment">                                                         SLI sets SLI_PKT_TIME_INT[PORT&lt;i&gt;] whenever</span>
<a name="l11370"></a>11370 <span class="comment">                                                         SLI_PKTi_CNTS[TIMER] &gt; TIME */</span>
<a name="l11371"></a>11371     uint64_t <a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#af4718008cba15a9e92cad46b6401821b">cnt</a>                          : 32; <span class="comment">/**&lt; Output ring counter interrupt threshold</span>
<a name="l11372"></a>11372 <span class="comment">                                                         SLI sets SLI_PKT_CNT_INT[PORT&lt;i&gt;] whenever</span>
<a name="l11373"></a>11373 <span class="comment">                                                         SLI_PKTi_CNTS[CNT] &gt; CNT */</span>
<a name="l11374"></a>11374 <span class="preprocessor">#else</span>
<a name="l11375"></a><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#af4718008cba15a9e92cad46b6401821b">11375</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#af4718008cba15a9e92cad46b6401821b">cnt</a>                          : 32;
<a name="l11376"></a><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#a0319ba06fbf56b7aa094967e6717c02b">11376</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#a0319ba06fbf56b7aa094967e6717c02b">time</a>                         : 22;
<a name="l11377"></a><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#a2700b4ee1e6111348c684f3a1af1e4fc">11377</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html#a2700b4ee1e6111348c684f3a1af1e4fc">reserved_54_63</a>               : 10;
<a name="l11378"></a>11378 <span class="preprocessor">#endif</span>
<a name="l11379"></a>11379 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__int__levels.html#a85ebf397a6141eb140679b32715ce781">s</a>;
<a name="l11380"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#a3f3ab3a843f508a2995aaca1a91c4215">11380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#a3f3ab3a843f508a2995aaca1a91c4215">cn61xx</a>;
<a name="l11381"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#ab0838aac643b4a882f81cce735b2fe37">11381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#ab0838aac643b4a882f81cce735b2fe37">cn63xx</a>;
<a name="l11382"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#ab0eb821b4bc04b09b4ee65196069417b">11382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#ab0eb821b4bc04b09b4ee65196069417b">cn63xxp1</a>;
<a name="l11383"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#a97b2f9e0ac0d5d6ce8053d4a19c30620">11383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#a97b2f9e0ac0d5d6ce8053d4a19c30620">cn66xx</a>;
<a name="l11384"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#a39350cf3dd5f2f99f93bc5c38fa84cf0">11384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#a39350cf3dd5f2f99f93bc5c38fa84cf0">cn68xx</a>;
<a name="l11385"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#a17e357ff10fb32dcf65beddb7c39af20">11385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#a17e357ff10fb32dcf65beddb7c39af20">cn68xxp1</a>;
<a name="l11386"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#ab38c597b0cbbe6369c4c4eb46e0a0aa3">11386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#ab38c597b0cbbe6369c4c4eb46e0a0aa3">cn70xx</a>;
<a name="l11387"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#a1c1dd383a7778f937516832d44fe92c2">11387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#a1c1dd383a7778f937516832d44fe92c2">cn70xxp1</a>;
<a name="l11388"></a><a class="code" href="unioncvmx__sli__pkt__int__levels.html#a5a385818d2c668744d847d658d73b508">11388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__int__levels_1_1cvmx__sli__pkt__int__levels__s.html">cvmx_sli_pkt_int_levels_s</a>      <a class="code" href="unioncvmx__sli__pkt__int__levels.html#a5a385818d2c668744d847d658d73b508">cnf71xx</a>;
<a name="l11389"></a>11389 };
<a name="l11390"></a><a class="code" href="cvmx-sli-defs_8h.html#ad80748593464c0ef9544aceaafac9017">11390</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__int__levels.html" title="cvmx_sli_pkt_int_levels">cvmx_sli_pkt_int_levels</a> <a class="code" href="unioncvmx__sli__pkt__int__levels.html" title="cvmx_sli_pkt_int_levels">cvmx_sli_pkt_int_levels_t</a>;
<a name="l11391"></a>11391 <span class="comment"></span>
<a name="l11392"></a>11392 <span class="comment">/**</span>
<a name="l11393"></a>11393 <span class="comment"> * cvmx_sli_pkt_iptr</span>
<a name="l11394"></a>11394 <span class="comment"> *</span>
<a name="l11395"></a>11395 <span class="comment"> * Controls using the Info-Pointer to store length and data.</span>
<a name="l11396"></a>11396 <span class="comment"> *</span>
<a name="l11397"></a>11397 <span class="comment"> */</span>
<a name="l11398"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html">11398</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__iptr.html" title="cvmx_sli_pkt_iptr">cvmx_sli_pkt_iptr</a> {
<a name="l11399"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#ab5618dfab228fb8214727bcbbf523e0b">11399</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__iptr.html#ab5618dfab228fb8214727bcbbf523e0b">u64</a>;
<a name="l11400"></a><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">11400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a> {
<a name="l11401"></a>11401 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11402"></a>11402 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html#a0624211a2013a8a19c4021567bd5f399">reserved_32_63</a>               : 32;
<a name="l11403"></a>11403     uint64_t <a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html#a0974f2c932a0caeb494103192e5aadaa">iptr</a>                         : 32; <span class="comment">/**&lt; When IPTR&lt;i&gt;=1, packet output ring i is in info-</span>
<a name="l11404"></a>11404 <span class="comment">                                                         pointer mode, else buffer-pointer-only mode. */</span>
<a name="l11405"></a>11405 <span class="preprocessor">#else</span>
<a name="l11406"></a><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html#a0974f2c932a0caeb494103192e5aadaa">11406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html#a0974f2c932a0caeb494103192e5aadaa">iptr</a>                         : 32;
<a name="l11407"></a><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html#a0624211a2013a8a19c4021567bd5f399">11407</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html#a0624211a2013a8a19c4021567bd5f399">reserved_32_63</a>               : 32;
<a name="l11408"></a>11408 <span class="preprocessor">#endif</span>
<a name="l11409"></a>11409 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__iptr.html#a2e1e7f30af876a195efbb28637154558">s</a>;
<a name="l11410"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#aa0aa90000732372f2801178e2e82e161">11410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#aa0aa90000732372f2801178e2e82e161">cn61xx</a>;
<a name="l11411"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#a3f12b43d1898eb4dc4c90fee9d6feafb">11411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#a3f12b43d1898eb4dc4c90fee9d6feafb">cn63xx</a>;
<a name="l11412"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#adeb6b7e997aca05769befacbff445e27">11412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#adeb6b7e997aca05769befacbff445e27">cn63xxp1</a>;
<a name="l11413"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#ac76cb3b5b355e3b126944465eabb4684">11413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#ac76cb3b5b355e3b126944465eabb4684">cn66xx</a>;
<a name="l11414"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#a59f0b4250deba4d28b0e43d4564bc6c3">11414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#a59f0b4250deba4d28b0e43d4564bc6c3">cn68xx</a>;
<a name="l11415"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#aaf3944bae214ad510d8ff236909f732b">11415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#aaf3944bae214ad510d8ff236909f732b">cn68xxp1</a>;
<a name="l11416"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#a2dc8e9a56f192d5e98556a47014d25c2">11416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#a2dc8e9a56f192d5e98556a47014d25c2">cn70xx</a>;
<a name="l11417"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#a78db8632598a56aef2aa8c63897ba900">11417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#a78db8632598a56aef2aa8c63897ba900">cn70xxp1</a>;
<a name="l11418"></a><a class="code" href="unioncvmx__sli__pkt__iptr.html#abd5e94ee3088e9d8d64fa290de4c15d2">11418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__iptr_1_1cvmx__sli__pkt__iptr__s.html">cvmx_sli_pkt_iptr_s</a>            <a class="code" href="unioncvmx__sli__pkt__iptr.html#abd5e94ee3088e9d8d64fa290de4c15d2">cnf71xx</a>;
<a name="l11419"></a>11419 };
<a name="l11420"></a><a class="code" href="cvmx-sli-defs_8h.html#aae615b46443550cf7205d0863467437a">11420</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__iptr.html" title="cvmx_sli_pkt_iptr">cvmx_sli_pkt_iptr</a> <a class="code" href="unioncvmx__sli__pkt__iptr.html" title="cvmx_sli_pkt_iptr">cvmx_sli_pkt_iptr_t</a>;
<a name="l11421"></a>11421 <span class="comment"></span>
<a name="l11422"></a>11422 <span class="comment">/**</span>
<a name="l11423"></a>11423 <span class="comment"> * cvmx_sli_pkt_mac#_pf#_rinfo</span>
<a name="l11424"></a>11424 <span class="comment"> *</span>
<a name="l11425"></a>11425 <span class="comment"> * This register sets the total number and starting number of rings for a given MAC and PF</span>
<a name="l11426"></a>11426 <span class="comment"> * combination. Indexed by (MAC index) SLI_PORT_E. In SR-IOV mode, SLI_PKT_MAC()_PF()_RINFO[RPVF]</span>
<a name="l11427"></a>11427 <span class="comment"> * and SLI_PKT_MAC()_PF()_RINFO[NVFS] must be non zero and determine which rings the PFs and</span>
<a name="l11428"></a>11428 <span class="comment"> * VFs own.</span>
<a name="l11429"></a>11429 <span class="comment"> *</span>
<a name="l11430"></a>11430 <span class="comment"> * An individual VF will own SLI_PKT_MAC()_PF()_RINFO[RPVF] number of rings.</span>
<a name="l11431"></a>11431 <span class="comment"> *</span>
<a name="l11432"></a>11432 <span class="comment"> * A PF will own the rings starting from ((SLI_PKT_MAC()_PF()_RINFO[SRN] +</span>
<a name="l11433"></a>11433 <span class="comment"> * (SLI_PKT_MAC()_PF()_RINFO[RPVF] * SLI_PKT_MAC()_PF()_RINFO[NVFS]))</span>
<a name="l11434"></a>11434 <span class="comment"> * to (SLI_PKT_MAC()_PF()_RINFO[SRN] + (SLI_PKT_MAC()_PF()_RINFO[TRS] -</span>
<a name="l11435"></a>11435 <span class="comment"> * 1)). SLI_PKT()_INPUT_CONTROL[PVF_NUM] must be written to values that</span>
<a name="l11436"></a>11436 <span class="comment"> * correlate with the fields in this register.</span>
<a name="l11437"></a>11437 <span class="comment"> *</span>
<a name="l11438"></a>11438 <span class="comment"> * e.g. Given:</span>
<a name="l11439"></a>11439 <span class="comment"> * _ SLI_PKT_MAC0_PF0_RINFO[SRN] = 32,</span>
<a name="l11440"></a>11440 <span class="comment"> * _ SLI_PKT_MAC0_PF0_RINFO[TRS] = 32,</span>
<a name="l11441"></a>11441 <span class="comment"> * _ SLI_PKT_MAC0_PF0_RINFO[RPVF] = 4,</span>
<a name="l11442"></a>11442 <span class="comment"> * _ SLI_PKT_MAC0_PF0_RINFO[NVFS] = 7:</span>
<a name="l11443"></a>11443 <span class="comment"> * _ rings owned by VF1: 32,33,34,35</span>
<a name="l11444"></a>11444 <span class="comment"> * _ rings owned by VF2: 36,37,38,39</span>
<a name="l11445"></a>11445 <span class="comment"> * _ rings owned by VF3: 40,41,42,43</span>
<a name="l11446"></a>11446 <span class="comment"> * _ rings owned by VF4: 44,45,46,47</span>
<a name="l11447"></a>11447 <span class="comment"> * _ rings owned by VF5: 48,49,50,51</span>
<a name="l11448"></a>11448 <span class="comment"> * _ rings owned by VF6: 52,53,54,55</span>
<a name="l11449"></a>11449 <span class="comment"> * _ rings owned by VF7: 56,57,58,59</span>
<a name="l11450"></a>11450 <span class="comment"> * _ rings owned by PF:  60,61,62,63</span>
<a name="l11451"></a>11451 <span class="comment"> */</span>
<a name="l11452"></a><a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html">11452</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html" title="cvmx_sli_pkt_mac::_pf::_rinfo">cvmx_sli_pkt_macx_pfx_rinfo</a> {
<a name="l11453"></a><a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#a9b9c77c2c14174e9726f412fdae3c7e1">11453</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#a9b9c77c2c14174e9726f412fdae3c7e1">u64</a>;
<a name="l11454"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html">11454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html">cvmx_sli_pkt_macx_pfx_rinfo_s</a> {
<a name="l11455"></a>11455 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11456"></a>11456 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a78739d85a71a929048f982b9f752085e">reserved_55_63</a>               : 9;
<a name="l11457"></a>11457     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#ae4b3e8dc0e3c48c1edc6fb05d88661fd">nvfs</a>                         : 7;  <span class="comment">/**&lt; The number of VFs for this PF. This field must not be zero whenever RPVF != 0.</span>
<a name="l11458"></a>11458 <span class="comment">                                                         Legal values are 0 to 64, with the requirement of (NVFS * RPVF) &lt;= TRS. */</span>
<a name="l11459"></a>11459     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a9623b0af1f26601ac53d0c9de0ac9658">reserved_40_47</a>               : 8;
<a name="l11460"></a>11460     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a1c579ced9a0542a932d47a4c61499310">rpvf</a>                         : 8;  <span class="comment">/**&lt; The number of rings assigned to a VF for this PF. Legal values are 0 to 8</span>
<a name="l11461"></a>11461 <span class="comment">                                                         with the requirement of (NVFS * RPVF) &lt;= TRS. */</span>
<a name="l11462"></a>11462     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a659db9be533615eb2ce86f012cb7086f">reserved_24_31</a>               : 8;
<a name="l11463"></a>11463     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a7f37362b83a8ad33aa61436e5e2bc41b">trs</a>                          : 8;  <span class="comment">/**&lt; The number of rings assigned to the PF. Legal value are 0 to 64. */</span>
<a name="l11464"></a>11464     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a988bad39b9b979047d4cb6f74f72f980">reserved_7_15</a>                : 9;
<a name="l11465"></a>11465     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#afe22d5e339b4be71c177b1e438e5a990">srn</a>                          : 7;  <span class="comment">/**&lt; The starting ring number used by the PF. Legal value are 0 to 63. */</span>
<a name="l11466"></a>11466 <span class="preprocessor">#else</span>
<a name="l11467"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#afe22d5e339b4be71c177b1e438e5a990">11467</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#afe22d5e339b4be71c177b1e438e5a990">srn</a>                          : 7;
<a name="l11468"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a988bad39b9b979047d4cb6f74f72f980">11468</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a988bad39b9b979047d4cb6f74f72f980">reserved_7_15</a>                : 9;
<a name="l11469"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a7f37362b83a8ad33aa61436e5e2bc41b">11469</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a7f37362b83a8ad33aa61436e5e2bc41b">trs</a>                          : 8;
<a name="l11470"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a659db9be533615eb2ce86f012cb7086f">11470</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a659db9be533615eb2ce86f012cb7086f">reserved_24_31</a>               : 8;
<a name="l11471"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a1c579ced9a0542a932d47a4c61499310">11471</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a1c579ced9a0542a932d47a4c61499310">rpvf</a>                         : 8;
<a name="l11472"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a9623b0af1f26601ac53d0c9de0ac9658">11472</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a9623b0af1f26601ac53d0c9de0ac9658">reserved_40_47</a>               : 8;
<a name="l11473"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#ae4b3e8dc0e3c48c1edc6fb05d88661fd">11473</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#ae4b3e8dc0e3c48c1edc6fb05d88661fd">nvfs</a>                         : 7;
<a name="l11474"></a><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a78739d85a71a929048f982b9f752085e">11474</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html#a78739d85a71a929048f982b9f752085e">reserved_55_63</a>               : 9;
<a name="l11475"></a>11475 <span class="preprocessor">#endif</span>
<a name="l11476"></a>11476 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#a8e3089e93c17e38868a6312c3e657078">s</a>;
<a name="l11477"></a><a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#adb3a92ad1c5271de8482e27fbb445775">11477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html">cvmx_sli_pkt_macx_pfx_rinfo_s</a>  <a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#adb3a92ad1c5271de8482e27fbb445775">cn73xx</a>;
<a name="l11478"></a><a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#a9c5feffd799c6c37acc4d3cfb6832388">11478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html">cvmx_sli_pkt_macx_pfx_rinfo_s</a>  <a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#a9c5feffd799c6c37acc4d3cfb6832388">cn78xx</a>;
<a name="l11479"></a><a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#ac440bd121068a7f8d0236f51f47a0e49">11479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__macx__pfx__rinfo_1_1cvmx__sli__pkt__macx__pfx__rinfo__s.html">cvmx_sli_pkt_macx_pfx_rinfo_s</a>  <a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html#ac440bd121068a7f8d0236f51f47a0e49">cnf75xx</a>;
<a name="l11480"></a>11480 };
<a name="l11481"></a><a class="code" href="cvmx-sli-defs_8h.html#aad9df6a44c251b52c304a526022b785f">11481</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html" title="cvmx_sli_pkt_mac::_pf::_rinfo">cvmx_sli_pkt_macx_pfx_rinfo</a> <a class="code" href="unioncvmx__sli__pkt__macx__pfx__rinfo.html" title="cvmx_sli_pkt_mac::_pf::_rinfo">cvmx_sli_pkt_macx_pfx_rinfo_t</a>;
<a name="l11482"></a>11482 <span class="comment"></span>
<a name="l11483"></a>11483 <span class="comment">/**</span>
<a name="l11484"></a>11484 <span class="comment"> * cvmx_sli_pkt_mac#_rinfo</span>
<a name="l11485"></a>11485 <span class="comment"> *</span>
<a name="l11486"></a>11486 <span class="comment"> * This register sets the total number and starting number of rings used by the MAC.</span>
<a name="l11487"></a>11487 <span class="comment"> * This register is PF-only.</span>
<a name="l11488"></a>11488 <span class="comment"> */</span>
<a name="l11489"></a><a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html">11489</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html" title="cvmx_sli_pkt_mac::_rinfo">cvmx_sli_pkt_macx_rinfo</a> {
<a name="l11490"></a><a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html#a1d5cc19cb8cb9bc1ba70943e82cf4561">11490</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html#a1d5cc19cb8cb9bc1ba70943e82cf4561">u64</a>;
<a name="l11491"></a><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html">11491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html">cvmx_sli_pkt_macx_rinfo_s</a> {
<a name="l11492"></a>11492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11493"></a>11493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#aa4522e8022fefb147f09e02e755f92bb">reserved_40_63</a>               : 24;
<a name="l11494"></a>11494     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a6f9ad78caf62f6fc50ef2c261a0a7513">rpvf</a>                         : 8;  <span class="comment">/**&lt; The number of rings assigned to a VF for this MAC. Legal values are 0 to 64. */</span>
<a name="l11495"></a>11495     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#acde5e9ed0e7358eac9c15a792422c110">reserved_24_31</a>               : 8;
<a name="l11496"></a>11496     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#acdbc971474ca0a26960e4b6b36c0f86f">trs</a>                          : 8;  <span class="comment">/**&lt; The number of rings assigned to the MAC. Legal value are 0 to 64. */</span>
<a name="l11497"></a>11497     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a099aaf411680d41a63c9ceaca96bf7d3">reserved_7_15</a>                : 9;
<a name="l11498"></a>11498     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a909378e4ed8202f1086770806c8a3d5d">srn</a>                          : 7;  <span class="comment">/**&lt; The starting ring number used by the MAC. Legal value are 0 to 63. */</span>
<a name="l11499"></a>11499 <span class="preprocessor">#else</span>
<a name="l11500"></a><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a909378e4ed8202f1086770806c8a3d5d">11500</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a909378e4ed8202f1086770806c8a3d5d">srn</a>                          : 7;
<a name="l11501"></a><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a099aaf411680d41a63c9ceaca96bf7d3">11501</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a099aaf411680d41a63c9ceaca96bf7d3">reserved_7_15</a>                : 9;
<a name="l11502"></a><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#acdbc971474ca0a26960e4b6b36c0f86f">11502</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#acdbc971474ca0a26960e4b6b36c0f86f">trs</a>                          : 8;
<a name="l11503"></a><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#acde5e9ed0e7358eac9c15a792422c110">11503</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#acde5e9ed0e7358eac9c15a792422c110">reserved_24_31</a>               : 8;
<a name="l11504"></a><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a6f9ad78caf62f6fc50ef2c261a0a7513">11504</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#a6f9ad78caf62f6fc50ef2c261a0a7513">rpvf</a>                         : 8;
<a name="l11505"></a><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#aa4522e8022fefb147f09e02e755f92bb">11505</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html#aa4522e8022fefb147f09e02e755f92bb">reserved_40_63</a>               : 24;
<a name="l11506"></a>11506 <span class="preprocessor">#endif</span>
<a name="l11507"></a>11507 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html#ae7cac8b8d300c4908706fe68b346506f">s</a>;
<a name="l11508"></a><a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html#ab633d9f8c61cfcf7796f9ce2193f347c">11508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__macx__rinfo_1_1cvmx__sli__pkt__macx__rinfo__s.html">cvmx_sli_pkt_macx_rinfo_s</a>      <a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html#ab633d9f8c61cfcf7796f9ce2193f347c">cn78xxp1</a>;
<a name="l11509"></a>11509 };
<a name="l11510"></a><a class="code" href="cvmx-sli-defs_8h.html#ab74e413697f9fd9485d1ff4a9f58be2b">11510</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html" title="cvmx_sli_pkt_mac::_rinfo">cvmx_sli_pkt_macx_rinfo</a> <a class="code" href="unioncvmx__sli__pkt__macx__rinfo.html" title="cvmx_sli_pkt_mac::_rinfo">cvmx_sli_pkt_macx_rinfo_t</a>;
<a name="l11511"></a>11511 <span class="comment"></span>
<a name="l11512"></a>11512 <span class="comment">/**</span>
<a name="l11513"></a>11513 <span class="comment"> * cvmx_sli_pkt_mac0_sig0</span>
<a name="l11514"></a>11514 <span class="comment"> *</span>
<a name="l11515"></a>11515 <span class="comment"> * This register is used to signal between PF/VF. This register can be R/W by the PF from MAC0</span>
<a name="l11516"></a>11516 <span class="comment"> * and any VF.</span>
<a name="l11517"></a>11517 <span class="comment"> */</span>
<a name="l11518"></a><a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html">11518</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html" title="cvmx_sli_pkt_mac0_sig0">cvmx_sli_pkt_mac0_sig0</a> {
<a name="l11519"></a><a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html#a9a33df9996fba9e8b9ec36effa7b08c1">11519</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html#a9a33df9996fba9e8b9ec36effa7b08c1">u64</a>;
<a name="l11520"></a><a class="code" href="structcvmx__sli__pkt__mac0__sig0_1_1cvmx__sli__pkt__mac0__sig0__s.html">11520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac0__sig0_1_1cvmx__sli__pkt__mac0__sig0__s.html">cvmx_sli_pkt_mac0_sig0_s</a> {
<a name="l11521"></a>11521 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11522"></a>11522 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac0__sig0_1_1cvmx__sli__pkt__mac0__sig0__s.html#ac7f7c5773328f403389d0a03bfecb74a">data</a>                         : 64; <span class="comment">/**&lt; Field can be read or written to by PF and any VF. */</span>
<a name="l11523"></a>11523 <span class="preprocessor">#else</span>
<a name="l11524"></a><a class="code" href="structcvmx__sli__pkt__mac0__sig0_1_1cvmx__sli__pkt__mac0__sig0__s.html#ac7f7c5773328f403389d0a03bfecb74a">11524</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac0__sig0_1_1cvmx__sli__pkt__mac0__sig0__s.html#ac7f7c5773328f403389d0a03bfecb74a">data</a>                         : 64;
<a name="l11525"></a>11525 <span class="preprocessor">#endif</span>
<a name="l11526"></a>11526 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html#a8d01e068be776c6622977052d4b8ea68">s</a>;
<a name="l11527"></a><a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html#a8444495d89e2d395c218b4f014224920">11527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac0__sig0_1_1cvmx__sli__pkt__mac0__sig0__s.html">cvmx_sli_pkt_mac0_sig0_s</a>       <a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html#a8444495d89e2d395c218b4f014224920">cn78xxp1</a>;
<a name="l11528"></a>11528 };
<a name="l11529"></a><a class="code" href="cvmx-sli-defs_8h.html#a2ad02fe0e3af154b09d23cfffe7790bf">11529</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html" title="cvmx_sli_pkt_mac0_sig0">cvmx_sli_pkt_mac0_sig0</a> <a class="code" href="unioncvmx__sli__pkt__mac0__sig0.html" title="cvmx_sli_pkt_mac0_sig0">cvmx_sli_pkt_mac0_sig0_t</a>;
<a name="l11530"></a>11530 <span class="comment"></span>
<a name="l11531"></a>11531 <span class="comment">/**</span>
<a name="l11532"></a>11532 <span class="comment"> * cvmx_sli_pkt_mac0_sig1</span>
<a name="l11533"></a>11533 <span class="comment"> *</span>
<a name="l11534"></a>11534 <span class="comment"> * This register is used to signal between PF/VF. This register can be R/W by the PF from MAC0</span>
<a name="l11535"></a>11535 <span class="comment"> * and any VF.</span>
<a name="l11536"></a>11536 <span class="comment"> */</span>
<a name="l11537"></a><a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html">11537</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html" title="cvmx_sli_pkt_mac0_sig1">cvmx_sli_pkt_mac0_sig1</a> {
<a name="l11538"></a><a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html#a4bca69c376b92b513a921e38fec17ab9">11538</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html#a4bca69c376b92b513a921e38fec17ab9">u64</a>;
<a name="l11539"></a><a class="code" href="structcvmx__sli__pkt__mac0__sig1_1_1cvmx__sli__pkt__mac0__sig1__s.html">11539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac0__sig1_1_1cvmx__sli__pkt__mac0__sig1__s.html">cvmx_sli_pkt_mac0_sig1_s</a> {
<a name="l11540"></a>11540 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11541"></a>11541 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac0__sig1_1_1cvmx__sli__pkt__mac0__sig1__s.html#acc541ee789e8c3a3e78cf21444e1df92">data</a>                         : 64; <span class="comment">/**&lt; Field can be read or written to by PF and any VF. */</span>
<a name="l11542"></a>11542 <span class="preprocessor">#else</span>
<a name="l11543"></a><a class="code" href="structcvmx__sli__pkt__mac0__sig1_1_1cvmx__sli__pkt__mac0__sig1__s.html#acc541ee789e8c3a3e78cf21444e1df92">11543</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac0__sig1_1_1cvmx__sli__pkt__mac0__sig1__s.html#acc541ee789e8c3a3e78cf21444e1df92">data</a>                         : 64;
<a name="l11544"></a>11544 <span class="preprocessor">#endif</span>
<a name="l11545"></a>11545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html#a70b3cef70851c40232096e3112b4a452">s</a>;
<a name="l11546"></a><a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html#a22725f2b29c36fbb84383731ecfac913">11546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac0__sig1_1_1cvmx__sli__pkt__mac0__sig1__s.html">cvmx_sli_pkt_mac0_sig1_s</a>       <a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html#a22725f2b29c36fbb84383731ecfac913">cn78xxp1</a>;
<a name="l11547"></a>11547 };
<a name="l11548"></a><a class="code" href="cvmx-sli-defs_8h.html#ae4ea53fe0c3ca1bd05829428443debe9">11548</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html" title="cvmx_sli_pkt_mac0_sig1">cvmx_sli_pkt_mac0_sig1</a> <a class="code" href="unioncvmx__sli__pkt__mac0__sig1.html" title="cvmx_sli_pkt_mac0_sig1">cvmx_sli_pkt_mac0_sig1_t</a>;
<a name="l11549"></a>11549 <span class="comment"></span>
<a name="l11550"></a>11550 <span class="comment">/**</span>
<a name="l11551"></a>11551 <span class="comment"> * cvmx_sli_pkt_mac1_sig0</span>
<a name="l11552"></a>11552 <span class="comment"> *</span>
<a name="l11553"></a>11553 <span class="comment"> * This register is used to signal between PF/VF. This register can be R/W by the PF from MAC1</span>
<a name="l11554"></a>11554 <span class="comment"> * and any VF.</span>
<a name="l11555"></a>11555 <span class="comment"> */</span>
<a name="l11556"></a><a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html">11556</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html" title="cvmx_sli_pkt_mac1_sig0">cvmx_sli_pkt_mac1_sig0</a> {
<a name="l11557"></a><a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html#a849ef00634a69d32cd082b3765421bd8">11557</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html#a849ef00634a69d32cd082b3765421bd8">u64</a>;
<a name="l11558"></a><a class="code" href="structcvmx__sli__pkt__mac1__sig0_1_1cvmx__sli__pkt__mac1__sig0__s.html">11558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac1__sig0_1_1cvmx__sli__pkt__mac1__sig0__s.html">cvmx_sli_pkt_mac1_sig0_s</a> {
<a name="l11559"></a>11559 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11560"></a>11560 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac1__sig0_1_1cvmx__sli__pkt__mac1__sig0__s.html#ae7c7bfe7c8b869ae5602918caeacf32e">data</a>                         : 64; <span class="comment">/**&lt; Field can be read or written to by PF and any VF. */</span>
<a name="l11561"></a>11561 <span class="preprocessor">#else</span>
<a name="l11562"></a><a class="code" href="structcvmx__sli__pkt__mac1__sig0_1_1cvmx__sli__pkt__mac1__sig0__s.html#ae7c7bfe7c8b869ae5602918caeacf32e">11562</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac1__sig0_1_1cvmx__sli__pkt__mac1__sig0__s.html#ae7c7bfe7c8b869ae5602918caeacf32e">data</a>                         : 64;
<a name="l11563"></a>11563 <span class="preprocessor">#endif</span>
<a name="l11564"></a>11564 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html#a37072c5592eba8417046859b25566789">s</a>;
<a name="l11565"></a><a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html#a05657643f16b7b46ade163ea0f49905e">11565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac1__sig0_1_1cvmx__sli__pkt__mac1__sig0__s.html">cvmx_sli_pkt_mac1_sig0_s</a>       <a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html#a05657643f16b7b46ade163ea0f49905e">cn78xxp1</a>;
<a name="l11566"></a>11566 };
<a name="l11567"></a><a class="code" href="cvmx-sli-defs_8h.html#a7dc57a684648fcca4f19ca01ea056320">11567</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html" title="cvmx_sli_pkt_mac1_sig0">cvmx_sli_pkt_mac1_sig0</a> <a class="code" href="unioncvmx__sli__pkt__mac1__sig0.html" title="cvmx_sli_pkt_mac1_sig0">cvmx_sli_pkt_mac1_sig0_t</a>;
<a name="l11568"></a>11568 <span class="comment"></span>
<a name="l11569"></a>11569 <span class="comment">/**</span>
<a name="l11570"></a>11570 <span class="comment"> * cvmx_sli_pkt_mac1_sig1</span>
<a name="l11571"></a>11571 <span class="comment"> *</span>
<a name="l11572"></a>11572 <span class="comment"> * This register is used to signal between PF/VF. This register can be R/W by the PF from MAC1</span>
<a name="l11573"></a>11573 <span class="comment"> * and any VF.</span>
<a name="l11574"></a>11574 <span class="comment"> */</span>
<a name="l11575"></a><a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html">11575</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html" title="cvmx_sli_pkt_mac1_sig1">cvmx_sli_pkt_mac1_sig1</a> {
<a name="l11576"></a><a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html#a196e4ca908f05dc5b6dfc148396bc29a">11576</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html#a196e4ca908f05dc5b6dfc148396bc29a">u64</a>;
<a name="l11577"></a><a class="code" href="structcvmx__sli__pkt__mac1__sig1_1_1cvmx__sli__pkt__mac1__sig1__s.html">11577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac1__sig1_1_1cvmx__sli__pkt__mac1__sig1__s.html">cvmx_sli_pkt_mac1_sig1_s</a> {
<a name="l11578"></a>11578 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11579"></a>11579 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac1__sig1_1_1cvmx__sli__pkt__mac1__sig1__s.html#ae59b777361c5ad6ba7abe9d62139b6c2">data</a>                         : 64; <span class="comment">/**&lt; Field can be read or written to by PF and any VF. */</span>
<a name="l11580"></a>11580 <span class="preprocessor">#else</span>
<a name="l11581"></a><a class="code" href="structcvmx__sli__pkt__mac1__sig1_1_1cvmx__sli__pkt__mac1__sig1__s.html#ae59b777361c5ad6ba7abe9d62139b6c2">11581</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mac1__sig1_1_1cvmx__sli__pkt__mac1__sig1__s.html#ae59b777361c5ad6ba7abe9d62139b6c2">data</a>                         : 64;
<a name="l11582"></a>11582 <span class="preprocessor">#endif</span>
<a name="l11583"></a>11583 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html#ab3f614b88088d784fb8b852175e3dcf0">s</a>;
<a name="l11584"></a><a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html#a6aeea13788dd42df9615da13b3d6240b">11584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mac1__sig1_1_1cvmx__sli__pkt__mac1__sig1__s.html">cvmx_sli_pkt_mac1_sig1_s</a>       <a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html#a6aeea13788dd42df9615da13b3d6240b">cn78xxp1</a>;
<a name="l11585"></a>11585 };
<a name="l11586"></a><a class="code" href="cvmx-sli-defs_8h.html#ab6f954531b7d27267a25bab81e96b751">11586</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html" title="cvmx_sli_pkt_mac1_sig1">cvmx_sli_pkt_mac1_sig1</a> <a class="code" href="unioncvmx__sli__pkt__mac1__sig1.html" title="cvmx_sli_pkt_mac1_sig1">cvmx_sli_pkt_mac1_sig1_t</a>;
<a name="l11587"></a>11587 <span class="comment"></span>
<a name="l11588"></a>11588 <span class="comment">/**</span>
<a name="l11589"></a>11589 <span class="comment"> * cvmx_sli_pkt_mem_ctl</span>
<a name="l11590"></a>11590 <span class="comment"> *</span>
<a name="l11591"></a>11591 <span class="comment"> * This register controls the ECC of the SLI packet memories.</span>
<a name="l11592"></a>11592 <span class="comment"> *</span>
<a name="l11593"></a>11593 <span class="comment"> */</span>
<a name="l11594"></a><a class="code" href="unioncvmx__sli__pkt__mem__ctl.html">11594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mem__ctl.html" title="cvmx_sli_pkt_mem_ctl">cvmx_sli_pkt_mem_ctl</a> {
<a name="l11595"></a><a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#a898d2c0b4d6f30ca08027fbea004729a">11595</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#a898d2c0b4d6f30ca08027fbea004729a">u64</a>;
<a name="l11596"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html">11596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html">cvmx_sli_pkt_mem_ctl_s</a> {
<a name="l11597"></a>11597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11598"></a>11598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aeec0148fcdcd13cba76d5c8be5617260">reserved_48_63</a>               : 16;
<a name="l11599"></a>11599     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a67d5b9d4e724b5389530b5502de5eb7f">msix_mbox_fs</a>                 : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_ncsr_msix_mailbox_flip_synd. */</span>
<a name="l11600"></a>11600     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aa28c49fb8ab013c953970b4c00899720">msix_mbox_ecc</a>                : 1;  <span class="comment">/**&lt; When set pcsr_ncsr_msix_mailbox_ecc_ena will have an ECC not generated and checked. */</span>
<a name="l11601"></a>11601     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#acaa9bb27b6bf9ff4a913cc24d26023b1">reserved_36_44</a>               : 9;
<a name="l11602"></a>11602     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aeb483d701960162e9c16a5162b8e8551">pos_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_pout_size_csr_flip_synd. */</span>
<a name="l11603"></a>11603     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a09cccba8ecaace224a4f405e68122d9e">pos_ecc</a>                      : 1;  <span class="comment">/**&lt; When set will have an ECC not generated and checked. */</span>
<a name="l11604"></a>11604     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac2b57ee426d9b51774d96a40c401eca2">pinm_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_instr_mem_csr_flip_synd. */</span>
<a name="l11605"></a>11605     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#af8398a5c26e2919979f996f58e6c3057">pinm_ecc</a>                     : 1;  <span class="comment">/**&lt; When set pcsr_instr_mem_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11606"></a>11606     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a84a5db6cef891bd9cc0bbff45f0a55f5">pind_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_in_done_csr_flip_synd. */</span>
<a name="l11607"></a>11607     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a073d0de543ab144b285bddca27d175e8">pind_ecc</a>                     : 1;  <span class="comment">/**&lt; When set pcsr_in_done_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11608"></a>11608     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac3f60adbdad30e45111b1703bc6b0f8c">point_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for pout_int_csr_flip_synd. */</span>
<a name="l11609"></a>11609     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a10a865ea274fc54df4451507cbbd2bd0">point_ecc</a>                    : 1;  <span class="comment">/**&lt; When set pout_int_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11610"></a>11610     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac9d66ea5803859c13022963fcbcbc124">slist_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_slist_csr_flip_synd. */</span>
<a name="l11611"></a>11611     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a190805e27c54f6b093b5512949ebbd6c">slist_ecc</a>                    : 1;  <span class="comment">/**&lt; When set pcsr_slist_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11612"></a>11612     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a75f9483109a0580391f7f5fc09502e5b">pop1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-pointer memory1. */</span>
<a name="l11613"></a>11613     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ab3efd7af64fbcd257e936ba1047e768f">pop1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set Packet Out Pointer memory1 will have an ECC not generated and checked. */</span>
<a name="l11614"></a>11614     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a16969807df3fac2a4adfff8092cc2daf">pop0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-pointer memory0. */</span>
<a name="l11615"></a>11615     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#acf0bdea998003a44ceff86fc7f3dee9c">pop0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set packet-out-pointer memory0 will have an ECC not generated and checked. */</span>
<a name="l11616"></a>11616     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ace55a5168f074e0b598cd9d010177906">pfp_fs</a>                       : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11617"></a>11617     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#af48eee9774f0e6ba65247676620f541c">pfp_ecc</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11618"></a>11618     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a297713f3a26d6833e60636085347df7c">pbn_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for pointer-base-number memory. */</span>
<a name="l11619"></a>11619     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a2ca485784e9b6d0c2f0e260789782f72">pbn_ecc</a>                      : 1;  <span class="comment">/**&lt; When set pointer-base-number memory will have an ECC not generated and checked. */</span>
<a name="l11620"></a>11620     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a8ad7040495d4f13617b30413c3bde209">pdf_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-data-info memory. */</span>
<a name="l11621"></a>11621     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a93f322f740f656cfd7376a66950a7519">pdf_ecc</a>                      : 1;  <span class="comment">/**&lt; When set packet data memory will have an ECC not generated and checked. */</span>
<a name="l11622"></a>11622     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ad9ce17986dc559ef72a1e1cfba31083d">psf_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for PSF memory. */</span>
<a name="l11623"></a>11623     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a5db35c5d475869d5f5aff0fc06c3345f">psf_ecc</a>                      : 1;  <span class="comment">/**&lt; When set PSF memory will have an ECC not generated and checked. */</span>
<a name="l11624"></a>11624     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ade61aa1b9d23dc82f39be7741cba8af8">poi_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-info memory. */</span>
<a name="l11625"></a>11625     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a4c329c385f6c5fad05e047e661a9a23c">poi_ecc</a>                      : 1;  <span class="comment">/**&lt; When set packet-out-info memory will have an ECC not generated and checked. */</span>
<a name="l11626"></a>11626 <span class="preprocessor">#else</span>
<a name="l11627"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a4c329c385f6c5fad05e047e661a9a23c">11627</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a4c329c385f6c5fad05e047e661a9a23c">poi_ecc</a>                      : 1;
<a name="l11628"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ade61aa1b9d23dc82f39be7741cba8af8">11628</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ade61aa1b9d23dc82f39be7741cba8af8">poi_fs</a>                       : 2;
<a name="l11629"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a5db35c5d475869d5f5aff0fc06c3345f">11629</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a5db35c5d475869d5f5aff0fc06c3345f">psf_ecc</a>                      : 1;
<a name="l11630"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ad9ce17986dc559ef72a1e1cfba31083d">11630</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ad9ce17986dc559ef72a1e1cfba31083d">psf_fs</a>                       : 2;
<a name="l11631"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a93f322f740f656cfd7376a66950a7519">11631</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a93f322f740f656cfd7376a66950a7519">pdf_ecc</a>                      : 1;
<a name="l11632"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a8ad7040495d4f13617b30413c3bde209">11632</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a8ad7040495d4f13617b30413c3bde209">pdf_fs</a>                       : 2;
<a name="l11633"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a2ca485784e9b6d0c2f0e260789782f72">11633</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a2ca485784e9b6d0c2f0e260789782f72">pbn_ecc</a>                      : 1;
<a name="l11634"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a297713f3a26d6833e60636085347df7c">11634</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a297713f3a26d6833e60636085347df7c">pbn_fs</a>                       : 2;
<a name="l11635"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#af48eee9774f0e6ba65247676620f541c">11635</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#af48eee9774f0e6ba65247676620f541c">pfp_ecc</a>                      : 1;
<a name="l11636"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ace55a5168f074e0b598cd9d010177906">11636</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ace55a5168f074e0b598cd9d010177906">pfp_fs</a>                       : 2;
<a name="l11637"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#acf0bdea998003a44ceff86fc7f3dee9c">11637</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#acf0bdea998003a44ceff86fc7f3dee9c">pop0_ecc</a>                     : 1;
<a name="l11638"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a16969807df3fac2a4adfff8092cc2daf">11638</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a16969807df3fac2a4adfff8092cc2daf">pop0_fs</a>                      : 2;
<a name="l11639"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ab3efd7af64fbcd257e936ba1047e768f">11639</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ab3efd7af64fbcd257e936ba1047e768f">pop1_ecc</a>                     : 1;
<a name="l11640"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a75f9483109a0580391f7f5fc09502e5b">11640</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a75f9483109a0580391f7f5fc09502e5b">pop1_fs</a>                      : 2;
<a name="l11641"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a190805e27c54f6b093b5512949ebbd6c">11641</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a190805e27c54f6b093b5512949ebbd6c">slist_ecc</a>                    : 1;
<a name="l11642"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac9d66ea5803859c13022963fcbcbc124">11642</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac9d66ea5803859c13022963fcbcbc124">slist_fs</a>                     : 2;
<a name="l11643"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a10a865ea274fc54df4451507cbbd2bd0">11643</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a10a865ea274fc54df4451507cbbd2bd0">point_ecc</a>                    : 1;
<a name="l11644"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac3f60adbdad30e45111b1703bc6b0f8c">11644</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac3f60adbdad30e45111b1703bc6b0f8c">point_fs</a>                     : 2;
<a name="l11645"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a073d0de543ab144b285bddca27d175e8">11645</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a073d0de543ab144b285bddca27d175e8">pind_ecc</a>                     : 1;
<a name="l11646"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a84a5db6cef891bd9cc0bbff45f0a55f5">11646</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a84a5db6cef891bd9cc0bbff45f0a55f5">pind_fs</a>                      : 2;
<a name="l11647"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#af8398a5c26e2919979f996f58e6c3057">11647</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#af8398a5c26e2919979f996f58e6c3057">pinm_ecc</a>                     : 1;
<a name="l11648"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac2b57ee426d9b51774d96a40c401eca2">11648</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#ac2b57ee426d9b51774d96a40c401eca2">pinm_fs</a>                      : 2;
<a name="l11649"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a09cccba8ecaace224a4f405e68122d9e">11649</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a09cccba8ecaace224a4f405e68122d9e">pos_ecc</a>                      : 1;
<a name="l11650"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aeb483d701960162e9c16a5162b8e8551">11650</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aeb483d701960162e9c16a5162b8e8551">pos_fs</a>                       : 2;
<a name="l11651"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#acaa9bb27b6bf9ff4a913cc24d26023b1">11651</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#acaa9bb27b6bf9ff4a913cc24d26023b1">reserved_36_44</a>               : 9;
<a name="l11652"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aa28c49fb8ab013c953970b4c00899720">11652</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aa28c49fb8ab013c953970b4c00899720">msix_mbox_ecc</a>                : 1;
<a name="l11653"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a67d5b9d4e724b5389530b5502de5eb7f">11653</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#a67d5b9d4e724b5389530b5502de5eb7f">msix_mbox_fs</a>                 : 2;
<a name="l11654"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aeec0148fcdcd13cba76d5c8be5617260">11654</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__s.html#aeec0148fcdcd13cba76d5c8be5617260">reserved_48_63</a>               : 16;
<a name="l11655"></a>11655 <span class="preprocessor">#endif</span>
<a name="l11656"></a>11656 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#a697eabd93dd687999a4f00ad00189c32">s</a>;
<a name="l11657"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html">11657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html">cvmx_sli_pkt_mem_ctl_cn73xx</a> {
<a name="l11658"></a>11658 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11659"></a>11659 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ac5f569993a6e3d286d9771dbddc62f8f">reserved_48_63</a>               : 16;
<a name="l11660"></a>11660     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#add0e9221ab8d26cc6e962bf435f5b79b">msix_mbox_fs</a>                 : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_ncsr_msix_mailbox_flip_synd. */</span>
<a name="l11661"></a>11661     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aeaac58075921548b4c158aee6abad6bc">msix_mbox_ecc</a>                : 1;  <span class="comment">/**&lt; When set pcsr_ncsr_msix_mailbox_ecc_ena will have an ECC not generated and checked. */</span>
<a name="l11662"></a>11662     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a07203e0158cb559bd847f2de1c3af387">msix_data_fs</a>                 : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_ncsr_msix_data_flip_synd. */</span>
<a name="l11663"></a>11663     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1e9c118cc693b9b3f0044a4e7d42aa28">msix_data_ecc</a>                : 1;  <span class="comment">/**&lt; When set pcsr_ncsr_msix_data_ecc_ena will have an ECC not generated and checked. */</span>
<a name="l11664"></a>11664     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aad58bbc51aa6a3a1890214b2a7aced0a">msix_addr_fs</a>                 : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_ncsr_msix_addr_flip_synd. */</span>
<a name="l11665"></a>11665     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a47eaef9a0251c5194754bef2e3bd4102">msix_addr_ecc</a>                : 1;  <span class="comment">/**&lt; When set pcsr_ncsr_msix_addr_ecc_ena will have an ECC not generated and checked. */</span>
<a name="l11666"></a>11666     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#af2520fc0bc7b596b7575d172669e0a0f">pof_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-FIFO memory. */</span>
<a name="l11667"></a>11667     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a6c67a0309111c2a5cdd88601b4c48bad">pof_ecc</a>                      : 1;  <span class="comment">/**&lt; When set packet-out-FIFO memory will have an ECC not generated and checked. */</span>
<a name="l11668"></a>11668     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a774aa184d6bf4d8c8107357a4256afb9">pos_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_pout_size_csr_flip_synd. */</span>
<a name="l11669"></a>11669     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aa51936d68d755c9c6fbe8f092c6d8562">pos_ecc</a>                      : 1;  <span class="comment">/**&lt; When set will have an ECC not generated and checked. */</span>
<a name="l11670"></a>11670     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a4db961266e8122003d258555affcf1ac">pinm_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_instr_mem_csr_flip_synd. */</span>
<a name="l11671"></a>11671     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a868794e8e807c122acbeb25eee129e0d">pinm_ecc</a>                     : 1;  <span class="comment">/**&lt; When set pcsr_instr_mem_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11672"></a>11672     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a145b8e7ab25ce92e35a4b086baaa980d">pind_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_in_done_csr_flip_synd. */</span>
<a name="l11673"></a>11673     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a355c51d47f8a061a2214c040e59719d5">pind_ecc</a>                     : 1;  <span class="comment">/**&lt; When set pcsr_in_done_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11674"></a>11674     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1d3ca1e30c0c68758a350dd2cd83403f">point_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for pout_int_csr_flip_synd. */</span>
<a name="l11675"></a>11675     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a63c558bb8971cb7513b4c779ef22ccc3">point_ecc</a>                    : 1;  <span class="comment">/**&lt; When set pout_int_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11676"></a>11676     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a67887b45317c5033cdd02bc0bb18da82">slist_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_slist_csr_flip_synd. */</span>
<a name="l11677"></a>11677     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a8470af079be7fe874e0cc5acfa291fdd">slist_ecc</a>                    : 1;  <span class="comment">/**&lt; When set pcsr_slist_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11678"></a>11678     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a2dd93cfce39baa752da9a7f85bf60800">pop1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-pointer memory1. */</span>
<a name="l11679"></a>11679     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1dfc0a34b5dfdd7b7fffd24cc6e079aa">pop1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set Packet Out Pointer memory1 will have an ECC not generated and checked. */</span>
<a name="l11680"></a>11680     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a04b7f299c01371f11e3211bb4fc6f83e">pop0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-pointer memory0. */</span>
<a name="l11681"></a>11681     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ab8dc72aa38b55cd1e7217e04c01423b3">pop0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set packet-out-pointer memory0 will have an ECC not generated and checked. */</span>
<a name="l11682"></a>11682     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ad06d478fa66cb53e6aa85eb5fd84c77e">pfp_fs</a>                       : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11683"></a>11683     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a3f6b82f272170e9d41ed0ecc2f44dc1d">pfp_ecc</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11684"></a>11684     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a3e2d3f313ef87e50c5b5ba76e0c6c72a">pbn_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for pointer-base-number memory. */</span>
<a name="l11685"></a>11685     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ab7967d33b573f67afd7492db73571dd1">pbn_ecc</a>                      : 1;  <span class="comment">/**&lt; When set pointer-base-number memory will have an ECC not generated and checked. */</span>
<a name="l11686"></a>11686     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a6f227df05fd5e4f420bd0aac150eee88">pdf_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-data-info memory. */</span>
<a name="l11687"></a>11687     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a06086391ba46aae91c4846ea4a79dda1">pdf_ecc</a>                      : 1;  <span class="comment">/**&lt; When set packet data memory will have an ECC not generated and checked. */</span>
<a name="l11688"></a>11688     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ae9ec4684327be1723a68d8e71e7d15a8">psf_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for PSF memory. */</span>
<a name="l11689"></a>11689     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ad8a71d94539556872f87ee70b4c8976a">psf_ecc</a>                      : 1;  <span class="comment">/**&lt; When set PSF memory will have an ECC not generated and checked. */</span>
<a name="l11690"></a>11690     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aae3d2bb9011ad20ab3225a9d06bfc6b7">poi_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-info memory. */</span>
<a name="l11691"></a>11691     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a588fb143b53fbd5d6273e09dd1031849">poi_ecc</a>                      : 1;  <span class="comment">/**&lt; When set packet-out-info memory will have an ECC not generated and checked. */</span>
<a name="l11692"></a>11692 <span class="preprocessor">#else</span>
<a name="l11693"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a588fb143b53fbd5d6273e09dd1031849">11693</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a588fb143b53fbd5d6273e09dd1031849">poi_ecc</a>                      : 1;
<a name="l11694"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aae3d2bb9011ad20ab3225a9d06bfc6b7">11694</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aae3d2bb9011ad20ab3225a9d06bfc6b7">poi_fs</a>                       : 2;
<a name="l11695"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ad8a71d94539556872f87ee70b4c8976a">11695</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ad8a71d94539556872f87ee70b4c8976a">psf_ecc</a>                      : 1;
<a name="l11696"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ae9ec4684327be1723a68d8e71e7d15a8">11696</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ae9ec4684327be1723a68d8e71e7d15a8">psf_fs</a>                       : 2;
<a name="l11697"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a06086391ba46aae91c4846ea4a79dda1">11697</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a06086391ba46aae91c4846ea4a79dda1">pdf_ecc</a>                      : 1;
<a name="l11698"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a6f227df05fd5e4f420bd0aac150eee88">11698</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a6f227df05fd5e4f420bd0aac150eee88">pdf_fs</a>                       : 2;
<a name="l11699"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ab7967d33b573f67afd7492db73571dd1">11699</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ab7967d33b573f67afd7492db73571dd1">pbn_ecc</a>                      : 1;
<a name="l11700"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a3e2d3f313ef87e50c5b5ba76e0c6c72a">11700</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a3e2d3f313ef87e50c5b5ba76e0c6c72a">pbn_fs</a>                       : 2;
<a name="l11701"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a3f6b82f272170e9d41ed0ecc2f44dc1d">11701</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a3f6b82f272170e9d41ed0ecc2f44dc1d">pfp_ecc</a>                      : 1;
<a name="l11702"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ad06d478fa66cb53e6aa85eb5fd84c77e">11702</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ad06d478fa66cb53e6aa85eb5fd84c77e">pfp_fs</a>                       : 2;
<a name="l11703"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ab8dc72aa38b55cd1e7217e04c01423b3">11703</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ab8dc72aa38b55cd1e7217e04c01423b3">pop0_ecc</a>                     : 1;
<a name="l11704"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a04b7f299c01371f11e3211bb4fc6f83e">11704</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a04b7f299c01371f11e3211bb4fc6f83e">pop0_fs</a>                      : 2;
<a name="l11705"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1dfc0a34b5dfdd7b7fffd24cc6e079aa">11705</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1dfc0a34b5dfdd7b7fffd24cc6e079aa">pop1_ecc</a>                     : 1;
<a name="l11706"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a2dd93cfce39baa752da9a7f85bf60800">11706</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a2dd93cfce39baa752da9a7f85bf60800">pop1_fs</a>                      : 2;
<a name="l11707"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a8470af079be7fe874e0cc5acfa291fdd">11707</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a8470af079be7fe874e0cc5acfa291fdd">slist_ecc</a>                    : 1;
<a name="l11708"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a67887b45317c5033cdd02bc0bb18da82">11708</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a67887b45317c5033cdd02bc0bb18da82">slist_fs</a>                     : 2;
<a name="l11709"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a63c558bb8971cb7513b4c779ef22ccc3">11709</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a63c558bb8971cb7513b4c779ef22ccc3">point_ecc</a>                    : 1;
<a name="l11710"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1d3ca1e30c0c68758a350dd2cd83403f">11710</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1d3ca1e30c0c68758a350dd2cd83403f">point_fs</a>                     : 2;
<a name="l11711"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a355c51d47f8a061a2214c040e59719d5">11711</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a355c51d47f8a061a2214c040e59719d5">pind_ecc</a>                     : 1;
<a name="l11712"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a145b8e7ab25ce92e35a4b086baaa980d">11712</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a145b8e7ab25ce92e35a4b086baaa980d">pind_fs</a>                      : 2;
<a name="l11713"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a868794e8e807c122acbeb25eee129e0d">11713</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a868794e8e807c122acbeb25eee129e0d">pinm_ecc</a>                     : 1;
<a name="l11714"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a4db961266e8122003d258555affcf1ac">11714</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a4db961266e8122003d258555affcf1ac">pinm_fs</a>                      : 2;
<a name="l11715"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aa51936d68d755c9c6fbe8f092c6d8562">11715</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aa51936d68d755c9c6fbe8f092c6d8562">pos_ecc</a>                      : 1;
<a name="l11716"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a774aa184d6bf4d8c8107357a4256afb9">11716</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a774aa184d6bf4d8c8107357a4256afb9">pos_fs</a>                       : 2;
<a name="l11717"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a6c67a0309111c2a5cdd88601b4c48bad">11717</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a6c67a0309111c2a5cdd88601b4c48bad">pof_ecc</a>                      : 1;
<a name="l11718"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#af2520fc0bc7b596b7575d172669e0a0f">11718</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#af2520fc0bc7b596b7575d172669e0a0f">pof_fs</a>                       : 2;
<a name="l11719"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a47eaef9a0251c5194754bef2e3bd4102">11719</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a47eaef9a0251c5194754bef2e3bd4102">msix_addr_ecc</a>                : 1;
<a name="l11720"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aad58bbc51aa6a3a1890214b2a7aced0a">11720</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aad58bbc51aa6a3a1890214b2a7aced0a">msix_addr_fs</a>                 : 2;
<a name="l11721"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1e9c118cc693b9b3f0044a4e7d42aa28">11721</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a1e9c118cc693b9b3f0044a4e7d42aa28">msix_data_ecc</a>                : 1;
<a name="l11722"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a07203e0158cb559bd847f2de1c3af387">11722</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#a07203e0158cb559bd847f2de1c3af387">msix_data_fs</a>                 : 2;
<a name="l11723"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aeaac58075921548b4c158aee6abad6bc">11723</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#aeaac58075921548b4c158aee6abad6bc">msix_mbox_ecc</a>                : 1;
<a name="l11724"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#add0e9221ab8d26cc6e962bf435f5b79b">11724</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#add0e9221ab8d26cc6e962bf435f5b79b">msix_mbox_fs</a>                 : 2;
<a name="l11725"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ac5f569993a6e3d286d9771dbddc62f8f">11725</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html#ac5f569993a6e3d286d9771dbddc62f8f">reserved_48_63</a>               : 16;
<a name="l11726"></a>11726 <span class="preprocessor">#endif</span>
<a name="l11727"></a>11727 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#a6581e955e8e32f0c0f867d7a17624de3">cn73xx</a>;
<a name="l11728"></a><a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#aeeaf47d33979e02179ff2666d64283fe">11728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html">cvmx_sli_pkt_mem_ctl_cn73xx</a>    <a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#aeeaf47d33979e02179ff2666d64283fe">cn78xx</a>;
<a name="l11729"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html">11729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html">cvmx_sli_pkt_mem_ctl_cn78xxp1</a> {
<a name="l11730"></a>11730 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11731"></a>11731 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ad5500221c0f070875021482ebe6b8bd0">reserved_44_63</a>               : 20;
<a name="l11732"></a>11732     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ac63fc96c64d2bd9e174015c89ded6733">msid_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_ncsr_msix_data_flip_synd. */</span>
<a name="l11733"></a>11733     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6dfa07e0337780e0d65d1d81e95ab1ef">msia_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_ncsr_msix_addr_flip_synd. */</span>
<a name="l11734"></a>11734     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6c31370efec3ee7d7d4729e4e6b85146">msi_ecc</a>                      : 1;  <span class="comment">/**&lt; When set pcsr_ncsr_msix_ecc_enawill have an ECC not generated and checked. */</span>
<a name="l11735"></a>11735     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ab12b5d9dea7dc60f761f3cc3c420e7ef">posi_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pout_signal_csr_flip_synd. */</span>
<a name="l11736"></a>11736     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a04bc7888f61cec715cf351436ac8c15b">posi_ecc</a>                     : 1;  <span class="comment">/**&lt; When set pout_signal_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11737"></a>11737     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#afd3af4c0dc39e464c4071f389e2113d4">pos_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_pout_size_csr_flip_synd. */</span>
<a name="l11738"></a>11738     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#abbdf6d5f07d44a2d2bfc1e2b639ab927">pos_ecc</a>                      : 1;  <span class="comment">/**&lt; When set will have an ECC not generated and checked. */</span>
<a name="l11739"></a>11739     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2d071132c87c5bc984ce31ba763a5509">pinm_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_instr_mem_csr_flip_synd. */</span>
<a name="l11740"></a>11740     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#afc24f5fc3a2b94579cdae2197d9106d7">pinm_ecc</a>                     : 1;  <span class="comment">/**&lt; When set pcsr_instr_mem_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11741"></a>11741     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6ca564d0f3d4e436153fbdac968203ad">pind_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_in_done_csr_flip_synd. */</span>
<a name="l11742"></a>11742     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#acd2aa8a6da4ae20fbe1a86f999c34898">pind_ecc</a>                     : 1;  <span class="comment">/**&lt; When set pcsr_in_done_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11743"></a>11743     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a96a63d6ee2df9241ad10dfc31671454d">point_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for pout_int_csr_flip_synd. */</span>
<a name="l11744"></a>11744     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a32106bf9823114a43489959c595344f1">point_ecc</a>                    : 1;  <span class="comment">/**&lt; When set pout_int_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11745"></a>11745     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2ff57bed650dd7024fe5dbf653649923">slist_fs</a>                     : 2;  <span class="comment">/**&lt; Used to flip the synd. for pcsr_slist_csr_flip_synd. */</span>
<a name="l11746"></a>11746     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a011a9e99ca97834543fabca739996599">slist_ecc</a>                    : 1;  <span class="comment">/**&lt; When set pcsr_slist_csr_cor_dis will have an ECC not generated and checked. */</span>
<a name="l11747"></a>11747     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2aaa2eba3abc1e427fd4ecb6d05931e1">pop1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-pointer memory1. */</span>
<a name="l11748"></a>11748     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ac0caa3469daf783482dea73557b19bcd">pop1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set Packet Out Pointer memory1 will have an ECC not generated and checked. */</span>
<a name="l11749"></a>11749     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ae25d5cc87f3f62c9303f07bbe8b564f5">pop0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-pointer memory0. */</span>
<a name="l11750"></a>11750     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a8a35901c9a1fbb414171f38dd474fb31">pop0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set packet-out-pointer memory0 will have an ECC not generated and checked. */</span>
<a name="l11751"></a>11751     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a5ac96bf1378bcd9c659ace999a9af901">pfp_fs</a>                       : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11752"></a>11752     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a1db8e39ec6af891fa897103b8cfd1ef4">pfp_ecc</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11753"></a>11753     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a48241cb73b24180913314b6177de252c">pbn_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for pointer-base-number memory. */</span>
<a name="l11754"></a>11754     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a9d3393b5ea81bd51acce4dfa78ebe389">pbn_ecc</a>                      : 1;  <span class="comment">/**&lt; When set pointer-base-number memory will have an ECC not generated and checked. */</span>
<a name="l11755"></a>11755     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a5604137e2a6c2e9a1ad66595f1c9445b">pdf_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-data-info memory. */</span>
<a name="l11756"></a>11756     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a3e223e7fcd753c85bb85f47b7896b04b">pdf_ecc</a>                      : 1;  <span class="comment">/**&lt; When set packet data memory will have an ECC not generated and checked. */</span>
<a name="l11757"></a>11757     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a36df2aef4634a7728c986fe3af1b3fc0">psf_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for PSF memory. */</span>
<a name="l11758"></a>11758     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a0b7a166ad4129100ee78fa6fa28f8cdc">psf_ecc</a>                      : 1;  <span class="comment">/**&lt; When set PSF memory will have an ECC not generated and checked. */</span>
<a name="l11759"></a>11759     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a9974fe3dd15cb4cf6f2869b3da4d61d4">poi_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the synd for packet-out-info memory. */</span>
<a name="l11760"></a>11760     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a1a75f259736914195347bdd4f50745ee">poi_ecc</a>                      : 1;  <span class="comment">/**&lt; When set packet-out-info memory will have an ECC not generated and checked. */</span>
<a name="l11761"></a>11761 <span class="preprocessor">#else</span>
<a name="l11762"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a1a75f259736914195347bdd4f50745ee">11762</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a1a75f259736914195347bdd4f50745ee">poi_ecc</a>                      : 1;
<a name="l11763"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a9974fe3dd15cb4cf6f2869b3da4d61d4">11763</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a9974fe3dd15cb4cf6f2869b3da4d61d4">poi_fs</a>                       : 2;
<a name="l11764"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a0b7a166ad4129100ee78fa6fa28f8cdc">11764</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a0b7a166ad4129100ee78fa6fa28f8cdc">psf_ecc</a>                      : 1;
<a name="l11765"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a36df2aef4634a7728c986fe3af1b3fc0">11765</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a36df2aef4634a7728c986fe3af1b3fc0">psf_fs</a>                       : 2;
<a name="l11766"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a3e223e7fcd753c85bb85f47b7896b04b">11766</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a3e223e7fcd753c85bb85f47b7896b04b">pdf_ecc</a>                      : 1;
<a name="l11767"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a5604137e2a6c2e9a1ad66595f1c9445b">11767</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a5604137e2a6c2e9a1ad66595f1c9445b">pdf_fs</a>                       : 2;
<a name="l11768"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a9d3393b5ea81bd51acce4dfa78ebe389">11768</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a9d3393b5ea81bd51acce4dfa78ebe389">pbn_ecc</a>                      : 1;
<a name="l11769"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a48241cb73b24180913314b6177de252c">11769</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a48241cb73b24180913314b6177de252c">pbn_fs</a>                       : 2;
<a name="l11770"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a1db8e39ec6af891fa897103b8cfd1ef4">11770</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a1db8e39ec6af891fa897103b8cfd1ef4">pfp_ecc</a>                      : 1;
<a name="l11771"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a5ac96bf1378bcd9c659ace999a9af901">11771</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a5ac96bf1378bcd9c659ace999a9af901">pfp_fs</a>                       : 2;
<a name="l11772"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a8a35901c9a1fbb414171f38dd474fb31">11772</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a8a35901c9a1fbb414171f38dd474fb31">pop0_ecc</a>                     : 1;
<a name="l11773"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ae25d5cc87f3f62c9303f07bbe8b564f5">11773</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ae25d5cc87f3f62c9303f07bbe8b564f5">pop0_fs</a>                      : 2;
<a name="l11774"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ac0caa3469daf783482dea73557b19bcd">11774</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ac0caa3469daf783482dea73557b19bcd">pop1_ecc</a>                     : 1;
<a name="l11775"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2aaa2eba3abc1e427fd4ecb6d05931e1">11775</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2aaa2eba3abc1e427fd4ecb6d05931e1">pop1_fs</a>                      : 2;
<a name="l11776"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a011a9e99ca97834543fabca739996599">11776</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a011a9e99ca97834543fabca739996599">slist_ecc</a>                    : 1;
<a name="l11777"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2ff57bed650dd7024fe5dbf653649923">11777</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2ff57bed650dd7024fe5dbf653649923">slist_fs</a>                     : 2;
<a name="l11778"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a32106bf9823114a43489959c595344f1">11778</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a32106bf9823114a43489959c595344f1">point_ecc</a>                    : 1;
<a name="l11779"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a96a63d6ee2df9241ad10dfc31671454d">11779</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a96a63d6ee2df9241ad10dfc31671454d">point_fs</a>                     : 2;
<a name="l11780"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#acd2aa8a6da4ae20fbe1a86f999c34898">11780</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#acd2aa8a6da4ae20fbe1a86f999c34898">pind_ecc</a>                     : 1;
<a name="l11781"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6ca564d0f3d4e436153fbdac968203ad">11781</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6ca564d0f3d4e436153fbdac968203ad">pind_fs</a>                      : 2;
<a name="l11782"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#afc24f5fc3a2b94579cdae2197d9106d7">11782</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#afc24f5fc3a2b94579cdae2197d9106d7">pinm_ecc</a>                     : 1;
<a name="l11783"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2d071132c87c5bc984ce31ba763a5509">11783</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a2d071132c87c5bc984ce31ba763a5509">pinm_fs</a>                      : 2;
<a name="l11784"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#abbdf6d5f07d44a2d2bfc1e2b639ab927">11784</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#abbdf6d5f07d44a2d2bfc1e2b639ab927">pos_ecc</a>                      : 1;
<a name="l11785"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#afd3af4c0dc39e464c4071f389e2113d4">11785</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#afd3af4c0dc39e464c4071f389e2113d4">pos_fs</a>                       : 2;
<a name="l11786"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a04bc7888f61cec715cf351436ac8c15b">11786</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a04bc7888f61cec715cf351436ac8c15b">posi_ecc</a>                     : 1;
<a name="l11787"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ab12b5d9dea7dc60f761f3cc3c420e7ef">11787</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ab12b5d9dea7dc60f761f3cc3c420e7ef">posi_fs</a>                      : 2;
<a name="l11788"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6c31370efec3ee7d7d4729e4e6b85146">11788</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6c31370efec3ee7d7d4729e4e6b85146">msi_ecc</a>                      : 1;
<a name="l11789"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6dfa07e0337780e0d65d1d81e95ab1ef">11789</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#a6dfa07e0337780e0d65d1d81e95ab1ef">msia_fs</a>                      : 2;
<a name="l11790"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ac63fc96c64d2bd9e174015c89ded6733">11790</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ac63fc96c64d2bd9e174015c89ded6733">msid_fs</a>                      : 2;
<a name="l11791"></a><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ad5500221c0f070875021482ebe6b8bd0">11791</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn78xxp1.html#ad5500221c0f070875021482ebe6b8bd0">reserved_44_63</a>               : 20;
<a name="l11792"></a>11792 <span class="preprocessor">#endif</span>
<a name="l11793"></a>11793 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#a74cbf35396d3eb3998a2d14b504d4efe">cn78xxp1</a>;
<a name="l11794"></a><a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#a57adef966d6be3b6e4740a5cf7c5f05c">11794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__mem__ctl_1_1cvmx__sli__pkt__mem__ctl__cn73xx.html">cvmx_sli_pkt_mem_ctl_cn73xx</a>    <a class="code" href="unioncvmx__sli__pkt__mem__ctl.html#a57adef966d6be3b6e4740a5cf7c5f05c">cnf75xx</a>;
<a name="l11795"></a>11795 };
<a name="l11796"></a><a class="code" href="cvmx-sli-defs_8h.html#ad99744ecf7b0f824accfc372357f8472">11796</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__mem__ctl.html" title="cvmx_sli_pkt_mem_ctl">cvmx_sli_pkt_mem_ctl</a> <a class="code" href="unioncvmx__sli__pkt__mem__ctl.html" title="cvmx_sli_pkt_mem_ctl">cvmx_sli_pkt_mem_ctl_t</a>;
<a name="l11797"></a>11797 <span class="comment"></span>
<a name="l11798"></a>11798 <span class="comment">/**</span>
<a name="l11799"></a>11799 <span class="comment"> * cvmx_sli_pkt_out_bmode</span>
<a name="l11800"></a>11800 <span class="comment"> *</span>
<a name="l11801"></a>11801 <span class="comment"> * Control the updating of the SLI_PKT#_CNT register.</span>
<a name="l11802"></a>11802 <span class="comment"> *</span>
<a name="l11803"></a>11803 <span class="comment"> */</span>
<a name="l11804"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html">11804</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bmode.html" title="cvmx_sli_pkt_out_bmode">cvmx_sli_pkt_out_bmode</a> {
<a name="l11805"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#ab17ef59b81c3c45a0c5b25233c2d3a2b">11805</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#ab17ef59b81c3c45a0c5b25233c2d3a2b">u64</a>;
<a name="l11806"></a><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">11806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a> {
<a name="l11807"></a>11807 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11808"></a>11808 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html#a406b33ba37f9f436b786b8f21a451a5f">reserved_32_63</a>               : 32;
<a name="l11809"></a>11809     uint64_t <a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html#ab8f6fcbb4bd39b3532569415c2baa041">bmode</a>                        : 32; <span class="comment">/**&lt; Determines whether SLI_PKTi_CNTS[CNT] is a byte or</span>
<a name="l11810"></a>11810 <span class="comment">                                                         packet counter.</span>
<a name="l11811"></a>11811 <span class="comment">                                                         When BMODE&lt;i&gt;=1, SLI_PKTi_CNTS[CNT] is a byte</span>
<a name="l11812"></a>11812 <span class="comment">                                                         counter, else SLI_PKTi_CNTS[CNT] is a packet</span>
<a name="l11813"></a>11813 <span class="comment">                                                         counter. */</span>
<a name="l11814"></a>11814 <span class="preprocessor">#else</span>
<a name="l11815"></a><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html#ab8f6fcbb4bd39b3532569415c2baa041">11815</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html#ab8f6fcbb4bd39b3532569415c2baa041">bmode</a>                        : 32;
<a name="l11816"></a><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html#a406b33ba37f9f436b786b8f21a451a5f">11816</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html#a406b33ba37f9f436b786b8f21a451a5f">reserved_32_63</a>               : 32;
<a name="l11817"></a>11817 <span class="preprocessor">#endif</span>
<a name="l11818"></a>11818 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a8c38e1acf640e10a918b315c82bd6fcd">s</a>;
<a name="l11819"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a0ebc6736371571ad9048d0cbcf49a676">11819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a0ebc6736371571ad9048d0cbcf49a676">cn61xx</a>;
<a name="l11820"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a17275ccbad811c44f790887d84121be2">11820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a17275ccbad811c44f790887d84121be2">cn63xx</a>;
<a name="l11821"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a11e7080cca71d3e2262d05c4c75103e5">11821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a11e7080cca71d3e2262d05c4c75103e5">cn63xxp1</a>;
<a name="l11822"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a1f4323ca7b0e630819e30ab47f5d44fd">11822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a1f4323ca7b0e630819e30ab47f5d44fd">cn66xx</a>;
<a name="l11823"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#ad102a866f125e4c61bdc86ee9e85772c">11823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#ad102a866f125e4c61bdc86ee9e85772c">cn68xx</a>;
<a name="l11824"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#ab2bbf5a82c0d103e4e9d847e9afc989d">11824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#ab2bbf5a82c0d103e4e9d847e9afc989d">cn68xxp1</a>;
<a name="l11825"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#aab9b21fbbf2bf76c3646ce9b35a5f011">11825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#aab9b21fbbf2bf76c3646ce9b35a5f011">cn70xx</a>;
<a name="l11826"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a03dc6123c8223c0f248a08670675e67f">11826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a03dc6123c8223c0f248a08670675e67f">cn70xxp1</a>;
<a name="l11827"></a><a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a38dd0ffd73f4981ce90571ea20c0b9fd">11827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bmode_1_1cvmx__sli__pkt__out__bmode__s.html">cvmx_sli_pkt_out_bmode_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bmode.html#a38dd0ffd73f4981ce90571ea20c0b9fd">cnf71xx</a>;
<a name="l11828"></a>11828 };
<a name="l11829"></a><a class="code" href="cvmx-sli-defs_8h.html#aabe32403eabc89ef6de9b916e286c5bf">11829</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bmode.html" title="cvmx_sli_pkt_out_bmode">cvmx_sli_pkt_out_bmode</a> <a class="code" href="unioncvmx__sli__pkt__out__bmode.html" title="cvmx_sli_pkt_out_bmode">cvmx_sli_pkt_out_bmode_t</a>;
<a name="l11830"></a>11830 <span class="comment"></span>
<a name="l11831"></a>11831 <span class="comment">/**</span>
<a name="l11832"></a>11832 <span class="comment"> * cvmx_sli_pkt_out_bp_en</span>
<a name="l11833"></a>11833 <span class="comment"> *</span>
<a name="l11834"></a>11834 <span class="comment"> * This register enables sending backpressure to PKO.</span>
<a name="l11835"></a>11835 <span class="comment"> *</span>
<a name="l11836"></a>11836 <span class="comment"> */</span>
<a name="l11837"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en.html">11837</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en.html" title="cvmx_sli_pkt_out_bp_en">cvmx_sli_pkt_out_bp_en</a> {
<a name="l11838"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#aef730c1cbd5f11e7f08339adf730d394">11838</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#aef730c1cbd5f11e7f08339adf730d394">u64</a>;
<a name="l11839"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__s.html">11839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__s.html">cvmx_sli_pkt_out_bp_en_s</a> {
<a name="l11840"></a>11840 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11841"></a>11841 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__s.html#a57126b60874cf3b9482af8e0016e0402">bp_en</a>                        : 64; <span class="comment">/**&lt; When set, enable the channel-level backpressure to be sent to PKO. Backpressure is sent to</span>
<a name="l11842"></a>11842 <span class="comment">                                                         the PKO on the channels 0x100-0x13F. See SLI_PKT_OUTPUT_WMARK[WMARK]. */</span>
<a name="l11843"></a>11843 <span class="preprocessor">#else</span>
<a name="l11844"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__s.html#a57126b60874cf3b9482af8e0016e0402">11844</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__s.html#a57126b60874cf3b9482af8e0016e0402">bp_en</a>                        : 64;
<a name="l11845"></a>11845 <span class="preprocessor">#endif</span>
<a name="l11846"></a>11846 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#a8923e53d407c03ea481cfa210abf3bba">s</a>;
<a name="l11847"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html">11847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html">cvmx_sli_pkt_out_bp_en_cn68xx</a> {
<a name="l11848"></a>11848 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11849"></a>11849 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html#ac87b35619baa09c018914b8f68523811">reserved_32_63</a>               : 32;
<a name="l11850"></a>11850     uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html#a3b2c0dda0af70c32bcca204768edfe28">bp_en</a>                        : 32; <span class="comment">/**&lt; When set &apos;1&apos; enable the ring level backpressure</span>
<a name="l11851"></a>11851 <span class="comment">                                                         to be sent to PKO. Backpressure is sent to the</span>
<a name="l11852"></a>11852 <span class="comment">                                                         PKO on the PIPE number associated with the ring.</span>
<a name="l11853"></a>11853 <span class="comment">                                                         (See SLI_TX_PIPE for ring to pipe associations). */</span>
<a name="l11854"></a>11854 <span class="preprocessor">#else</span>
<a name="l11855"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html#a3b2c0dda0af70c32bcca204768edfe28">11855</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html#a3b2c0dda0af70c32bcca204768edfe28">bp_en</a>                        : 32;
<a name="l11856"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html#ac87b35619baa09c018914b8f68523811">11856</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html#ac87b35619baa09c018914b8f68523811">reserved_32_63</a>               : 32;
<a name="l11857"></a>11857 <span class="preprocessor">#endif</span>
<a name="l11858"></a>11858 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#a349ebe1973deb815fd2e123c8b319be0">cn68xx</a>;
<a name="l11859"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#aca2d839726ddc06b712438ffa9fea1cc">11859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__cn68xx.html">cvmx_sli_pkt_out_bp_en_cn68xx</a>  <a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#aca2d839726ddc06b712438ffa9fea1cc">cn68xxp1</a>;
<a name="l11860"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#a2540501c5468fd60fbdbeea2cec56db0">11860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en_1_1cvmx__sli__pkt__out__bp__en__s.html">cvmx_sli_pkt_out_bp_en_s</a>       <a class="code" href="unioncvmx__sli__pkt__out__bp__en.html#a2540501c5468fd60fbdbeea2cec56db0">cn78xxp1</a>;
<a name="l11861"></a>11861 };
<a name="l11862"></a><a class="code" href="cvmx-sli-defs_8h.html#a7c6175838a6b7c0a6575be78a9ad8286">11862</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en.html" title="cvmx_sli_pkt_out_bp_en">cvmx_sli_pkt_out_bp_en</a> <a class="code" href="unioncvmx__sli__pkt__out__bp__en.html" title="cvmx_sli_pkt_out_bp_en">cvmx_sli_pkt_out_bp_en_t</a>;
<a name="l11863"></a>11863 <span class="comment"></span>
<a name="l11864"></a>11864 <span class="comment">/**</span>
<a name="l11865"></a>11865 <span class="comment"> * cvmx_sli_pkt_out_bp_en2_w1c</span>
<a name="l11866"></a>11866 <span class="comment"> *</span>
<a name="l11867"></a>11867 <span class="comment"> * This register disables sending backpressure to PKO.</span>
<a name="l11868"></a>11868 <span class="comment"> *</span>
<a name="l11869"></a>11869 <span class="comment"> */</span>
<a name="l11870"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html">11870</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html" title="cvmx_sli_pkt_out_bp_en2_w1c">cvmx_sli_pkt_out_bp_en2_w1c</a> {
<a name="l11871"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html#a74d18d238967c908ecc07d015bd0c693">11871</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html#a74d18d238967c908ecc07d015bd0c693">u64</a>;
<a name="l11872"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1c_1_1cvmx__sli__pkt__out__bp__en2__w1c__s.html">11872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1c_1_1cvmx__sli__pkt__out__bp__en2__w1c__s.html">cvmx_sli_pkt_out_bp_en2_w1c_s</a> {
<a name="l11873"></a>11873 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11874"></a>11874 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1c_1_1cvmx__sli__pkt__out__bp__en2__w1c__s.html#a73e7158083fc9541b9c887c0ba015e7c">w1c</a>                          : 64; <span class="comment">/**&lt; When set, disables the channel-level backpressure to be sent to PKO. Backpressure is sent</span>
<a name="l11875"></a>11875 <span class="comment">                                                         to the PKO on the channels 0x140-0x17F. See SLI_PKT_OUTPUT_WMARK[WMARK].</span>
<a name="l11876"></a>11876 <span class="comment">                                                         A read of this register will return the current value of the enables for those channels. */</span>
<a name="l11877"></a>11877 <span class="preprocessor">#else</span>
<a name="l11878"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1c_1_1cvmx__sli__pkt__out__bp__en2__w1c__s.html#a73e7158083fc9541b9c887c0ba015e7c">11878</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1c_1_1cvmx__sli__pkt__out__bp__en2__w1c__s.html#a73e7158083fc9541b9c887c0ba015e7c">w1c</a>                          : 64;
<a name="l11879"></a>11879 <span class="preprocessor">#endif</span>
<a name="l11880"></a>11880 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html#af38a4234124cc18410a3c5ddb3ef9680">s</a>;
<a name="l11881"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html#ad41d8a9bf5f3ac6a9c458d35b227ccd7">11881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1c_1_1cvmx__sli__pkt__out__bp__en2__w1c__s.html">cvmx_sli_pkt_out_bp_en2_w1c_s</a>  <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html#ad41d8a9bf5f3ac6a9c458d35b227ccd7">cn73xx</a>;
<a name="l11882"></a>11882 };
<a name="l11883"></a><a class="code" href="cvmx-sli-defs_8h.html#ad8b96a82450fb5aaa83f82ecb168d907">11883</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html" title="cvmx_sli_pkt_out_bp_en2_w1c">cvmx_sli_pkt_out_bp_en2_w1c</a> <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1c.html" title="cvmx_sli_pkt_out_bp_en2_w1c">cvmx_sli_pkt_out_bp_en2_w1c_t</a>;
<a name="l11884"></a>11884 <span class="comment"></span>
<a name="l11885"></a>11885 <span class="comment">/**</span>
<a name="l11886"></a>11886 <span class="comment"> * cvmx_sli_pkt_out_bp_en2_w1s</span>
<a name="l11887"></a>11887 <span class="comment"> *</span>
<a name="l11888"></a>11888 <span class="comment"> * This register enables sending backpressure to PKO.</span>
<a name="l11889"></a>11889 <span class="comment"> *</span>
<a name="l11890"></a>11890 <span class="comment"> */</span>
<a name="l11891"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html">11891</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html" title="cvmx_sli_pkt_out_bp_en2_w1s">cvmx_sli_pkt_out_bp_en2_w1s</a> {
<a name="l11892"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html#a29b8e54e1f5cb37682f9e43f8ebe3ab5">11892</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html#a29b8e54e1f5cb37682f9e43f8ebe3ab5">u64</a>;
<a name="l11893"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1s_1_1cvmx__sli__pkt__out__bp__en2__w1s__s.html">11893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1s_1_1cvmx__sli__pkt__out__bp__en2__w1s__s.html">cvmx_sli_pkt_out_bp_en2_w1s_s</a> {
<a name="l11894"></a>11894 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11895"></a>11895 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1s_1_1cvmx__sli__pkt__out__bp__en2__w1s__s.html#a33fcd8d13bbf48e75cc90d3cb8622fd4">w1s</a>                          : 64; <span class="comment">/**&lt; When set, enables the channel-level backpressure to be sent to PKO. Backpressure is sent</span>
<a name="l11896"></a>11896 <span class="comment">                                                         to the PKO on the channels 0x140-0x17F. See SLI_PKT_OUTPUT_WMARK[WMARK].</span>
<a name="l11897"></a>11897 <span class="comment">                                                         A read of this register will return the current value of the enables for those channels. */</span>
<a name="l11898"></a>11898 <span class="preprocessor">#else</span>
<a name="l11899"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1s_1_1cvmx__sli__pkt__out__bp__en2__w1s__s.html#a33fcd8d13bbf48e75cc90d3cb8622fd4">11899</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1s_1_1cvmx__sli__pkt__out__bp__en2__w1s__s.html#a33fcd8d13bbf48e75cc90d3cb8622fd4">w1s</a>                          : 64;
<a name="l11900"></a>11900 <span class="preprocessor">#endif</span>
<a name="l11901"></a>11901 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html#ac44afd3d80a0b8a31844eab5687c8b16">s</a>;
<a name="l11902"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html#acb68f58f5ffb82f031834e76f3869a88">11902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en2__w1s_1_1cvmx__sli__pkt__out__bp__en2__w1s__s.html">cvmx_sli_pkt_out_bp_en2_w1s_s</a>  <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html#acb68f58f5ffb82f031834e76f3869a88">cn73xx</a>;
<a name="l11903"></a>11903 };
<a name="l11904"></a><a class="code" href="cvmx-sli-defs_8h.html#adae75aabf9be78a7fb46076241afee3d">11904</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html" title="cvmx_sli_pkt_out_bp_en2_w1s">cvmx_sli_pkt_out_bp_en2_w1s</a> <a class="code" href="unioncvmx__sli__pkt__out__bp__en2__w1s.html" title="cvmx_sli_pkt_out_bp_en2_w1s">cvmx_sli_pkt_out_bp_en2_w1s_t</a>;
<a name="l11905"></a>11905 <span class="comment"></span>
<a name="l11906"></a>11906 <span class="comment">/**</span>
<a name="l11907"></a>11907 <span class="comment"> * cvmx_sli_pkt_out_bp_en_w1c</span>
<a name="l11908"></a>11908 <span class="comment"> *</span>
<a name="l11909"></a>11909 <span class="comment"> * This register disables sending backpressure to PKO.</span>
<a name="l11910"></a>11910 <span class="comment"> *</span>
<a name="l11911"></a>11911 <span class="comment"> */</span>
<a name="l11912"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html">11912</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html" title="cvmx_sli_pkt_out_bp_en_w1c">cvmx_sli_pkt_out_bp_en_w1c</a> {
<a name="l11913"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#a58c3ef8ba21a8e2b1af0fab61b407ac0">11913</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#a58c3ef8ba21a8e2b1af0fab61b407ac0">u64</a>;
<a name="l11914"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html">11914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html">cvmx_sli_pkt_out_bp_en_w1c_s</a> {
<a name="l11915"></a>11915 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11916"></a>11916 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html#aaf87a0503195fbbf787fdf6dae52dbbf">w1c</a>                          : 64; <span class="comment">/**&lt; When set, disables the channel-level backpressure to be sent to PKO. Backpressure is sent</span>
<a name="l11917"></a>11917 <span class="comment">                                                         to the PKO on the channels 0x100-0x13F. See SLI_PKT_OUTPUT_WMARK[WMARK].</span>
<a name="l11918"></a>11918 <span class="comment">                                                         A read of this register will return the current value of the enables for those channels. */</span>
<a name="l11919"></a>11919 <span class="preprocessor">#else</span>
<a name="l11920"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html#aaf87a0503195fbbf787fdf6dae52dbbf">11920</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html#aaf87a0503195fbbf787fdf6dae52dbbf">w1c</a>                          : 64;
<a name="l11921"></a>11921 <span class="preprocessor">#endif</span>
<a name="l11922"></a>11922 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#ad1191a02e1e67f9a96ffe544dc696fe1">s</a>;
<a name="l11923"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#afc28d6c89c122eee93428892dc24160c">11923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html">cvmx_sli_pkt_out_bp_en_w1c_s</a>   <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#afc28d6c89c122eee93428892dc24160c">cn73xx</a>;
<a name="l11924"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#ad3f1673661211cbba33f23289a4f2e9c">11924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html">cvmx_sli_pkt_out_bp_en_w1c_s</a>   <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#ad3f1673661211cbba33f23289a4f2e9c">cn78xx</a>;
<a name="l11925"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#a5da633ff76c725114137179da0148e16">11925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1c_1_1cvmx__sli__pkt__out__bp__en__w1c__s.html">cvmx_sli_pkt_out_bp_en_w1c_s</a>   <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html#a5da633ff76c725114137179da0148e16">cnf75xx</a>;
<a name="l11926"></a>11926 };
<a name="l11927"></a><a class="code" href="cvmx-sli-defs_8h.html#a5bf69a7aa8d08a3c07f505ecaf064778">11927</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html" title="cvmx_sli_pkt_out_bp_en_w1c">cvmx_sli_pkt_out_bp_en_w1c</a> <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1c.html" title="cvmx_sli_pkt_out_bp_en_w1c">cvmx_sli_pkt_out_bp_en_w1c_t</a>;
<a name="l11928"></a>11928 <span class="comment"></span>
<a name="l11929"></a>11929 <span class="comment">/**</span>
<a name="l11930"></a>11930 <span class="comment"> * cvmx_sli_pkt_out_bp_en_w1s</span>
<a name="l11931"></a>11931 <span class="comment"> *</span>
<a name="l11932"></a>11932 <span class="comment"> * This register enables sending backpressure to PKO.</span>
<a name="l11933"></a>11933 <span class="comment"> *</span>
<a name="l11934"></a>11934 <span class="comment"> */</span>
<a name="l11935"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html">11935</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html" title="cvmx_sli_pkt_out_bp_en_w1s">cvmx_sli_pkt_out_bp_en_w1s</a> {
<a name="l11936"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a7cfee5e3a1d08b911cd82e9fde5164b8">11936</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a7cfee5e3a1d08b911cd82e9fde5164b8">u64</a>;
<a name="l11937"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html">11937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html">cvmx_sli_pkt_out_bp_en_w1s_s</a> {
<a name="l11938"></a>11938 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11939"></a>11939 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html#a64a7cbd77954c63f6e6e05423fbdc8bd">w1s</a>                          : 64; <span class="comment">/**&lt; When set, enables the channel-level backpressure to be sent to PKO. Backpressure is sent</span>
<a name="l11940"></a>11940 <span class="comment">                                                         to the PKO on the channels 0x100-0x13F. See SLI_PKT_OUTPUT_WMARK[WMARK].</span>
<a name="l11941"></a>11941 <span class="comment">                                                         A read of this register will return the current value of the enables for those channels. */</span>
<a name="l11942"></a>11942 <span class="preprocessor">#else</span>
<a name="l11943"></a><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html#a64a7cbd77954c63f6e6e05423fbdc8bd">11943</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html#a64a7cbd77954c63f6e6e05423fbdc8bd">w1s</a>                          : 64;
<a name="l11944"></a>11944 <span class="preprocessor">#endif</span>
<a name="l11945"></a>11945 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#aa8553dd933a8b4391f5bfcb01c8e83a8">s</a>;
<a name="l11946"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a6cf0665d449abe5068f85882d24599ef">11946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html">cvmx_sli_pkt_out_bp_en_w1s_s</a>   <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a6cf0665d449abe5068f85882d24599ef">cn73xx</a>;
<a name="l11947"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a22a11193dee49f713d42d682e1e807db">11947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html">cvmx_sli_pkt_out_bp_en_w1s_s</a>   <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a22a11193dee49f713d42d682e1e807db">cn78xx</a>;
<a name="l11948"></a><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a10ff2ef36e4d156c23a7fd0491bbf9b8">11948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__bp__en__w1s_1_1cvmx__sli__pkt__out__bp__en__w1s__s.html">cvmx_sli_pkt_out_bp_en_w1s_s</a>   <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html#a10ff2ef36e4d156c23a7fd0491bbf9b8">cnf75xx</a>;
<a name="l11949"></a>11949 };
<a name="l11950"></a><a class="code" href="cvmx-sli-defs_8h.html#acf7c4b9b5eff6787bdff5f876dbc1085">11950</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html" title="cvmx_sli_pkt_out_bp_en_w1s">cvmx_sli_pkt_out_bp_en_w1s</a> <a class="code" href="unioncvmx__sli__pkt__out__bp__en__w1s.html" title="cvmx_sli_pkt_out_bp_en_w1s">cvmx_sli_pkt_out_bp_en_w1s_t</a>;
<a name="l11951"></a>11951 <span class="comment"></span>
<a name="l11952"></a>11952 <span class="comment">/**</span>
<a name="l11953"></a>11953 <span class="comment"> * cvmx_sli_pkt_out_enb</span>
<a name="l11954"></a>11954 <span class="comment"> *</span>
<a name="l11955"></a>11955 <span class="comment"> * Multi-ring packet output enable register. This register is PF-only.</span>
<a name="l11956"></a>11956 <span class="comment"> *</span>
<a name="l11957"></a>11957 <span class="comment"> */</span>
<a name="l11958"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html">11958</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__enb.html" title="cvmx_sli_pkt_out_enb">cvmx_sli_pkt_out_enb</a> {
<a name="l11959"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#aed6bc2a5bfb24dea6ceb6ecab6a429a1">11959</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__out__enb.html#aed6bc2a5bfb24dea6ceb6ecab6a429a1">u64</a>;
<a name="l11960"></a><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__s.html">11960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__s.html">cvmx_sli_pkt_out_enb_s</a> {
<a name="l11961"></a>11961 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11962"></a>11962 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__s.html#a866a070f45025fd7a9af278867b76d60">enb</a>                          : 64; <span class="comment">/**&lt; When ENB&lt;i&gt;=1, packet output ring i is enabled.</span>
<a name="l11963"></a>11963 <span class="comment">                                                         If an error occurs on reading pointers for an</span>
<a name="l11964"></a>11964 <span class="comment">                                                         output ring, the ring will be disabled by clearing</span>
<a name="l11965"></a>11965 <span class="comment">                                                         the bit associated with the ring to &apos;0&apos;. */</span>
<a name="l11966"></a>11966 <span class="preprocessor">#else</span>
<a name="l11967"></a><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__s.html#a866a070f45025fd7a9af278867b76d60">11967</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__s.html#a866a070f45025fd7a9af278867b76d60">enb</a>                          : 64;
<a name="l11968"></a>11968 <span class="preprocessor">#endif</span>
<a name="l11969"></a>11969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__enb.html#abe88a054d6b1308eaf779fb418f48792">s</a>;
<a name="l11970"></a><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">11970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a> {
<a name="l11971"></a>11971 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11972"></a>11972 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html#a42dd98cbc8a63d2d0c8f4b2d75ae9da8">reserved_32_63</a>               : 32;
<a name="l11973"></a>11973     uint64_t <a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html#a80c78c070eb09fdda7e945ce87b6dd5f">enb</a>                          : 32; <span class="comment">/**&lt; When ENB&lt;i&gt;=1, packet output ring i is enabled.</span>
<a name="l11974"></a>11974 <span class="comment">                                                         If an error occurs on reading pointers for an</span>
<a name="l11975"></a>11975 <span class="comment">                                                         output ring, the ring will be disabled by clearing</span>
<a name="l11976"></a>11976 <span class="comment">                                                         the bit associated with the ring to &apos;0&apos;. */</span>
<a name="l11977"></a>11977 <span class="preprocessor">#else</span>
<a name="l11978"></a><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html#a80c78c070eb09fdda7e945ce87b6dd5f">11978</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html#a80c78c070eb09fdda7e945ce87b6dd5f">enb</a>                          : 32;
<a name="l11979"></a><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html#a42dd98cbc8a63d2d0c8f4b2d75ae9da8">11979</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html#a42dd98cbc8a63d2d0c8f4b2d75ae9da8">reserved_32_63</a>               : 32;
<a name="l11980"></a>11980 <span class="preprocessor">#endif</span>
<a name="l11981"></a>11981 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__out__enb.html#aef808d272a2c3e00f916f2cfa9dd4951">cn61xx</a>;
<a name="l11982"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#adda1a61010c84f1ca506c4de42e883be">11982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#adda1a61010c84f1ca506c4de42e883be">cn63xx</a>;
<a name="l11983"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#ae8a605712ec74641dd9c2333267731ab">11983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#ae8a605712ec74641dd9c2333267731ab">cn63xxp1</a>;
<a name="l11984"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#ad8b12b9f5609b04df5f61a71a5ab3987">11984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#ad8b12b9f5609b04df5f61a71a5ab3987">cn66xx</a>;
<a name="l11985"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#af51a1c68e4e39658c77dbb0638cd0160">11985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#af51a1c68e4e39658c77dbb0638cd0160">cn68xx</a>;
<a name="l11986"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#ab8baa6421e35f22335ebf147d511046b">11986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#ab8baa6421e35f22335ebf147d511046b">cn68xxp1</a>;
<a name="l11987"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#aaeedfbd6bf4dd37a2a7f493daa714e1d">11987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#aaeedfbd6bf4dd37a2a7f493daa714e1d">cn70xx</a>;
<a name="l11988"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#a5c3bb7ff9625275d9b432fb82be5de4b">11988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#a5c3bb7ff9625275d9b432fb82be5de4b">cn70xxp1</a>;
<a name="l11989"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#a3c9f713e58764b94c2cdc4b8181785c1">11989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__s.html">cvmx_sli_pkt_out_enb_s</a>         <a class="code" href="unioncvmx__sli__pkt__out__enb.html#a3c9f713e58764b94c2cdc4b8181785c1">cn78xxp1</a>;
<a name="l11990"></a><a class="code" href="unioncvmx__sli__pkt__out__enb.html#afff47c1b0a299c486501f3db8e8b823e">11990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__out__enb_1_1cvmx__sli__pkt__out__enb__cn61xx.html">cvmx_sli_pkt_out_enb_cn61xx</a>    <a class="code" href="unioncvmx__sli__pkt__out__enb.html#afff47c1b0a299c486501f3db8e8b823e">cnf71xx</a>;
<a name="l11991"></a>11991 };
<a name="l11992"></a><a class="code" href="cvmx-sli-defs_8h.html#a133d91364c23267f07e426fc96a8d010">11992</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__out__enb.html" title="cvmx_sli_pkt_out_enb">cvmx_sli_pkt_out_enb</a> <a class="code" href="unioncvmx__sli__pkt__out__enb.html" title="cvmx_sli_pkt_out_enb">cvmx_sli_pkt_out_enb_t</a>;
<a name="l11993"></a>11993 <span class="comment"></span>
<a name="l11994"></a>11994 <span class="comment">/**</span>
<a name="l11995"></a>11995 <span class="comment"> * cvmx_sli_pkt_output_wmark</span>
<a name="l11996"></a>11996 <span class="comment"> *</span>
<a name="l11997"></a>11997 <span class="comment"> * This register sets the value that determines when backpressure is applied to the PKO. When</span>
<a name="l11998"></a>11998 <span class="comment"> * SLI_PKT()_SLIST_BAOFF_DBELL[DBELL] is less than [WMARK], backpressure is sent to PKO for</span>
<a name="l11999"></a>11999 <span class="comment"> * the associated channel. This register is PF-only.</span>
<a name="l12000"></a>12000 <span class="comment"> */</span>
<a name="l12001"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html">12001</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__output__wmark.html" title="cvmx_sli_pkt_output_wmark">cvmx_sli_pkt_output_wmark</a> {
<a name="l12002"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a3b57e05baff8743e648a8b1f3a4c832f">12002</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a3b57e05baff8743e648a8b1f3a4c832f">u64</a>;
<a name="l12003"></a><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">12003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a> {
<a name="l12004"></a>12004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12005"></a>12005 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html#a43be50dd6de3fd04338e97cc83c39b78">reserved_32_63</a>               : 32;
<a name="l12006"></a>12006     uint64_t <a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html#a630e835b615e3aa08fab544685649629">wmark</a>                        : 32; <span class="comment">/**&lt; Packet output backpressure watermark. When SLI_PKT_OUT_BP_EN&lt;i&gt; is set and</span>
<a name="l12007"></a>12007 <span class="comment">                                                         SLI_PKT(i)_SLIST_BAOFF_DBELL[DBELL] drops below this value, PKO receives backpressure</span>
<a name="l12008"></a>12008 <span class="comment">                                                         for channel/ring i. */</span>
<a name="l12009"></a>12009 <span class="preprocessor">#else</span>
<a name="l12010"></a><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html#a630e835b615e3aa08fab544685649629">12010</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html#a630e835b615e3aa08fab544685649629">wmark</a>                        : 32;
<a name="l12011"></a><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html#a43be50dd6de3fd04338e97cc83c39b78">12011</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html#a43be50dd6de3fd04338e97cc83c39b78">reserved_32_63</a>               : 32;
<a name="l12012"></a>12012 <span class="preprocessor">#endif</span>
<a name="l12013"></a>12013 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a348daa84a182058050cb56d73049e98a">s</a>;
<a name="l12014"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a61bfe7746f9403bf202d76a1869d4ecb">12014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a61bfe7746f9403bf202d76a1869d4ecb">cn61xx</a>;
<a name="l12015"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a603b272f960eaea4924412874d09632c">12015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a603b272f960eaea4924412874d09632c">cn63xx</a>;
<a name="l12016"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a87b1b7a7af93130afa4dd1301341c68e">12016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a87b1b7a7af93130afa4dd1301341c68e">cn63xxp1</a>;
<a name="l12017"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a39c6b13e26142b5429789751b1fa2ffc">12017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a39c6b13e26142b5429789751b1fa2ffc">cn66xx</a>;
<a name="l12018"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a57105b5057de35d16b4290cd79b3aa54">12018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a57105b5057de35d16b4290cd79b3aa54">cn68xx</a>;
<a name="l12019"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a2032e4e66b92c07ad220fc3f0ac1b2dc">12019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a2032e4e66b92c07ad220fc3f0ac1b2dc">cn68xxp1</a>;
<a name="l12020"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a43f38841306ed56b24e69230e1516310">12020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a43f38841306ed56b24e69230e1516310">cn70xx</a>;
<a name="l12021"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#aa97d28f879072a493dfab1a7d7ed484b">12021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#aa97d28f879072a493dfab1a7d7ed484b">cn70xxp1</a>;
<a name="l12022"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#aa22c2825a6b5badbdedee5f6d7a005e9">12022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#aa22c2825a6b5badbdedee5f6d7a005e9">cn73xx</a>;
<a name="l12023"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a6471020e72fa6dea956488fa81cc0c1f">12023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a6471020e72fa6dea956488fa81cc0c1f">cn78xx</a>;
<a name="l12024"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a44ca15cc1bb580f2c24cbefc76962bb1">12024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a44ca15cc1bb580f2c24cbefc76962bb1">cn78xxp1</a>;
<a name="l12025"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a949f7483be14b58f1271445323f4682a">12025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#a949f7483be14b58f1271445323f4682a">cnf71xx</a>;
<a name="l12026"></a><a class="code" href="unioncvmx__sli__pkt__output__wmark.html#ada4b6ddaa699f6836d035364f08237ec">12026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__output__wmark_1_1cvmx__sli__pkt__output__wmark__s.html">cvmx_sli_pkt_output_wmark_s</a>    <a class="code" href="unioncvmx__sli__pkt__output__wmark.html#ada4b6ddaa699f6836d035364f08237ec">cnf75xx</a>;
<a name="l12027"></a>12027 };
<a name="l12028"></a><a class="code" href="cvmx-sli-defs_8h.html#a814097b0e904331a5c02f8d2d50b5934">12028</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__output__wmark.html" title="cvmx_sli_pkt_output_wmark">cvmx_sli_pkt_output_wmark</a> <a class="code" href="unioncvmx__sli__pkt__output__wmark.html" title="cvmx_sli_pkt_output_wmark">cvmx_sli_pkt_output_wmark_t</a>;
<a name="l12029"></a>12029 <span class="comment"></span>
<a name="l12030"></a>12030 <span class="comment">/**</span>
<a name="l12031"></a>12031 <span class="comment"> * cvmx_sli_pkt_pcie_port</span>
<a name="l12032"></a>12032 <span class="comment"> *</span>
<a name="l12033"></a>12033 <span class="comment"> * Assigns Packet Ports to MAC ports.</span>
<a name="l12034"></a>12034 <span class="comment"> *</span>
<a name="l12035"></a>12035 <span class="comment"> */</span>
<a name="l12036"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html">12036</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__pcie__port.html" title="cvmx_sli_pkt_pcie_port">cvmx_sli_pkt_pcie_port</a> {
<a name="l12037"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a9bbeba25fe8873a3f568c6b66c0f0896">12037</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a9bbeba25fe8873a3f568c6b66c0f0896">u64</a>;
<a name="l12038"></a><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">12038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a> {
<a name="l12039"></a>12039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12040"></a>12040 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html#acd3a331c23de9e80b45087839ec90ebd">pp</a>                           : 64; <span class="comment">/**&lt; The physical MAC  port that the output ring uses.</span>
<a name="l12041"></a>12041 <span class="comment">                                                         Two bits are used per ring (i.e. ring 0 [1:0],</span>
<a name="l12042"></a>12042 <span class="comment">                                                         ring 1 [3:2], ....). A value of &apos;0 means</span>
<a name="l12043"></a>12043 <span class="comment">                                                         that the Packetring is assign to MAC Port 0, a &apos;1&apos;</span>
<a name="l12044"></a>12044 <span class="comment">                                                         MAC Port 1, &apos;2&apos; and &apos;3&apos; are reserved. */</span>
<a name="l12045"></a>12045 <span class="preprocessor">#else</span>
<a name="l12046"></a><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html#acd3a331c23de9e80b45087839ec90ebd">12046</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html#acd3a331c23de9e80b45087839ec90ebd">pp</a>                           : 64;
<a name="l12047"></a>12047 <span class="preprocessor">#endif</span>
<a name="l12048"></a>12048 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a8dbef871f419f06e45cfcdf3990120d5">s</a>;
<a name="l12049"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a734f3841749968fc145cb8106e1cde39">12049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a734f3841749968fc145cb8106e1cde39">cn61xx</a>;
<a name="l12050"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a9703f09f5a9d52f36cdd3dfe0a6191e1">12050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a9703f09f5a9d52f36cdd3dfe0a6191e1">cn63xx</a>;
<a name="l12051"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a0c283bb912d7278de940b982b1d3b2be">12051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a0c283bb912d7278de940b982b1d3b2be">cn63xxp1</a>;
<a name="l12052"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#ac71529c58c38d08a2af1568377b7d8e6">12052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#ac71529c58c38d08a2af1568377b7d8e6">cn66xx</a>;
<a name="l12053"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a4c40ee1bb25db42ca0f4d78e07d57250">12053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a4c40ee1bb25db42ca0f4d78e07d57250">cn68xx</a>;
<a name="l12054"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a50c5d659ff704bcaef42b0d15f95234a">12054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a50c5d659ff704bcaef42b0d15f95234a">cn68xxp1</a>;
<a name="l12055"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a8edd9a3781956a0813dde1315f3d60e6">12055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a8edd9a3781956a0813dde1315f3d60e6">cn70xx</a>;
<a name="l12056"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a9246c8e8dfafe27502de1bbf6ce57223">12056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a9246c8e8dfafe27502de1bbf6ce57223">cn70xxp1</a>;
<a name="l12057"></a><a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a4b27f7f8f6e3e42bacdeddcbeaa367fc">12057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pcie__port_1_1cvmx__sli__pkt__pcie__port__s.html">cvmx_sli_pkt_pcie_port_s</a>       <a class="code" href="unioncvmx__sli__pkt__pcie__port.html#a4b27f7f8f6e3e42bacdeddcbeaa367fc">cnf71xx</a>;
<a name="l12058"></a>12058 };
<a name="l12059"></a><a class="code" href="cvmx-sli-defs_8h.html#ab2a47ef124e35ce2fc3c9240e4a58134">12059</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__pcie__port.html" title="cvmx_sli_pkt_pcie_port">cvmx_sli_pkt_pcie_port</a> <a class="code" href="unioncvmx__sli__pkt__pcie__port.html" title="cvmx_sli_pkt_pcie_port">cvmx_sli_pkt_pcie_port_t</a>;
<a name="l12060"></a>12060 <span class="comment"></span>
<a name="l12061"></a>12061 <span class="comment">/**</span>
<a name="l12062"></a>12062 <span class="comment"> * cvmx_sli_pkt_pkind_valid</span>
<a name="l12063"></a>12063 <span class="comment"> *</span>
<a name="l12064"></a>12064 <span class="comment"> * Enables bits per PKIND that are allowed to be sent to PKI specified in the</span>
<a name="l12065"></a>12065 <span class="comment"> * DPI_PKT_INST_HDR_S[PKIND] DPI packet instruction field.</span>
<a name="l12066"></a>12066 <span class="comment"> */</span>
<a name="l12067"></a><a class="code" href="unioncvmx__sli__pkt__pkind__valid.html">12067</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__pkind__valid.html" title="cvmx_sli_pkt_pkind_valid">cvmx_sli_pkt_pkind_valid</a> {
<a name="l12068"></a><a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#a99a1e651274616062fc59ff06508d13a">12068</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#a99a1e651274616062fc59ff06508d13a">u64</a>;
<a name="l12069"></a><a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html">12069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html">cvmx_sli_pkt_pkind_valid_s</a> {
<a name="l12070"></a>12070 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12071"></a>12071 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html#ada8edc3b0fb77f446ff583e25492dfd7">enb</a>                          : 64; <span class="comment">/**&lt; Enables bits for 64 possible pkinds. If set to a 1, the corresponding</span>
<a name="l12072"></a>12072 <span class="comment">                                                         DPI_PKT_INST_HDR_S[PKIND] is allowed to be passed to PKI. If cleared to a 0,</span>
<a name="l12073"></a>12073 <span class="comment">                                                         the DPI_PKT_INST_HDR_S[PKIND] will be changed to the pkind set in</span>
<a name="l12074"></a>12074 <span class="comment">                                                         SLI_PKT_GBL_CONTROL[BPKIND] when sent to PKI. */</span>
<a name="l12075"></a>12075 <span class="preprocessor">#else</span>
<a name="l12076"></a><a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html#ada8edc3b0fb77f446ff583e25492dfd7">12076</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html#ada8edc3b0fb77f446ff583e25492dfd7">enb</a>                          : 64;
<a name="l12077"></a>12077 <span class="preprocessor">#endif</span>
<a name="l12078"></a>12078 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#aab1ba2c7e0b18240993c506f6b4f31c3">s</a>;
<a name="l12079"></a><a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#a79e994e3e22e55426b1532e97f9d9eac">12079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html">cvmx_sli_pkt_pkind_valid_s</a>     <a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#a79e994e3e22e55426b1532e97f9d9eac">cn73xx</a>;
<a name="l12080"></a><a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#aa673fc9efa3c914147fbef24f62d0229">12080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html">cvmx_sli_pkt_pkind_valid_s</a>     <a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#aa673fc9efa3c914147fbef24f62d0229">cn78xx</a>;
<a name="l12081"></a><a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#a47e77c4604da3b5a8730fb248bc492d4">12081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__pkind__valid_1_1cvmx__sli__pkt__pkind__valid__s.html">cvmx_sli_pkt_pkind_valid_s</a>     <a class="code" href="unioncvmx__sli__pkt__pkind__valid.html#a47e77c4604da3b5a8730fb248bc492d4">cnf75xx</a>;
<a name="l12082"></a>12082 };
<a name="l12083"></a><a class="code" href="cvmx-sli-defs_8h.html#a561c4443656e697cfc39c728bac7c51a">12083</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__pkind__valid.html" title="cvmx_sli_pkt_pkind_valid">cvmx_sli_pkt_pkind_valid</a> <a class="code" href="unioncvmx__sli__pkt__pkind__valid.html" title="cvmx_sli_pkt_pkind_valid">cvmx_sli_pkt_pkind_valid_t</a>;
<a name="l12084"></a>12084 <span class="comment"></span>
<a name="l12085"></a>12085 <span class="comment">/**</span>
<a name="l12086"></a>12086 <span class="comment"> * cvmx_sli_pkt_port_in_rst</span>
<a name="l12087"></a>12087 <span class="comment"> *</span>
<a name="l12088"></a>12088 <span class="comment"> * SLI_PKT_PORT_IN_RST = SLI Packet Port In Reset</span>
<a name="l12089"></a>12089 <span class="comment"> * Vector bits related to ring-port for ones that are reset.</span>
<a name="l12090"></a>12090 <span class="comment"> */</span>
<a name="l12091"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html">12091</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html" title="cvmx_sli_pkt_port_in_rst">cvmx_sli_pkt_port_in_rst</a> {
<a name="l12092"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a50a100502087c8a54b4dbbe10a48c521">12092</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a50a100502087c8a54b4dbbe10a48c521">u64</a>;
<a name="l12093"></a><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">12093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a> {
<a name="l12094"></a>12094 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12095"></a>12095 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html#a15a49e8972841896b65e5fe636ae24ea">in_rst</a>                       : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l12096"></a>12096 <span class="comment">                                                         to the inbound Packet-ring is in reset. */</span>
<a name="l12097"></a>12097     uint64_t <a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html#a2a46c67905eb057fd56a77d9eae9f839">out_rst</a>                      : 32; <span class="comment">/**&lt; When asserted &apos;1&apos; the vector bit cooresponding</span>
<a name="l12098"></a>12098 <span class="comment">                                                         to the outbound Packet-ring is in reset. */</span>
<a name="l12099"></a>12099 <span class="preprocessor">#else</span>
<a name="l12100"></a><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html#a2a46c67905eb057fd56a77d9eae9f839">12100</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html#a2a46c67905eb057fd56a77d9eae9f839">out_rst</a>                      : 32;
<a name="l12101"></a><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html#a15a49e8972841896b65e5fe636ae24ea">12101</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html#a15a49e8972841896b65e5fe636ae24ea">in_rst</a>                       : 32;
<a name="l12102"></a>12102 <span class="preprocessor">#endif</span>
<a name="l12103"></a>12103 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a4649a323dd697965cb8e260b2f5b2361">s</a>;
<a name="l12104"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a47d3102be595e35f19ae071aa3e9afc3">12104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a47d3102be595e35f19ae071aa3e9afc3">cn61xx</a>;
<a name="l12105"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a424ff769bf94f90a1b8de69b113449d8">12105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a424ff769bf94f90a1b8de69b113449d8">cn63xx</a>;
<a name="l12106"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ab3a5ace6469ea2a87ac64d07562fb2a6">12106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ab3a5ace6469ea2a87ac64d07562fb2a6">cn63xxp1</a>;
<a name="l12107"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ae7cdcdc19b5a1e3fdcdeb7d163c962ce">12107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ae7cdcdc19b5a1e3fdcdeb7d163c962ce">cn66xx</a>;
<a name="l12108"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a70bd293020460513f061e50ab21e56fb">12108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a70bd293020460513f061e50ab21e56fb">cn68xx</a>;
<a name="l12109"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a89fca49b59187f225bc488e0981c435f">12109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a89fca49b59187f225bc488e0981c435f">cn68xxp1</a>;
<a name="l12110"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ab07ab55d664684ce2b3d48e08f719dec">12110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ab07ab55d664684ce2b3d48e08f719dec">cn70xx</a>;
<a name="l12111"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a46a4e7f4b49b1c94d2e946f8ec51f0a8">12111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#a46a4e7f4b49b1c94d2e946f8ec51f0a8">cn70xxp1</a>;
<a name="l12112"></a><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ad44c8e7bb90f901688d5ab063dca31b1">12112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__port__in__rst_1_1cvmx__sli__pkt__port__in__rst__s.html">cvmx_sli_pkt_port_in_rst_s</a>     <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html#ad44c8e7bb90f901688d5ab063dca31b1">cnf71xx</a>;
<a name="l12113"></a>12113 };
<a name="l12114"></a><a class="code" href="cvmx-sli-defs_8h.html#a9e301652e42c056d402577979fee939f">12114</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__port__in__rst.html" title="cvmx_sli_pkt_port_in_rst">cvmx_sli_pkt_port_in_rst</a> <a class="code" href="unioncvmx__sli__pkt__port__in__rst.html" title="cvmx_sli_pkt_port_in_rst">cvmx_sli_pkt_port_in_rst_t</a>;
<a name="l12115"></a>12115 <span class="comment"></span>
<a name="l12116"></a>12116 <span class="comment">/**</span>
<a name="l12117"></a>12117 <span class="comment"> * cvmx_sli_pkt_ring_rst</span>
<a name="l12118"></a>12118 <span class="comment"> *</span>
<a name="l12119"></a>12119 <span class="comment"> * When read by a PF, this register informs which rings owned by the function (0 to N, N as large</span>
<a name="l12120"></a>12120 <span class="comment"> * as 63) are in reset. See also SLI_PKT()_INPUT_CONTROL[RST].</span>
<a name="l12121"></a>12121 <span class="comment"> */</span>
<a name="l12122"></a><a class="code" href="unioncvmx__sli__pkt__ring__rst.html">12122</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__ring__rst.html" title="cvmx_sli_pkt_ring_rst">cvmx_sli_pkt_ring_rst</a> {
<a name="l12123"></a><a class="code" href="unioncvmx__sli__pkt__ring__rst.html#a4a745ba6b2a97c86ffa81a7e7cbef053">12123</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__ring__rst.html#a4a745ba6b2a97c86ffa81a7e7cbef053">u64</a>;
<a name="l12124"></a><a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html">12124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html">cvmx_sli_pkt_ring_rst_s</a> {
<a name="l12125"></a>12125 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12126"></a>12126 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html#a48eb054d6188bf866436a120fc651eee">rst</a>                          : 64; <span class="comment">/**&lt; RST&lt;i&gt; is a read-only copy of SLI_PKT(i)_INPUT_CONTROL[RST]. */</span>
<a name="l12127"></a>12127 <span class="preprocessor">#else</span>
<a name="l12128"></a><a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html#a48eb054d6188bf866436a120fc651eee">12128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html#a48eb054d6188bf866436a120fc651eee">rst</a>                          : 64;
<a name="l12129"></a>12129 <span class="preprocessor">#endif</span>
<a name="l12130"></a>12130 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__ring__rst.html#a686572c41d919a111771c0f6f529dd9e">s</a>;
<a name="l12131"></a><a class="code" href="unioncvmx__sli__pkt__ring__rst.html#acba48149b281aa533debbc35543bf7f5">12131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html">cvmx_sli_pkt_ring_rst_s</a>        <a class="code" href="unioncvmx__sli__pkt__ring__rst.html#acba48149b281aa533debbc35543bf7f5">cn73xx</a>;
<a name="l12132"></a><a class="code" href="unioncvmx__sli__pkt__ring__rst.html#aa6b320069a3a08bd91629d5624fd477f">12132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html">cvmx_sli_pkt_ring_rst_s</a>        <a class="code" href="unioncvmx__sli__pkt__ring__rst.html#aa6b320069a3a08bd91629d5624fd477f">cn78xx</a>;
<a name="l12133"></a><a class="code" href="unioncvmx__sli__pkt__ring__rst.html#a06832bb1da62ff3f13d400c79ac0731a">12133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html">cvmx_sli_pkt_ring_rst_s</a>        <a class="code" href="unioncvmx__sli__pkt__ring__rst.html#a06832bb1da62ff3f13d400c79ac0731a">cn78xxp1</a>;
<a name="l12134"></a><a class="code" href="unioncvmx__sli__pkt__ring__rst.html#a798a5af049db15177d77871f1a47106a">12134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__ring__rst_1_1cvmx__sli__pkt__ring__rst__s.html">cvmx_sli_pkt_ring_rst_s</a>        <a class="code" href="unioncvmx__sli__pkt__ring__rst.html#a798a5af049db15177d77871f1a47106a">cnf75xx</a>;
<a name="l12135"></a>12135 };
<a name="l12136"></a><a class="code" href="cvmx-sli-defs_8h.html#a4bb34b32540c4bbefc5434c38379bfa2">12136</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__ring__rst.html" title="cvmx_sli_pkt_ring_rst">cvmx_sli_pkt_ring_rst</a> <a class="code" href="unioncvmx__sli__pkt__ring__rst.html" title="cvmx_sli_pkt_ring_rst">cvmx_sli_pkt_ring_rst_t</a>;
<a name="l12137"></a>12137 <span class="comment"></span>
<a name="l12138"></a>12138 <span class="comment">/**</span>
<a name="l12139"></a>12139 <span class="comment"> * cvmx_sli_pkt_slist_es</span>
<a name="l12140"></a>12140 <span class="comment"> *</span>
<a name="l12141"></a>12141 <span class="comment"> * The Endian Swap for Scatter List Read.</span>
<a name="l12142"></a>12142 <span class="comment"> *</span>
<a name="l12143"></a>12143 <span class="comment"> */</span>
<a name="l12144"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html">12144</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__slist__es.html" title="cvmx_sli_pkt_slist_es">cvmx_sli_pkt_slist_es</a> {
<a name="l12145"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#a3a9d98d61843e56849be00f6df6d1645">12145</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__slist__es.html#a3a9d98d61843e56849be00f6df6d1645">u64</a>;
<a name="l12146"></a><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">12146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a> {
<a name="l12147"></a>12147 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12148"></a>12148 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html#ae5274a65edc98eb90198c20b79ffc212">es</a>                           : 64; <span class="comment">/**&lt; ES&lt;1:0&gt; for the packet output ring reads that</span>
<a name="l12149"></a>12149 <span class="comment">                                                         fetch buffer/info pointer pairs.</span>
<a name="l12150"></a>12150 <span class="comment">                                                         ES&lt;2i+1:2i&gt; becomes ES&lt;1:0&gt; in DPI/SLI reads that</span>
<a name="l12151"></a>12151 <span class="comment">                                                         fetch buffer/info pairs from packet output ring i</span>
<a name="l12152"></a>12152 <span class="comment">                                                         (from address SLI_PKTi_SLIST_BADDR+ in MAC memory</span>
<a name="l12153"></a>12153 <span class="comment">                                                         space.)</span>
<a name="l12154"></a>12154 <span class="comment">                                                         ES&lt;1:0&gt; is the endian-swap attribute for these MAC</span>
<a name="l12155"></a>12155 <span class="comment">                                                         memory space reads. */</span>
<a name="l12156"></a>12156 <span class="preprocessor">#else</span>
<a name="l12157"></a><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html#ae5274a65edc98eb90198c20b79ffc212">12157</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html#ae5274a65edc98eb90198c20b79ffc212">es</a>                           : 64;
<a name="l12158"></a>12158 <span class="preprocessor">#endif</span>
<a name="l12159"></a>12159 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__slist__es.html#ae09cb882794c0c462bdf0f30f75d8b02">s</a>;
<a name="l12160"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#ac3e90974e7a95725c7383c6f521a93f6">12160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#ac3e90974e7a95725c7383c6f521a93f6">cn61xx</a>;
<a name="l12161"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#ae6544ed5a66cec61ff285e31eee35b3c">12161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#ae6544ed5a66cec61ff285e31eee35b3c">cn63xx</a>;
<a name="l12162"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#a1a52744ec8a38eb9df75842290fa79a4">12162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#a1a52744ec8a38eb9df75842290fa79a4">cn63xxp1</a>;
<a name="l12163"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#ac390888118f3c899ca9ec0751077c07c">12163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#ac390888118f3c899ca9ec0751077c07c">cn66xx</a>;
<a name="l12164"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#a8666dd9e24f3b9ab2c595eef6bcba9d6">12164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#a8666dd9e24f3b9ab2c595eef6bcba9d6">cn68xx</a>;
<a name="l12165"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#a56ccf11273dc6da297d1eddeb5ff3041">12165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#a56ccf11273dc6da297d1eddeb5ff3041">cn68xxp1</a>;
<a name="l12166"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#a2430707bb81dc14c4072ec8f816639a5">12166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#a2430707bb81dc14c4072ec8f816639a5">cn70xx</a>;
<a name="l12167"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#ac4160aa84d7108e11a46e51ac02912b2">12167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#ac4160aa84d7108e11a46e51ac02912b2">cn70xxp1</a>;
<a name="l12168"></a><a class="code" href="unioncvmx__sli__pkt__slist__es.html#a9392a513c359c1ae5817bdd873424c7c">12168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__es_1_1cvmx__sli__pkt__slist__es__s.html">cvmx_sli_pkt_slist_es_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__es.html#a9392a513c359c1ae5817bdd873424c7c">cnf71xx</a>;
<a name="l12169"></a>12169 };
<a name="l12170"></a><a class="code" href="cvmx-sli-defs_8h.html#aef76b350bbb3bd8140dd1bcee94955b4">12170</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__slist__es.html" title="cvmx_sli_pkt_slist_es">cvmx_sli_pkt_slist_es</a> <a class="code" href="unioncvmx__sli__pkt__slist__es.html" title="cvmx_sli_pkt_slist_es">cvmx_sli_pkt_slist_es_t</a>;
<a name="l12171"></a>12171 <span class="comment"></span>
<a name="l12172"></a>12172 <span class="comment">/**</span>
<a name="l12173"></a>12173 <span class="comment"> * cvmx_sli_pkt_slist_ns</span>
<a name="l12174"></a>12174 <span class="comment"> *</span>
<a name="l12175"></a>12175 <span class="comment"> * The NS field for the TLP when fetching Scatter List.</span>
<a name="l12176"></a>12176 <span class="comment"> *</span>
<a name="l12177"></a>12177 <span class="comment"> */</span>
<a name="l12178"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html">12178</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__slist__ns.html" title="cvmx_sli_pkt_slist_ns">cvmx_sli_pkt_slist_ns</a> {
<a name="l12179"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a4a873641819def555b521b987f3dd00c">12179</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a4a873641819def555b521b987f3dd00c">u64</a>;
<a name="l12180"></a><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">12180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a> {
<a name="l12181"></a>12181 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12182"></a>12182 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html#a382dca30fdc2ea011837fc296c8d7a6d">reserved_32_63</a>               : 32;
<a name="l12183"></a>12183     uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html#a28379cb4e3a2831889e1f6bda793321f">nsr</a>                          : 32; <span class="comment">/**&lt; ADDRTYPE&lt;1&gt; for the packet output ring reads that</span>
<a name="l12184"></a>12184 <span class="comment">                                                         fetch buffer/info pointer pairs.</span>
<a name="l12185"></a>12185 <span class="comment">                                                         NSR&lt;i&gt; becomes ADDRTYPE&lt;1&gt; in DPI/SLI reads that</span>
<a name="l12186"></a>12186 <span class="comment">                                                         fetch buffer/info pairs from packet output ring i</span>
<a name="l12187"></a>12187 <span class="comment">                                                         (from address SLI_PKTi_SLIST_BADDR+ in MAC memory</span>
<a name="l12188"></a>12188 <span class="comment">                                                         space.)</span>
<a name="l12189"></a>12189 <span class="comment">                                                         ADDRTYPE&lt;1&gt; is the relaxed-order attribute for PCIe</span>
<a name="l12190"></a>12190 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l12191"></a>12191 <span class="preprocessor">#else</span>
<a name="l12192"></a><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html#a28379cb4e3a2831889e1f6bda793321f">12192</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html#a28379cb4e3a2831889e1f6bda793321f">nsr</a>                          : 32;
<a name="l12193"></a><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html#a382dca30fdc2ea011837fc296c8d7a6d">12193</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html#a382dca30fdc2ea011837fc296c8d7a6d">reserved_32_63</a>               : 32;
<a name="l12194"></a>12194 <span class="preprocessor">#endif</span>
<a name="l12195"></a>12195 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a936a1dd9125349e471cfbe6032b3148f">s</a>;
<a name="l12196"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a159e223218c53f2a2696e2e4c8a0e691">12196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a159e223218c53f2a2696e2e4c8a0e691">cn61xx</a>;
<a name="l12197"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#af001a22f9539b3d5d4611ebe23ef81b8">12197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#af001a22f9539b3d5d4611ebe23ef81b8">cn63xx</a>;
<a name="l12198"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a8394be3126e43261c0d2a2ce63e4ebb8">12198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a8394be3126e43261c0d2a2ce63e4ebb8">cn63xxp1</a>;
<a name="l12199"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a18dbc70d6b9ae7383c5a0627de0f3a80">12199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a18dbc70d6b9ae7383c5a0627de0f3a80">cn66xx</a>;
<a name="l12200"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a17c47d4813d2c8574eacc51fbea4f1b0">12200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a17c47d4813d2c8574eacc51fbea4f1b0">cn68xx</a>;
<a name="l12201"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a1855108072ea59b3df3a62ea61711f68">12201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a1855108072ea59b3df3a62ea61711f68">cn68xxp1</a>;
<a name="l12202"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#af89a629f60a441d10389d7b68b9c34be">12202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#af89a629f60a441d10389d7b68b9c34be">cn70xx</a>;
<a name="l12203"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a09d9c0494e36af443f0472ed7d9a179e">12203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#a09d9c0494e36af443f0472ed7d9a179e">cn70xxp1</a>;
<a name="l12204"></a><a class="code" href="unioncvmx__sli__pkt__slist__ns.html#ad64546b22a63300d3706cb26414ddf89">12204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ns_1_1cvmx__sli__pkt__slist__ns__s.html">cvmx_sli_pkt_slist_ns_s</a>        <a class="code" href="unioncvmx__sli__pkt__slist__ns.html#ad64546b22a63300d3706cb26414ddf89">cnf71xx</a>;
<a name="l12205"></a>12205 };
<a name="l12206"></a><a class="code" href="cvmx-sli-defs_8h.html#a13322edd7a01387b4ca7d1bee83f1df8">12206</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__slist__ns.html" title="cvmx_sli_pkt_slist_ns">cvmx_sli_pkt_slist_ns</a> <a class="code" href="unioncvmx__sli__pkt__slist__ns.html" title="cvmx_sli_pkt_slist_ns">cvmx_sli_pkt_slist_ns_t</a>;
<a name="l12207"></a>12207 <span class="comment"></span>
<a name="l12208"></a>12208 <span class="comment">/**</span>
<a name="l12209"></a>12209 <span class="comment"> * cvmx_sli_pkt_slist_ror</span>
<a name="l12210"></a>12210 <span class="comment"> *</span>
<a name="l12211"></a>12211 <span class="comment"> * The ROR field for the TLP when fetching Scatter List.</span>
<a name="l12212"></a>12212 <span class="comment"> *</span>
<a name="l12213"></a>12213 <span class="comment"> */</span>
<a name="l12214"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html">12214</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__slist__ror.html" title="cvmx_sli_pkt_slist_ror">cvmx_sli_pkt_slist_ror</a> {
<a name="l12215"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a9a016045c361eb96a34d1b6c3d559b5f">12215</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a9a016045c361eb96a34d1b6c3d559b5f">u64</a>;
<a name="l12216"></a><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">12216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a> {
<a name="l12217"></a>12217 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12218"></a>12218 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html#a2d4dbeb4fbd587191c634a5f0e25fb5b">reserved_32_63</a>               : 32;
<a name="l12219"></a>12219     uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html#ab8b2d9740fed8853a2470353d80883bc">ror</a>                          : 32; <span class="comment">/**&lt; ADDRTYPE&lt;0&gt; for the packet output ring reads that</span>
<a name="l12220"></a>12220 <span class="comment">                                                         fetch buffer/info pointer pairs.</span>
<a name="l12221"></a>12221 <span class="comment">                                                         ROR&lt;i&gt; becomes ADDRTYPE&lt;0&gt; in DPI/SLI reads that</span>
<a name="l12222"></a>12222 <span class="comment">                                                         fetch buffer/info pairs from packet output ring i</span>
<a name="l12223"></a>12223 <span class="comment">                                                         (from address SLI_PKTi_SLIST_BADDR+ in MAC memory</span>
<a name="l12224"></a>12224 <span class="comment">                                                         space.)</span>
<a name="l12225"></a>12225 <span class="comment">                                                         ADDRTYPE&lt;0&gt; is the relaxed-order attribute for PCIe</span>
<a name="l12226"></a>12226 <span class="comment">                                                         , helps select an SRIO*_S2M_TYPE* entry with sRIO. */</span>
<a name="l12227"></a>12227 <span class="preprocessor">#else</span>
<a name="l12228"></a><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html#ab8b2d9740fed8853a2470353d80883bc">12228</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html#ab8b2d9740fed8853a2470353d80883bc">ror</a>                          : 32;
<a name="l12229"></a><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html#a2d4dbeb4fbd587191c634a5f0e25fb5b">12229</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html#a2d4dbeb4fbd587191c634a5f0e25fb5b">reserved_32_63</a>               : 32;
<a name="l12230"></a>12230 <span class="preprocessor">#endif</span>
<a name="l12231"></a>12231 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#ac7db368c7101b1e332288caf79a8df45">s</a>;
<a name="l12232"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a4c24e2c67e78093b6dfaade4782b5a3f">12232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a4c24e2c67e78093b6dfaade4782b5a3f">cn61xx</a>;
<a name="l12233"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#ae552bae02e0cc704e8c1f8dfa92f8dc7">12233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#ae552bae02e0cc704e8c1f8dfa92f8dc7">cn63xx</a>;
<a name="l12234"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#ae3b0ac311be1ef7832bdce40eba8f4e4">12234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#ae3b0ac311be1ef7832bdce40eba8f4e4">cn63xxp1</a>;
<a name="l12235"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a6d3bca928cfdeb644bc3da63b7ff5353">12235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a6d3bca928cfdeb644bc3da63b7ff5353">cn66xx</a>;
<a name="l12236"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#ad9209989a383b6580a2fbbfa71544bf9">12236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#ad9209989a383b6580a2fbbfa71544bf9">cn68xx</a>;
<a name="l12237"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a7f87625f754edd2a1030b95dd9074927">12237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a7f87625f754edd2a1030b95dd9074927">cn68xxp1</a>;
<a name="l12238"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#aa4e77d091b4efae146c1c75b7209cb61">12238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#aa4e77d091b4efae146c1c75b7209cb61">cn70xx</a>;
<a name="l12239"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a00ccc973b8cdee48dd511e7547ad4fc9">12239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#a00ccc973b8cdee48dd511e7547ad4fc9">cn70xxp1</a>;
<a name="l12240"></a><a class="code" href="unioncvmx__sli__pkt__slist__ror.html#abfb419413893e82437439daadffdb3cb">12240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__slist__ror_1_1cvmx__sli__pkt__slist__ror__s.html">cvmx_sli_pkt_slist_ror_s</a>       <a class="code" href="unioncvmx__sli__pkt__slist__ror.html#abfb419413893e82437439daadffdb3cb">cnf71xx</a>;
<a name="l12241"></a>12241 };
<a name="l12242"></a><a class="code" href="cvmx-sli-defs_8h.html#aac76de16a2b089642d31b8ee736e391b">12242</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__slist__ror.html" title="cvmx_sli_pkt_slist_ror">cvmx_sli_pkt_slist_ror</a> <a class="code" href="unioncvmx__sli__pkt__slist__ror.html" title="cvmx_sli_pkt_slist_ror">cvmx_sli_pkt_slist_ror_t</a>;
<a name="l12243"></a>12243 <span class="comment"></span>
<a name="l12244"></a>12244 <span class="comment">/**</span>
<a name="l12245"></a>12245 <span class="comment"> * cvmx_sli_pkt_time_int</span>
<a name="l12246"></a>12246 <span class="comment"> *</span>
<a name="l12247"></a>12247 <span class="comment"> * This register specifies which output packets rings are interrupting because of packet timers.</span>
<a name="l12248"></a>12248 <span class="comment"> * A bit set in this interrupt register will set a corresponding bit in SLI_PKT_INT and can</span>
<a name="l12249"></a>12249 <span class="comment"> * also cause SLI_MAC()_PF()_INT_SUM[PTIME] to be set if</span>
<a name="l12250"></a>12250 <span class="comment"> * SLI_PKT()_OUTPUT_CONTROL[TENB]</span>
<a name="l12251"></a>12251 <span class="comment"> * is set. When read by a function, this register informs which rings owned by the function (0 to</span>
<a name="l12252"></a>12252 <span class="comment"> * N,</span>
<a name="l12253"></a>12253 <span class="comment"> * N as large as 63) have this interrupt pending.</span>
<a name="l12254"></a>12254 <span class="comment"> */</span>
<a name="l12255"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html">12255</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__time__int.html" title="cvmx_sli_pkt_time_int">cvmx_sli_pkt_time_int</a> {
<a name="l12256"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a162804ae01663dd7cf9f8a314d05fc79">12256</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__time__int.html#a162804ae01663dd7cf9f8a314d05fc79">u64</a>;
<a name="l12257"></a><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__s.html">12257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__s.html">cvmx_sli_pkt_time_int_s</a> {
<a name="l12258"></a>12258 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12259"></a>12259 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__s.html#a96e6d8542b3a645728353062d5309b0e">reserved_0_63</a>                : 64;
<a name="l12260"></a>12260 <span class="preprocessor">#else</span>
<a name="l12261"></a><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__s.html#a96e6d8542b3a645728353062d5309b0e">12261</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__s.html#a96e6d8542b3a645728353062d5309b0e">reserved_0_63</a>                : 64;
<a name="l12262"></a>12262 <span class="preprocessor">#endif</span>
<a name="l12263"></a>12263 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__time__int.html#a733136c67c0b131fdd59ba0673493f1f">s</a>;
<a name="l12264"></a><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">12264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a> {
<a name="l12265"></a>12265 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12266"></a>12266 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html#ac8dcea9446f6cffefd70c7511d711a9c">reserved_32_63</a>               : 32;
<a name="l12267"></a>12267     uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html#a235fac451e519035a544f47284ec1f02">port</a>                         : 32; <span class="comment">/**&lt; Output ring packet timer interrupt bits</span>
<a name="l12268"></a>12268 <span class="comment">                                                         SLI sets PORT&lt;i&gt; whenever</span>
<a name="l12269"></a>12269 <span class="comment">                                                         SLI_PKTi_CNTS[TIMER] &gt; SLI_PKT_INT_LEVELS[TIME].</span>
<a name="l12270"></a>12270 <span class="comment">                                                         SLI_PKT_TIME_INT_ENB[PORT&lt;i&gt;] is the corresponding</span>
<a name="l12271"></a>12271 <span class="comment">                                                         enable. */</span>
<a name="l12272"></a>12272 <span class="preprocessor">#else</span>
<a name="l12273"></a><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html#a235fac451e519035a544f47284ec1f02">12273</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html#a235fac451e519035a544f47284ec1f02">port</a>                         : 32;
<a name="l12274"></a><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html#ac8dcea9446f6cffefd70c7511d711a9c">12274</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html#ac8dcea9446f6cffefd70c7511d711a9c">reserved_32_63</a>               : 32;
<a name="l12275"></a>12275 <span class="preprocessor">#endif</span>
<a name="l12276"></a>12276 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__time__int.html#a39bb2850d3192d19c2536347d6abdfb0">cn61xx</a>;
<a name="l12277"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a9c6fe52742f242a7d4b1661793ddc1f4">12277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a9c6fe52742f242a7d4b1661793ddc1f4">cn63xx</a>;
<a name="l12278"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a8834c3cf127150fba944d49a81aca6eb">12278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a8834c3cf127150fba944d49a81aca6eb">cn63xxp1</a>;
<a name="l12279"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#ad0e9994d5289311c118ad04ebe6cb1db">12279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#ad0e9994d5289311c118ad04ebe6cb1db">cn66xx</a>;
<a name="l12280"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a9166724ad83276f83f72c49c577ace0e">12280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a9166724ad83276f83f72c49c577ace0e">cn68xx</a>;
<a name="l12281"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a930fe69a9fcd15e47c20d275d97482df">12281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a930fe69a9fcd15e47c20d275d97482df">cn68xxp1</a>;
<a name="l12282"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#ab0510719fa3ad17de2fa367ab111d891">12282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#ab0510719fa3ad17de2fa367ab111d891">cn70xx</a>;
<a name="l12283"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a9ecd4d88444917f1aa71ae26317818c5">12283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a9ecd4d88444917f1aa71ae26317818c5">cn70xxp1</a>;
<a name="l12284"></a><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html">12284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html">cvmx_sli_pkt_time_int_cn73xx</a> {
<a name="l12285"></a>12285 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12286"></a>12286 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html#a0fb0cccddfada731e50930afc14fc2b6">ring</a>                         : 64; <span class="comment">/**&lt; Multi-ring output ring packet time interrupt bits. RING&lt;i&gt; reads as one</span>
<a name="l12287"></a>12287 <span class="comment">                                                         whenever SLI_PKT(i)_CNTS[TIMER] &gt; SLI_PKT(i)_INT_LEVELS[TIME].</span>
<a name="l12288"></a>12288 <span class="comment">                                                         RING&lt;i&gt; is the TIMER component of SLI_PKT(i)_CNTS[PO_INT]</span>
<a name="l12289"></a>12289 <span class="comment">                                                         (and SLI_PKT_IN_DONE(i)_CNTS[PO_INT]), and one of the components</span>
<a name="l12290"></a>12290 <span class="comment">                                                         of SLI_PKT_INT[RING&lt;i&gt;]. Hardware may not update RING&lt;i&gt; when</span>
<a name="l12291"></a>12291 <span class="comment">                                                         software modifies SLI_PKT(i)_INT_LEVELS[TIME] - refer to the</span>
<a name="l12292"></a>12292 <span class="comment">                                                         description of SLI_PKT()_INT_LEVELS[TIME].</span>
<a name="l12293"></a>12293 <span class="comment">                                                         SLI_PKT(i)_OUTPUT_CONTROL[TENB] does not affect RING&lt;i&gt;. */</span>
<a name="l12294"></a>12294 <span class="preprocessor">#else</span>
<a name="l12295"></a><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html#a0fb0cccddfada731e50930afc14fc2b6">12295</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html#a0fb0cccddfada731e50930afc14fc2b6">ring</a>                         : 64;
<a name="l12296"></a>12296 <span class="preprocessor">#endif</span>
<a name="l12297"></a>12297 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__time__int.html#a319cb0bb314e735c9b6a7a46f04fe267">cn73xx</a>;
<a name="l12298"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a85fe5e883315ecb4a2fee2d0b54b2cee">12298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html">cvmx_sli_pkt_time_int_cn73xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a85fe5e883315ecb4a2fee2d0b54b2cee">cn78xx</a>;
<a name="l12299"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#acedd99e90cf6e64e926b291a7e298562">12299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html">cvmx_sli_pkt_time_int_cn73xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#acedd99e90cf6e64e926b291a7e298562">cn78xxp1</a>;
<a name="l12300"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a5f51bf2d33f0f81abdfbc22cafca1a15">12300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn61xx.html">cvmx_sli_pkt_time_int_cn61xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a5f51bf2d33f0f81abdfbc22cafca1a15">cnf71xx</a>;
<a name="l12301"></a><a class="code" href="unioncvmx__sli__pkt__time__int.html#a2a5aed8c73dcee6cfec1fd2849388d1b">12301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int_1_1cvmx__sli__pkt__time__int__cn73xx.html">cvmx_sli_pkt_time_int_cn73xx</a>   <a class="code" href="unioncvmx__sli__pkt__time__int.html#a2a5aed8c73dcee6cfec1fd2849388d1b">cnf75xx</a>;
<a name="l12302"></a>12302 };
<a name="l12303"></a><a class="code" href="cvmx-sli-defs_8h.html#a1292b5bf5c78ca5511dffa89f2fba101">12303</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__time__int.html" title="cvmx_sli_pkt_time_int">cvmx_sli_pkt_time_int</a> <a class="code" href="unioncvmx__sli__pkt__time__int.html" title="cvmx_sli_pkt_time_int">cvmx_sli_pkt_time_int_t</a>;
<a name="l12304"></a>12304 <span class="comment"></span>
<a name="l12305"></a>12305 <span class="comment">/**</span>
<a name="l12306"></a>12306 <span class="comment"> * cvmx_sli_pkt_time_int_enb</span>
<a name="l12307"></a>12307 <span class="comment"> *</span>
<a name="l12308"></a>12308 <span class="comment"> * The packets rings that are interrupting because of Packet Timers.</span>
<a name="l12309"></a>12309 <span class="comment"> *</span>
<a name="l12310"></a>12310 <span class="comment"> */</span>
<a name="l12311"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html">12311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html" title="cvmx_sli_pkt_time_int_enb">cvmx_sli_pkt_time_int_enb</a> {
<a name="l12312"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a526550ee4d54fd6521e2b1dd64b11d1b">12312</a>     uint64_t <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a526550ee4d54fd6521e2b1dd64b11d1b">u64</a>;
<a name="l12313"></a><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">12313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a> {
<a name="l12314"></a>12314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12315"></a>12315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html#a7de4bcce9dd73842ae6bb26c86faa605">reserved_32_63</a>               : 32;
<a name="l12316"></a>12316     uint64_t <a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html#acdcb31a2a2d4c3770366e03b106b96b0">port</a>                         : 32; <span class="comment">/**&lt; Output ring packet timer interrupt enables</span>
<a name="l12317"></a>12317 <span class="comment">                                                         When both PORT&lt;i&gt; and corresponding</span>
<a name="l12318"></a>12318 <span class="comment">                                                         SLI_PKT_TIME_INT[PORT&lt;i&gt;] are set, for any i,</span>
<a name="l12319"></a>12319 <span class="comment">                                                         then SLI_INT_SUM[PTIME] is set, which can cause</span>
<a name="l12320"></a>12320 <span class="comment">                                                         an interrupt. */</span>
<a name="l12321"></a>12321 <span class="preprocessor">#else</span>
<a name="l12322"></a><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html#acdcb31a2a2d4c3770366e03b106b96b0">12322</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html#acdcb31a2a2d4c3770366e03b106b96b0">port</a>                         : 32;
<a name="l12323"></a><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html#a7de4bcce9dd73842ae6bb26c86faa605">12323</a>     uint64_t <a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html#a7de4bcce9dd73842ae6bb26c86faa605">reserved_32_63</a>               : 32;
<a name="l12324"></a>12324 <span class="preprocessor">#endif</span>
<a name="l12325"></a>12325 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#aeb41282a86d09aa81d2fd2929fc48be6">s</a>;
<a name="l12326"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a4256616df1d9dae92102febed2e7872b">12326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a4256616df1d9dae92102febed2e7872b">cn61xx</a>;
<a name="l12327"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a125b8fac24c80f36f72812427d74b2ad">12327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a125b8fac24c80f36f72812427d74b2ad">cn63xx</a>;
<a name="l12328"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a1c0556aadf8c63529aa339f28382f6af">12328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a1c0556aadf8c63529aa339f28382f6af">cn63xxp1</a>;
<a name="l12329"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a40d9b68f6112e13b07de987e2337b7f7">12329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a40d9b68f6112e13b07de987e2337b7f7">cn66xx</a>;
<a name="l12330"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a5c87ade905a634cdfca614f794c35d09">12330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a5c87ade905a634cdfca614f794c35d09">cn68xx</a>;
<a name="l12331"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a32d19aecaeaba6e1003bf8d5dde0a2d3">12331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a32d19aecaeaba6e1003bf8d5dde0a2d3">cn68xxp1</a>;
<a name="l12332"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#abf34c3b9818466f9a39398f6db2b1267">12332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#abf34c3b9818466f9a39398f6db2b1267">cn70xx</a>;
<a name="l12333"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a1d22a570f9d24e23f8f4ed5fc79dd438">12333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#a1d22a570f9d24e23f8f4ed5fc79dd438">cn70xxp1</a>;
<a name="l12334"></a><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#af9c675f936f3658740a4af0f09bc123e">12334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pkt__time__int__enb_1_1cvmx__sli__pkt__time__int__enb__s.html">cvmx_sli_pkt_time_int_enb_s</a>    <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html#af9c675f936f3658740a4af0f09bc123e">cnf71xx</a>;
<a name="l12335"></a>12335 };
<a name="l12336"></a><a class="code" href="cvmx-sli-defs_8h.html#aa6918e11d94dbd22312778fbf90c590c">12336</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pkt__time__int__enb.html" title="cvmx_sli_pkt_time_int_enb">cvmx_sli_pkt_time_int_enb</a> <a class="code" href="unioncvmx__sli__pkt__time__int__enb.html" title="cvmx_sli_pkt_time_int_enb">cvmx_sli_pkt_time_int_enb_t</a>;
<a name="l12337"></a>12337 <span class="comment"></span>
<a name="l12338"></a>12338 <span class="comment">/**</span>
<a name="l12339"></a>12339 <span class="comment"> * cvmx_sli_port#_pkind</span>
<a name="l12340"></a>12340 <span class="comment"> *</span>
<a name="l12341"></a>12341 <span class="comment"> * SLI_PORT[0..31]_PKIND = SLI Port Pkind</span>
<a name="l12342"></a>12342 <span class="comment"> *</span>
<a name="l12343"></a>12343 <span class="comment"> * The SLI/DPI supports 32 input rings for fetching input packets. This register maps the input-rings (0-31) to a PKIND.</span>
<a name="l12344"></a>12344 <span class="comment"> */</span>
<a name="l12345"></a><a class="code" href="unioncvmx__sli__portx__pkind.html">12345</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__portx__pkind.html" title="cvmx_sli_port::_pkind">cvmx_sli_portx_pkind</a> {
<a name="l12346"></a><a class="code" href="unioncvmx__sli__portx__pkind.html#a0f2525140a42278ccc052e641b09a616">12346</a>     uint64_t <a class="code" href="unioncvmx__sli__portx__pkind.html#a0f2525140a42278ccc052e641b09a616">u64</a>;
<a name="l12347"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html">12347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html">cvmx_sli_portx_pkind_s</a> {
<a name="l12348"></a>12348 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12349"></a>12349 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#a526362ba00e5460bae9341de63651fc3">reserved_25_63</a>               : 39;
<a name="l12350"></a>12350     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ab4e0d23aa54e38a59d39d9d14f0514da">rpk_enb</a>                      : 1;  <span class="comment">/**&lt; Alternate PKT_INST_HDR PKind Enable for this ring.</span>
<a name="l12351"></a>12351 <span class="comment">                                                         When RPK_ENB==1 and DPI prepends</span>
<a name="l12352"></a>12352 <span class="comment">                                                         a PKT_INST_HDR to a packet, the pkind for the</span>
<a name="l12353"></a>12353 <span class="comment">                                                         packet is PKINDR (rather than PKIND), and any</span>
<a name="l12354"></a>12354 <span class="comment">                                                         special PIP/IPD processing of the DPI packet is</span>
<a name="l12355"></a>12355 <span class="comment">                                                         disabled (see PIP_PRT_CFG*[INST_HDR,HIGIG_EN]).</span>
<a name="l12356"></a>12356 <span class="comment">                                                         (DPI prepends a PKT_INST_HDR when either</span>
<a name="l12357"></a>12357 <span class="comment">                                                         DPI_INST_HDR[R]==1 for the packet or</span>
<a name="l12358"></a>12358 <span class="comment">                                                         SLI_PKT*_INSTR_HEADER[USE_IHDR]==1 for the ring.)</span>
<a name="l12359"></a>12359 <span class="comment">                                                         When RPK_ENB==0, PKIND is the pkind for all</span>
<a name="l12360"></a>12360 <span class="comment">                                                         packets through the input ring, and</span>
<a name="l12361"></a>12361 <span class="comment">                                                         PIP/IPD will process a DPI packet that has a</span>
<a name="l12362"></a>12362 <span class="comment">                                                         PKT_INST_HDR specially. */</span>
<a name="l12363"></a>12363     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#aa76e7c73ba254093313c87f8ae143a49">reserved_22_23</a>               : 2;
<a name="l12364"></a>12364     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ac6a5f0324a139b3711be2fa1660f2db5">pkindr</a>                       : 6;  <span class="comment">/**&lt; Port Kind For this Ring used with packets</span>
<a name="l12365"></a>12365 <span class="comment">                                                         that include a DPI-prepended PKT_INST_HDR</span>
<a name="l12366"></a>12366 <span class="comment">                                                         when RPK_ENB is set. */</span>
<a name="l12367"></a>12367     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#a9ae3aa31d0003916404997bad5caec88">reserved_14_15</a>               : 2;
<a name="l12368"></a>12368     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#adbdd0fe860c6b3bd4d521a7b24b167e2">bpkind</a>                       : 6;  <span class="comment">/**&lt; Back-pressure pkind for this Ring. */</span>
<a name="l12369"></a>12369     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#afad7bb7acb71b2fb02c75012cb0a244a">reserved_6_7</a>                 : 2;
<a name="l12370"></a>12370     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ac5b159356c4f4a6dd63ebf1d2e33e250">pkind</a>                        : 6;  <span class="comment">/**&lt; Port Kind For this Ring. */</span>
<a name="l12371"></a>12371 <span class="preprocessor">#else</span>
<a name="l12372"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ac5b159356c4f4a6dd63ebf1d2e33e250">12372</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ac5b159356c4f4a6dd63ebf1d2e33e250">pkind</a>                        : 6;
<a name="l12373"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#afad7bb7acb71b2fb02c75012cb0a244a">12373</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#afad7bb7acb71b2fb02c75012cb0a244a">reserved_6_7</a>                 : 2;
<a name="l12374"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#adbdd0fe860c6b3bd4d521a7b24b167e2">12374</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#adbdd0fe860c6b3bd4d521a7b24b167e2">bpkind</a>                       : 6;
<a name="l12375"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#a9ae3aa31d0003916404997bad5caec88">12375</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#a9ae3aa31d0003916404997bad5caec88">reserved_14_15</a>               : 2;
<a name="l12376"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ac6a5f0324a139b3711be2fa1660f2db5">12376</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ac6a5f0324a139b3711be2fa1660f2db5">pkindr</a>                       : 6;
<a name="l12377"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#aa76e7c73ba254093313c87f8ae143a49">12377</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#aa76e7c73ba254093313c87f8ae143a49">reserved_22_23</a>               : 2;
<a name="l12378"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ab4e0d23aa54e38a59d39d9d14f0514da">12378</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#ab4e0d23aa54e38a59d39d9d14f0514da">rpk_enb</a>                      : 1;
<a name="l12379"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#a526362ba00e5460bae9341de63651fc3">12379</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html#a526362ba00e5460bae9341de63651fc3">reserved_25_63</a>               : 39;
<a name="l12380"></a>12380 <span class="preprocessor">#endif</span>
<a name="l12381"></a>12381 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__portx__pkind.html#a30bdf963484558216eeeaa364e83f6a6">s</a>;
<a name="l12382"></a><a class="code" href="unioncvmx__sli__portx__pkind.html#aa310247c09ca740aa23d7aacf4c05cca">12382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__s.html">cvmx_sli_portx_pkind_s</a>         <a class="code" href="unioncvmx__sli__portx__pkind.html#aa310247c09ca740aa23d7aacf4c05cca">cn68xx</a>;
<a name="l12383"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html">12383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html">cvmx_sli_portx_pkind_cn68xxp1</a> {
<a name="l12384"></a>12384 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12385"></a>12385 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a9e98557722f1b50bea5f8365e253c703">reserved_14_63</a>               : 50;
<a name="l12386"></a>12386     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a988b49788cde91067c79e26fd590fdee">bpkind</a>                       : 6;  <span class="comment">/**&lt; Back-pressure pkind for this Ring. */</span>
<a name="l12387"></a>12387     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#acf36959b8037339dca03e3da6f70dc5d">reserved_6_7</a>                 : 2;
<a name="l12388"></a>12388     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a98b7f53d566df7db0bc3ad3900566a5e">pkind</a>                        : 6;  <span class="comment">/**&lt; Port Kind For this Ring. */</span>
<a name="l12389"></a>12389 <span class="preprocessor">#else</span>
<a name="l12390"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a98b7f53d566df7db0bc3ad3900566a5e">12390</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a98b7f53d566df7db0bc3ad3900566a5e">pkind</a>                        : 6;
<a name="l12391"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#acf36959b8037339dca03e3da6f70dc5d">12391</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#acf36959b8037339dca03e3da6f70dc5d">reserved_6_7</a>                 : 2;
<a name="l12392"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a988b49788cde91067c79e26fd590fdee">12392</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a988b49788cde91067c79e26fd590fdee">bpkind</a>                       : 6;
<a name="l12393"></a><a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a9e98557722f1b50bea5f8365e253c703">12393</a>     uint64_t <a class="code" href="structcvmx__sli__portx__pkind_1_1cvmx__sli__portx__pkind__cn68xxp1.html#a9e98557722f1b50bea5f8365e253c703">reserved_14_63</a>               : 50;
<a name="l12394"></a>12394 <span class="preprocessor">#endif</span>
<a name="l12395"></a>12395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__portx__pkind.html#aa014e21291ff654e6ee032eafb8deea4">cn68xxp1</a>;
<a name="l12396"></a>12396 };
<a name="l12397"></a><a class="code" href="cvmx-sli-defs_8h.html#a71f12706b742c19703da6fa64ece6741">12397</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__portx__pkind.html" title="cvmx_sli_port::_pkind">cvmx_sli_portx_pkind</a> <a class="code" href="unioncvmx__sli__portx__pkind.html" title="cvmx_sli_port::_pkind">cvmx_sli_portx_pkind_t</a>;
<a name="l12398"></a>12398 <span class="comment"></span>
<a name="l12399"></a>12399 <span class="comment">/**</span>
<a name="l12400"></a>12400 <span class="comment"> * cvmx_sli_pp_pkt_csr_control</span>
<a name="l12401"></a>12401 <span class="comment"> *</span>
<a name="l12402"></a>12402 <span class="comment"> * This register provides access to SLI packet register space from the cores.</span>
<a name="l12403"></a>12403 <span class="comment"> * These SLI packet registers include the following:</span>
<a name="l12404"></a>12404 <span class="comment"> *  SLI_MSIXX_TABLE_ADDR,</span>
<a name="l12405"></a>12405 <span class="comment"> *  SLI_MSIXX_TABLE_DATA,</span>
<a name="l12406"></a>12406 <span class="comment"> *  SLI_MSIX_PBA0,</span>
<a name="l12407"></a>12407 <span class="comment"> *  SLI_MSIX_PBA1,</span>
<a name="l12408"></a>12408 <span class="comment"> *  SLI_PKTX_INPUT_CONTROL,</span>
<a name="l12409"></a>12409 <span class="comment"> *  SLI_PKTX_INSTR_BADDR,</span>
<a name="l12410"></a>12410 <span class="comment"> *  SLI_PKTX_INSTR_BAOFF_DBELL,</span>
<a name="l12411"></a>12411 <span class="comment"> *  SLI_PKTX_INSTR_FIFO_RSIZE,</span>
<a name="l12412"></a>12412 <span class="comment"> *  SLI_PKT_IN_DONEX_CNTS,</span>
<a name="l12413"></a>12413 <span class="comment"> *  SLI_PKTX_OUTPUT_CONTROL,</span>
<a name="l12414"></a>12414 <span class="comment"> *  SLI_PKTX_OUT_SIZE,</span>
<a name="l12415"></a>12415 <span class="comment"> *  SLI_PKTX_SLIST_BADDR,</span>
<a name="l12416"></a>12416 <span class="comment"> *  SLI_PKTX_SLIST_BAOFF_DBELL,</span>
<a name="l12417"></a>12417 <span class="comment"> *  SLI_PKTX_SLIST_FIFO_RSIZE,</span>
<a name="l12418"></a>12418 <span class="comment"> *  SLI_PKTX_INT_LEVELS,</span>
<a name="l12419"></a>12419 <span class="comment"> *  SLI_PKTX_CNTS,</span>
<a name="l12420"></a>12420 <span class="comment"> *  SLI_PKTX_ERROR_INFO,</span>
<a name="l12421"></a>12421 <span class="comment"> *  SLI_PKTX_VF_INT_SUM,</span>
<a name="l12422"></a>12422 <span class="comment"> *  SLI_PKTX_PF_VF_MBOX_SIG,</span>
<a name="l12423"></a>12423 <span class="comment"> *  SLI_PKTX_MBOX_INT.</span>
<a name="l12424"></a>12424 <span class="comment"> */</span>
<a name="l12425"></a><a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html">12425</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html" title="cvmx_sli_pp_pkt_csr_control">cvmx_sli_pp_pkt_csr_control</a> {
<a name="l12426"></a><a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#aab9ad06d54cbb6fb348294f7f707b146">12426</a>     uint64_t <a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#aab9ad06d54cbb6fb348294f7f707b146">u64</a>;
<a name="l12427"></a><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">12427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a> {
<a name="l12428"></a>12428 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12429"></a>12429 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a908b3f0929b743df4bf349d50841abd6">reserved_18_63</a>               : 46;
<a name="l12430"></a>12430     uint64_t <a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a463b890c2ff56c3cd172f5206d0dc125">mac</a>                          : 2;  <span class="comment">/**&lt; MAC number to use on a PP register accesses to SLI Packet CSRs. Enumerated by SLI_PORT_E. */</span>
<a name="l12431"></a>12431     uint64_t <a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a624286065a5b8257a9041736e9828a5a">pvf</a>                          : 16; <span class="comment">/**&lt; Function number to use on a PP register accesses to SLI Packet CSRs,</span>
<a name="l12432"></a>12432 <span class="comment">                                                         where &lt;15:13&gt; selects the PF the</span>
<a name="l12433"></a>12433 <span class="comment">                                                         VF belongs to, and &lt;12:0&gt; selects the VF within that PF (or 0x0 for the PF</span>
<a name="l12434"></a>12434 <span class="comment">                                                         itself). */</span>
<a name="l12435"></a>12435 <span class="preprocessor">#else</span>
<a name="l12436"></a><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a624286065a5b8257a9041736e9828a5a">12436</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a624286065a5b8257a9041736e9828a5a">pvf</a>                          : 16;
<a name="l12437"></a><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a463b890c2ff56c3cd172f5206d0dc125">12437</a>     uint64_t <a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a463b890c2ff56c3cd172f5206d0dc125">mac</a>                          : 2;
<a name="l12438"></a><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a908b3f0929b743df4bf349d50841abd6">12438</a>     uint64_t <a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html#a908b3f0929b743df4bf349d50841abd6">reserved_18_63</a>               : 46;
<a name="l12439"></a>12439 <span class="preprocessor">#endif</span>
<a name="l12440"></a>12440 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#a30f2d89bb0dbf5a2f8a6cccca37864ce">s</a>;
<a name="l12441"></a><a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#a50da242280f0a0cf2fc7b632af9f3051">12441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a>  <a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#a50da242280f0a0cf2fc7b632af9f3051">cn73xx</a>;
<a name="l12442"></a><a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#a0fcebc58b2e99a023ffe04befdfbb30a">12442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a>  <a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#a0fcebc58b2e99a023ffe04befdfbb30a">cn78xx</a>;
<a name="l12443"></a><a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#a1d088119aef06526693f4f2f825b7dcc">12443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__pp__pkt__csr__control_1_1cvmx__sli__pp__pkt__csr__control__s.html">cvmx_sli_pp_pkt_csr_control_s</a>  <a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html#a1d088119aef06526693f4f2f825b7dcc">cnf75xx</a>;
<a name="l12444"></a>12444 };
<a name="l12445"></a><a class="code" href="cvmx-sli-defs_8h.html#abc71074f28cd6b8489637deabcdc6455">12445</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html" title="cvmx_sli_pp_pkt_csr_control">cvmx_sli_pp_pkt_csr_control</a> <a class="code" href="unioncvmx__sli__pp__pkt__csr__control.html" title="cvmx_sli_pp_pkt_csr_control">cvmx_sli_pp_pkt_csr_control_t</a>;
<a name="l12446"></a>12446 <span class="comment"></span>
<a name="l12447"></a>12447 <span class="comment">/**</span>
<a name="l12448"></a>12448 <span class="comment"> * cvmx_sli_s2c_end_merge</span>
<a name="l12449"></a>12449 <span class="comment"> *</span>
<a name="l12450"></a>12450 <span class="comment"> * Writing this register will cause a merge to end.</span>
<a name="l12451"></a>12451 <span class="comment"> *</span>
<a name="l12452"></a>12452 <span class="comment"> */</span>
<a name="l12453"></a><a class="code" href="unioncvmx__sli__s2c__end__merge.html">12453</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__s2c__end__merge.html" title="cvmx_sli_s2c_end_merge">cvmx_sli_s2c_end_merge</a> {
<a name="l12454"></a><a class="code" href="unioncvmx__sli__s2c__end__merge.html#aa251d6f3596ea5584475d3a322f8fe28">12454</a>     uint64_t <a class="code" href="unioncvmx__sli__s2c__end__merge.html#aa251d6f3596ea5584475d3a322f8fe28">u64</a>;
<a name="l12455"></a><a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html">12455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html">cvmx_sli_s2c_end_merge_s</a> {
<a name="l12456"></a>12456 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12457"></a>12457 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html#a763896a1f96b5b4211d1d1f495b5954f">reserved_0_63</a>                : 64;
<a name="l12458"></a>12458 <span class="preprocessor">#else</span>
<a name="l12459"></a><a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html#a763896a1f96b5b4211d1d1f495b5954f">12459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html#a763896a1f96b5b4211d1d1f495b5954f">reserved_0_63</a>                : 64;
<a name="l12460"></a>12460 <span class="preprocessor">#endif</span>
<a name="l12461"></a>12461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__s2c__end__merge.html#aaab35a5026f408be5653dc82ca85d275">s</a>;
<a name="l12462"></a><a class="code" href="unioncvmx__sli__s2c__end__merge.html#a63f52e52bace808285982e6f7510736f">12462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html">cvmx_sli_s2c_end_merge_s</a>       <a class="code" href="unioncvmx__sli__s2c__end__merge.html#a63f52e52bace808285982e6f7510736f">cn73xx</a>;
<a name="l12463"></a><a class="code" href="unioncvmx__sli__s2c__end__merge.html#a72947d7e9be9ece9e9829824a3928ae6">12463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html">cvmx_sli_s2c_end_merge_s</a>       <a class="code" href="unioncvmx__sli__s2c__end__merge.html#a72947d7e9be9ece9e9829824a3928ae6">cn78xx</a>;
<a name="l12464"></a><a class="code" href="unioncvmx__sli__s2c__end__merge.html#acd8bb4c149f5a4787d19a57bb5bdbed3">12464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html">cvmx_sli_s2c_end_merge_s</a>       <a class="code" href="unioncvmx__sli__s2c__end__merge.html#acd8bb4c149f5a4787d19a57bb5bdbed3">cn78xxp1</a>;
<a name="l12465"></a><a class="code" href="unioncvmx__sli__s2c__end__merge.html#a04dc3154a904207459a4aa8baa1b8a96">12465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2c__end__merge_1_1cvmx__sli__s2c__end__merge__s.html">cvmx_sli_s2c_end_merge_s</a>       <a class="code" href="unioncvmx__sli__s2c__end__merge.html#a04dc3154a904207459a4aa8baa1b8a96">cnf75xx</a>;
<a name="l12466"></a>12466 };
<a name="l12467"></a><a class="code" href="cvmx-sli-defs_8h.html#abe4530e4244e3a56043c34f78f0aa1e9">12467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__s2c__end__merge.html" title="cvmx_sli_s2c_end_merge">cvmx_sli_s2c_end_merge</a> <a class="code" href="unioncvmx__sli__s2c__end__merge.html" title="cvmx_sli_s2c_end_merge">cvmx_sli_s2c_end_merge_t</a>;
<a name="l12468"></a>12468 <span class="comment"></span>
<a name="l12469"></a>12469 <span class="comment">/**</span>
<a name="l12470"></a>12470 <span class="comment"> * cvmx_sli_s2m_port#_ctl</span>
<a name="l12471"></a>12471 <span class="comment"> *</span>
<a name="l12472"></a>12472 <span class="comment"> * These registers contain control for access from SLI to a MAC port. Indexed by SLI_PORT_E.</span>
<a name="l12473"></a>12473 <span class="comment"> * Write operations to these registers are not ordered with write/read operations to the MAC</span>
<a name="l12474"></a>12474 <span class="comment"> * memory space. To ensure that a write operation has completed, read the register before</span>
<a name="l12475"></a>12475 <span class="comment"> * making an access (i.e. MAC memory space) that requires the value of this register to be</span>
<a name="l12476"></a>12476 <span class="comment"> * updated.</span>
<a name="l12477"></a>12477 <span class="comment"> */</span>
<a name="l12478"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html">12478</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html" title="cvmx_sli_s2m_port::_ctl">cvmx_sli_s2m_portx_ctl</a> {
<a name="l12479"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#ac38cf302ba5f4d2fbbf34ff71d2322b4">12479</a>     uint64_t <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#ac38cf302ba5f4d2fbbf34ff71d2322b4">u64</a>;
<a name="l12480"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html">12480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html">cvmx_sli_s2m_portx_ctl_s</a> {
<a name="l12481"></a>12481 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12482"></a>12482 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a25c696292f667d71ed3752bc9ba18b79">reserved_7_63</a>                : 57;
<a name="l12483"></a>12483     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a9dd86025d2a27c6a514c021edf9b7e94">dvferr</a>                       : 1;  <span class="comment">/**&lt; Disables setting SLI_MAC()_PF()_INT_SUM[PKTVF_ERR] for vf illegal memory access */</span>
<a name="l12484"></a>12484     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#af838776f3251ef86d959d1d28c0168e1">lcl_node</a>                     : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l12485"></a>12485     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#aa647875f6dd42fec097723c1efb55b95">wind_d</a>                       : 1;  <span class="comment">/**&lt; Window disable. When set to 1, disables access to the window registers from the MAC port. */</span>
<a name="l12486"></a>12486     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a131b48fadaa22f884ccb01aa55a9559c">bar0_d</a>                       : 1;  <span class="comment">/**&lt; BAR0 disable. When set, disables access from the MAC to BAR0 for the following</span>
<a name="l12487"></a>12487 <span class="comment">                                                         address offsets:</span>
<a name="l12488"></a>12488 <span class="comment">                                                           SLI_WIN_WR_ADDR,</span>
<a name="l12489"></a>12489 <span class="comment">                                                           SLI_WIN_RD_ADDR,</span>
<a name="l12490"></a>12490 <span class="comment">                                                           SLI_WIN_WR_DATA,</span>
<a name="l12491"></a>12491 <span class="comment">                                                           SLI_WIN_WR_MASK,</span>
<a name="l12492"></a>12492 <span class="comment">                                                           SLI_WIN_RD_DATA,</span>
<a name="l12493"></a>12493 <span class="comment">                                                           SLI_MAC_CREDIT_CNT,</span>
<a name="l12494"></a>12494 <span class="comment">                                                           SLI_S2M_PORT()_CTL,</span>
<a name="l12495"></a>12495 <span class="comment">                                                           SLI_MAC_CREDIT_CNT2,</span>
<a name="l12496"></a>12496 <span class="comment">                                                           SLI_S2C_END_MERGE,</span>
<a name="l12497"></a>12497 <span class="comment">                                                           SLI_CIU_INT_SUM,</span>
<a name="l12498"></a>12498 <span class="comment">                                                           SLI_CIU_INT_ENB,</span>
<a name="l12499"></a>12499 <span class="comment">                                                           SLI_MAC()_PF()_FLR_VF_INT,</span>
<a name="l12500"></a>12500 <span class="comment">                                                           SLI_MEM_ACCESS_SUBID(),</span>
<a name="l12501"></a>12501 <span class="comment">                                                           SLI_PP_PKT_CSR_CONTROL,</span>
<a name="l12502"></a>12502 <span class="comment">                                                           SLI_WINDOW_CTL,</span>
<a name="l12503"></a>12503 <span class="comment">                                                           SLI_MEM_ACCESS_CTL,</span>
<a name="l12504"></a>12504 <span class="comment">                                                           SLI_CTL_STATUS,</span>
<a name="l12505"></a>12505 <span class="comment">                                                           SLI_BIST_STATUS,</span>
<a name="l12506"></a>12506 <span class="comment">                                                           SLI_MEM_INT_SUM,</span>
<a name="l12507"></a>12507 <span class="comment">                                                           SLI_MEM_CTL,</span>
<a name="l12508"></a>12508 <span class="comment">                                                           SLI_CTL_PORT(),</span>
<a name="l12509"></a>12509 <span class="comment">                                                           SLI_PKT_MEM_CTL.</span>
<a name="l12510"></a>12510 <span class="comment">                                                         If [BAR0_D] is set, [WIND_D] should also be set. */</span>
<a name="l12511"></a>12511     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#adcaf1c04a7d19188659216ae8ade2f0f">reserved_0_2</a>                 : 3;
<a name="l12512"></a>12512 <span class="preprocessor">#else</span>
<a name="l12513"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#adcaf1c04a7d19188659216ae8ade2f0f">12513</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#adcaf1c04a7d19188659216ae8ade2f0f">reserved_0_2</a>                 : 3;
<a name="l12514"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a131b48fadaa22f884ccb01aa55a9559c">12514</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a131b48fadaa22f884ccb01aa55a9559c">bar0_d</a>                       : 1;
<a name="l12515"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#aa647875f6dd42fec097723c1efb55b95">12515</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#aa647875f6dd42fec097723c1efb55b95">wind_d</a>                       : 1;
<a name="l12516"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#af838776f3251ef86d959d1d28c0168e1">12516</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#af838776f3251ef86d959d1d28c0168e1">lcl_node</a>                     : 1;
<a name="l12517"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a9dd86025d2a27c6a514c021edf9b7e94">12517</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a9dd86025d2a27c6a514c021edf9b7e94">dvferr</a>                       : 1;
<a name="l12518"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a25c696292f667d71ed3752bc9ba18b79">12518</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__s.html#a25c696292f667d71ed3752bc9ba18b79">reserved_7_63</a>                : 57;
<a name="l12519"></a>12519 <span class="preprocessor">#endif</span>
<a name="l12520"></a>12520 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a5beded530e4251e56f694460a5168e8f">s</a>;
<a name="l12521"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">12521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a> {
<a name="l12522"></a>12522 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12523"></a>12523 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#aa258bb5150e4d2f3ea89cb8c660b3a37">reserved_5_63</a>                : 59;
<a name="l12524"></a>12524     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#ad3a7e0f2f1e12ec4e025b3b4ff85b721">wind_d</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access to the Window</span>
<a name="l12525"></a>12525 <span class="comment">                                                         Registers from the MAC-Port.</span>
<a name="l12526"></a>12526 <span class="comment">                                                         When Authenticate-Mode is set the reset value of</span>
<a name="l12527"></a>12527 <span class="comment">                                                         this field is &quot;1&quot; else &quot;0&apos;. */</span>
<a name="l12528"></a>12528     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#a61f654fe6ade333595b0e553f8dff74a">bar0_d</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access from MAC to</span>
<a name="l12529"></a>12529 <span class="comment">                                                         BAR-0 address offsets: Less Than 0x330,</span>
<a name="l12530"></a>12530 <span class="comment">                                                         0x3CD0, and greater than 0x3D70 excluding</span>
<a name="l12531"></a>12531 <span class="comment">                                                         0x3e00.</span>
<a name="l12532"></a>12532 <span class="comment">                                                         When Authenticate-Mode is set the reset value of</span>
<a name="l12533"></a>12533 <span class="comment">                                                         this field is &quot;1&quot; else &quot;0&apos;. */</span>
<a name="l12534"></a>12534     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#ae034a4f9ba67d582d7899c1dede56b07">mrrs</a>                         : 3;  <span class="comment">/**&lt; Max Read Request Size</span>
<a name="l12535"></a>12535 <span class="comment">                                                                 0 = 128B</span>
<a name="l12536"></a>12536 <span class="comment">                                                                 1 = 256B</span>
<a name="l12537"></a>12537 <span class="comment">                                                                 2 = 512B</span>
<a name="l12538"></a>12538 <span class="comment">                                                                 3 = 1024B</span>
<a name="l12539"></a>12539 <span class="comment">                                                                 4 = 2048B</span>
<a name="l12540"></a>12540 <span class="comment">                                                                 5-7 = Reserved</span>
<a name="l12541"></a>12541 <span class="comment">                                                         This field should not exceed the desired</span>
<a name="l12542"></a>12542 <span class="comment">                                                               max read request size. This field is used to</span>
<a name="l12543"></a>12543 <span class="comment">                                                               determine if an IOBDMA is too large.</span>
<a name="l12544"></a>12544 <span class="comment">                                                         For a PCIe MAC, this field should not exceed</span>
<a name="l12545"></a>12545 <span class="comment">                                                               PCIE*_CFG030[MRRS].</span>
<a name="l12546"></a>12546 <span class="comment">                                                         For a sRIO MAC, this field should indicate a size</span>
<a name="l12547"></a>12547 <span class="comment">                                                               of 256B or smaller. */</span>
<a name="l12548"></a>12548 <span class="preprocessor">#else</span>
<a name="l12549"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#ae034a4f9ba67d582d7899c1dede56b07">12549</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#ae034a4f9ba67d582d7899c1dede56b07">mrrs</a>                         : 3;
<a name="l12550"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#a61f654fe6ade333595b0e553f8dff74a">12550</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#a61f654fe6ade333595b0e553f8dff74a">bar0_d</a>                       : 1;
<a name="l12551"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#ad3a7e0f2f1e12ec4e025b3b4ff85b721">12551</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#ad3a7e0f2f1e12ec4e025b3b4ff85b721">wind_d</a>                       : 1;
<a name="l12552"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#aa258bb5150e4d2f3ea89cb8c660b3a37">12552</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html#aa258bb5150e4d2f3ea89cb8c660b3a37">reserved_5_63</a>                : 59;
<a name="l12553"></a>12553 <span class="preprocessor">#endif</span>
<a name="l12554"></a>12554 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#ac1849023a4a1d359eb6f5ae972d4ccc5">cn61xx</a>;
<a name="l12555"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a7b9910e9ccbd7359c52e94162d37f35d">12555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a7b9910e9ccbd7359c52e94162d37f35d">cn63xx</a>;
<a name="l12556"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#ad4b3de37c2767577bf39452e297f49e2">12556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#ad4b3de37c2767577bf39452e297f49e2">cn63xxp1</a>;
<a name="l12557"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#af8a3b69df0e1e912fde395de03237586">12557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#af8a3b69df0e1e912fde395de03237586">cn66xx</a>;
<a name="l12558"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#add2eecbef66fcacae1c05b215ea377a7">12558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#add2eecbef66fcacae1c05b215ea377a7">cn68xx</a>;
<a name="l12559"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a115a228523e6a4a5484cfaef4d2ba378">12559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a115a228523e6a4a5484cfaef4d2ba378">cn68xxp1</a>;
<a name="l12560"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a22e8ce73308c01c8663231cf777a78a7">12560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a22e8ce73308c01c8663231cf777a78a7">cn70xx</a>;
<a name="l12561"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a763b5a4bc4504c54a05a8bd1bdb36988">12561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a763b5a4bc4504c54a05a8bd1bdb36988">cn70xxp1</a>;
<a name="l12562"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html">12562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html">cvmx_sli_s2m_portx_ctl_cn73xx</a> {
<a name="l12563"></a>12563 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12564"></a>12564 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a83feb361a1c1c56328b72573455e6131">reserved_7_63</a>                : 57;
<a name="l12565"></a>12565     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a8f3a07d88843c7325b2d956cb2026d83">dvferr</a>                       : 1;  <span class="comment">/**&lt; Disables setting SLI_MAC()_PF()_INT_SUM[PKTVF_ERR] for vf illegal memory access */</span>
<a name="l12566"></a>12566     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#adfcba8d27b8a4700af3465f5a0169915">lcl_node</a>                     : 1;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l12567"></a>12567     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a1134dc7582995d71b773ad0bb89a581c">wind_d</a>                       : 1;  <span class="comment">/**&lt; Window disable. When set to 1, disables access to the window registers from the MAC port. */</span>
<a name="l12568"></a>12568     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a2c8848f63ecd5f7e5950b843d1f941e4">bar0_d</a>                       : 1;  <span class="comment">/**&lt; BAR0 disable. When set, disables access from the MAC to BAR0 for the following</span>
<a name="l12569"></a>12569 <span class="comment">                                                         address offsets:</span>
<a name="l12570"></a>12570 <span class="comment">                                                           SLI_WIN_WR_ADDR,</span>
<a name="l12571"></a>12571 <span class="comment">                                                           SLI_WIN_RD_ADDR,</span>
<a name="l12572"></a>12572 <span class="comment">                                                           SLI_WIN_WR_DATA,</span>
<a name="l12573"></a>12573 <span class="comment">                                                           SLI_WIN_WR_MASK,</span>
<a name="l12574"></a>12574 <span class="comment">                                                           SLI_WIN_RD_DATA,</span>
<a name="l12575"></a>12575 <span class="comment">                                                           SLI_MAC_CREDIT_CNT,</span>
<a name="l12576"></a>12576 <span class="comment">                                                           SLI_S2M_PORT()_CTL,</span>
<a name="l12577"></a>12577 <span class="comment">                                                           SLI_MAC_CREDIT_CNT2,</span>
<a name="l12578"></a>12578 <span class="comment">                                                           SLI_S2C_END_MERGE,</span>
<a name="l12579"></a>12579 <span class="comment">                                                           SLI_CIU_INT_SUM,</span>
<a name="l12580"></a>12580 <span class="comment">                                                           SLI_CIU_INT_ENB,</span>
<a name="l12581"></a>12581 <span class="comment">                                                           SLI_MAC()_PF()_FLR_VF_INT,</span>
<a name="l12582"></a>12582 <span class="comment">                                                           SLI_MEM_ACCESS_SUBID(),</span>
<a name="l12583"></a>12583 <span class="comment">                                                           SLI_PP_PKT_CSR_CONTROL,</span>
<a name="l12584"></a>12584 <span class="comment">                                                           SLI_WINDOW_CTL,</span>
<a name="l12585"></a>12585 <span class="comment">                                                           SLI_MEM_ACCESS_CTL,</span>
<a name="l12586"></a>12586 <span class="comment">                                                           SLI_CTL_STATUS,</span>
<a name="l12587"></a>12587 <span class="comment">                                                           SLI_BIST_STATUS,</span>
<a name="l12588"></a>12588 <span class="comment">                                                           SLI_MEM_INT_SUM,</span>
<a name="l12589"></a>12589 <span class="comment">                                                           SLI_MEM_CTL,</span>
<a name="l12590"></a>12590 <span class="comment">                                                           SLI_CTL_PORT(),</span>
<a name="l12591"></a>12591 <span class="comment">                                                           SLI_PKT_MEM_CTL.</span>
<a name="l12592"></a>12592 <span class="comment">                                                         If [BAR0_D] is set, [WIND_D] should also be set. */</span>
<a name="l12593"></a>12593     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a4985f438455e61f8405e7c758f15195b">ld_cmd</a>                       : 2;  <span class="comment">/**&lt; When SLI issues a load command to the L2C that is to be cached, this field selects the</span>
<a name="l12594"></a>12594 <span class="comment">                                                         type of load command to use:</span>
<a name="l12595"></a>12595 <span class="comment">                                                         0x0 = LDD.</span>
<a name="l12596"></a>12596 <span class="comment">                                                         0x1 = LDI.</span>
<a name="l12597"></a>12597 <span class="comment">                                                         0x2 = LDE.</span>
<a name="l12598"></a>12598 <span class="comment">                                                         0x3 = LDY. */</span>
<a name="l12599"></a>12599     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a00bac9be55e34909a5c974cfe1d7db53">reserved_0_0</a>                 : 1;
<a name="l12600"></a>12600 <span class="preprocessor">#else</span>
<a name="l12601"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a00bac9be55e34909a5c974cfe1d7db53">12601</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a00bac9be55e34909a5c974cfe1d7db53">reserved_0_0</a>                 : 1;
<a name="l12602"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a4985f438455e61f8405e7c758f15195b">12602</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a4985f438455e61f8405e7c758f15195b">ld_cmd</a>                       : 2;
<a name="l12603"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a2c8848f63ecd5f7e5950b843d1f941e4">12603</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a2c8848f63ecd5f7e5950b843d1f941e4">bar0_d</a>                       : 1;
<a name="l12604"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a1134dc7582995d71b773ad0bb89a581c">12604</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a1134dc7582995d71b773ad0bb89a581c">wind_d</a>                       : 1;
<a name="l12605"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#adfcba8d27b8a4700af3465f5a0169915">12605</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#adfcba8d27b8a4700af3465f5a0169915">lcl_node</a>                     : 1;
<a name="l12606"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a8f3a07d88843c7325b2d956cb2026d83">12606</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a8f3a07d88843c7325b2d956cb2026d83">dvferr</a>                       : 1;
<a name="l12607"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a83feb361a1c1c56328b72573455e6131">12607</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html#a83feb361a1c1c56328b72573455e6131">reserved_7_63</a>                : 57;
<a name="l12608"></a>12608 <span class="preprocessor">#endif</span>
<a name="l12609"></a>12609 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a555d0a66cf3b7c3795d8f2693e961887">cn73xx</a>;
<a name="l12610"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a5fb49ca730b546baaa3594e1dbce8859">12610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html">cvmx_sli_s2m_portx_ctl_cn73xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a5fb49ca730b546baaa3594e1dbce8859">cn78xx</a>;
<a name="l12611"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html">12611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html">cvmx_sli_s2m_portx_ctl_cn78xxp1</a> {
<a name="l12612"></a>12612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12613"></a>12613 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#ad7744943dd4e86a262b1c02dd0652dc9">reserved_6_63</a>                : 58;
<a name="l12614"></a>12614     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a8dbd59cb0cbbe5d7656692aa651efeb7">lcl_node</a>                     : 1;  <span class="comment">/**&lt; Local CCPI node. When set to 1, all window access is treated as local CCPI</span>
<a name="l12615"></a>12615 <span class="comment">                                                         access. Normally, if address bits [37:36] of the window address CSRs are not</span>
<a name="l12616"></a>12616 <span class="comment">                                                         equal to the chip&apos;s CCPI value, the window operation is sent to the CCPI for</span>
<a name="l12617"></a>12617 <span class="comment">                                                         remote chip access. This field, when set, disables this and treats all access to</span>
<a name="l12618"></a>12618 <span class="comment">                                                         be for the local CCPI. */</span>
<a name="l12619"></a>12619     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#af5d7b62e7c25a52a69640424b4acf838">wind_d</a>                       : 1;  <span class="comment">/**&lt; Window disable. When set to 1, disables access to the window registers from the MAC port. */</span>
<a name="l12620"></a>12620     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#afd6a55e54f2170a217c966e5cc19229f">bar0_d</a>                       : 1;  <span class="comment">/**&lt; BAR0 disable. When set, disables access from the MAC to BAR0 for the following</span>
<a name="l12621"></a>12621 <span class="comment">                                                         address offsets:</span>
<a name="l12622"></a>12622 <span class="comment">                                                         * 0x0-0x32F.</span>
<a name="l12623"></a>12623 <span class="comment">                                                         * 0x3CD0.</span>
<a name="l12624"></a>12624 <span class="comment">                                                         * greater than 0x3D70, excluding 0x3E00. */</span>
<a name="l12625"></a>12625     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a3a53be94d51d9be8bd6012e0f588f816">ld_cmd</a>                       : 2;  <span class="comment">/**&lt; When SLI issues a load command to the L2C that is to be cached, this field selects the</span>
<a name="l12626"></a>12626 <span class="comment">                                                         type of load command to use:</span>
<a name="l12627"></a>12627 <span class="comment">                                                         0x0 = LDD.</span>
<a name="l12628"></a>12628 <span class="comment">                                                         0x1 = LDI.</span>
<a name="l12629"></a>12629 <span class="comment">                                                         0x2 = LDE.</span>
<a name="l12630"></a>12630 <span class="comment">                                                         0x3 = LDY. */</span>
<a name="l12631"></a>12631     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a3c4e96df42d84888dea9279d13b98e86">reserved_0_0</a>                 : 1;
<a name="l12632"></a>12632 <span class="preprocessor">#else</span>
<a name="l12633"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a3c4e96df42d84888dea9279d13b98e86">12633</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a3c4e96df42d84888dea9279d13b98e86">reserved_0_0</a>                 : 1;
<a name="l12634"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a3a53be94d51d9be8bd6012e0f588f816">12634</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a3a53be94d51d9be8bd6012e0f588f816">ld_cmd</a>                       : 2;
<a name="l12635"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#afd6a55e54f2170a217c966e5cc19229f">12635</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#afd6a55e54f2170a217c966e5cc19229f">bar0_d</a>                       : 1;
<a name="l12636"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#af5d7b62e7c25a52a69640424b4acf838">12636</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#af5d7b62e7c25a52a69640424b4acf838">wind_d</a>                       : 1;
<a name="l12637"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a8dbd59cb0cbbe5d7656692aa651efeb7">12637</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#a8dbd59cb0cbbe5d7656692aa651efeb7">lcl_node</a>                     : 1;
<a name="l12638"></a><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#ad7744943dd4e86a262b1c02dd0652dc9">12638</a>     uint64_t <a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn78xxp1.html#ad7744943dd4e86a262b1c02dd0652dc9">reserved_6_63</a>                : 58;
<a name="l12639"></a>12639 <span class="preprocessor">#endif</span>
<a name="l12640"></a>12640 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a606e8b50293ca448d87fddfd010b2b67">cn78xxp1</a>;
<a name="l12641"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#ad89ca9525a3d51a9f17310c711f2949d">12641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn61xx.html">cvmx_sli_s2m_portx_ctl_cn61xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#ad89ca9525a3d51a9f17310c711f2949d">cnf71xx</a>;
<a name="l12642"></a><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a3a9eca13b23aba10d48cb4f0cf5a38de">12642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__s2m__portx__ctl_1_1cvmx__sli__s2m__portx__ctl__cn73xx.html">cvmx_sli_s2m_portx_ctl_cn73xx</a>  <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html#a3a9eca13b23aba10d48cb4f0cf5a38de">cnf75xx</a>;
<a name="l12643"></a>12643 };
<a name="l12644"></a><a class="code" href="cvmx-sli-defs_8h.html#af658f1952347c1cb911da035f72124ce">12644</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__s2m__portx__ctl.html" title="cvmx_sli_s2m_port::_ctl">cvmx_sli_s2m_portx_ctl</a> <a class="code" href="unioncvmx__sli__s2m__portx__ctl.html" title="cvmx_sli_s2m_port::_ctl">cvmx_sli_s2m_portx_ctl_t</a>;
<a name="l12645"></a>12645 <span class="comment"></span>
<a name="l12646"></a>12646 <span class="comment">/**</span>
<a name="l12647"></a>12647 <span class="comment"> * cvmx_sli_scratch_1</span>
<a name="l12648"></a>12648 <span class="comment"> *</span>
<a name="l12649"></a>12649 <span class="comment"> * This registers is a general purpose 64-bit scratch register for software use.</span>
<a name="l12650"></a>12650 <span class="comment"> *</span>
<a name="l12651"></a>12651 <span class="comment"> */</span>
<a name="l12652"></a><a class="code" href="unioncvmx__sli__scratch__1.html">12652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__scratch__1.html" title="cvmx_sli_scratch_1">cvmx_sli_scratch_1</a> {
<a name="l12653"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a650f8fbc733167083073e93d6882205f">12653</a>     uint64_t <a class="code" href="unioncvmx__sli__scratch__1.html#a650f8fbc733167083073e93d6882205f">u64</a>;
<a name="l12654"></a><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">12654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a> {
<a name="l12655"></a>12655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12656"></a>12656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html#aeefe4e6164f07f684b0ed69fa83375b5">data</a>                         : 64; <span class="comment">/**&lt; The value in this register is totally software dependent. */</span>
<a name="l12657"></a>12657 <span class="preprocessor">#else</span>
<a name="l12658"></a><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html#aeefe4e6164f07f684b0ed69fa83375b5">12658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html#aeefe4e6164f07f684b0ed69fa83375b5">data</a>                         : 64;
<a name="l12659"></a>12659 <span class="preprocessor">#endif</span>
<a name="l12660"></a>12660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__scratch__1.html#adc74e9aec15a01c8823c1f91629094a3">s</a>;
<a name="l12661"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a200b142a7c8676e26800deb8ed00e8c0">12661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a200b142a7c8676e26800deb8ed00e8c0">cn61xx</a>;
<a name="l12662"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a16ede9fa346168290c5bd1734e058340">12662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a16ede9fa346168290c5bd1734e058340">cn63xx</a>;
<a name="l12663"></a><a class="code" href="unioncvmx__sli__scratch__1.html#ae5d4cb4fd632a2a7ee85997095bc6ac3">12663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#ae5d4cb4fd632a2a7ee85997095bc6ac3">cn63xxp1</a>;
<a name="l12664"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a8ef16fd337f2031542cca4ff8edb6e34">12664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a8ef16fd337f2031542cca4ff8edb6e34">cn66xx</a>;
<a name="l12665"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a18fca01161f4661dab422857720c434e">12665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a18fca01161f4661dab422857720c434e">cn68xx</a>;
<a name="l12666"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a145c559473453fa4aec723c1a442a8b0">12666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a145c559473453fa4aec723c1a442a8b0">cn68xxp1</a>;
<a name="l12667"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a124526909788ff49a5c66b99d35374bc">12667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a124526909788ff49a5c66b99d35374bc">cn70xx</a>;
<a name="l12668"></a><a class="code" href="unioncvmx__sli__scratch__1.html#ad2f2e6492ff414475facb5f81040a977">12668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#ad2f2e6492ff414475facb5f81040a977">cn70xxp1</a>;
<a name="l12669"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a28e01bed667db1c5c93101307b2e1e40">12669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a28e01bed667db1c5c93101307b2e1e40">cn73xx</a>;
<a name="l12670"></a><a class="code" href="unioncvmx__sli__scratch__1.html#afd78c7699ca3a33b9c2dab22c5e13583">12670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#afd78c7699ca3a33b9c2dab22c5e13583">cn78xx</a>;
<a name="l12671"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a018a83f4225ab9d5193aab417645c228">12671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a018a83f4225ab9d5193aab417645c228">cn78xxp1</a>;
<a name="l12672"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a689b00d6ee47b783ba3d291d07ab8a3c">12672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a689b00d6ee47b783ba3d291d07ab8a3c">cnf71xx</a>;
<a name="l12673"></a><a class="code" href="unioncvmx__sli__scratch__1.html#a31766350ec48901ad394795c0c16275d">12673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__1_1_1cvmx__sli__scratch__1__s.html">cvmx_sli_scratch_1_s</a>           <a class="code" href="unioncvmx__sli__scratch__1.html#a31766350ec48901ad394795c0c16275d">cnf75xx</a>;
<a name="l12674"></a>12674 };
<a name="l12675"></a><a class="code" href="cvmx-sli-defs_8h.html#a9cc4da55a9d204d5f5cd4874ce56cc26">12675</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__scratch__1.html" title="cvmx_sli_scratch_1">cvmx_sli_scratch_1</a> <a class="code" href="unioncvmx__sli__scratch__1.html" title="cvmx_sli_scratch_1">cvmx_sli_scratch_1_t</a>;
<a name="l12676"></a>12676 <span class="comment"></span>
<a name="l12677"></a>12677 <span class="comment">/**</span>
<a name="l12678"></a>12678 <span class="comment"> * cvmx_sli_scratch_2</span>
<a name="l12679"></a>12679 <span class="comment"> *</span>
<a name="l12680"></a>12680 <span class="comment"> * This registers is a general purpose 64-bit scratch register for software use.</span>
<a name="l12681"></a>12681 <span class="comment"> *</span>
<a name="l12682"></a>12682 <span class="comment"> */</span>
<a name="l12683"></a><a class="code" href="unioncvmx__sli__scratch__2.html">12683</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__scratch__2.html" title="cvmx_sli_scratch_2">cvmx_sli_scratch_2</a> {
<a name="l12684"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a520af7720402e4f6b35e3a193fca9828">12684</a>     uint64_t <a class="code" href="unioncvmx__sli__scratch__2.html#a520af7720402e4f6b35e3a193fca9828">u64</a>;
<a name="l12685"></a><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">12685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a> {
<a name="l12686"></a>12686 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12687"></a>12687 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html#ac7e18366c574025af1cab120583ca62b">data</a>                         : 64; <span class="comment">/**&lt; The value in this register is totally software dependent. */</span>
<a name="l12688"></a>12688 <span class="preprocessor">#else</span>
<a name="l12689"></a><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html#ac7e18366c574025af1cab120583ca62b">12689</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html#ac7e18366c574025af1cab120583ca62b">data</a>                         : 64;
<a name="l12690"></a>12690 <span class="preprocessor">#endif</span>
<a name="l12691"></a>12691 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__scratch__2.html#ad654d22cc5bb1908628b0bc05781bc48">s</a>;
<a name="l12692"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a7017ab128ad490a0656ee3690c5e69ca">12692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a7017ab128ad490a0656ee3690c5e69ca">cn61xx</a>;
<a name="l12693"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a0faacf22693f7ffd7141481ecdecdb90">12693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a0faacf22693f7ffd7141481ecdecdb90">cn63xx</a>;
<a name="l12694"></a><a class="code" href="unioncvmx__sli__scratch__2.html#ac94f538e64b99c4fad502b9482243fc2">12694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#ac94f538e64b99c4fad502b9482243fc2">cn63xxp1</a>;
<a name="l12695"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a11a99d50b910ade4fbb92258d7ddf610">12695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a11a99d50b910ade4fbb92258d7ddf610">cn66xx</a>;
<a name="l12696"></a><a class="code" href="unioncvmx__sli__scratch__2.html#afe63a31dc65be625e11bb360a80389d2">12696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#afe63a31dc65be625e11bb360a80389d2">cn68xx</a>;
<a name="l12697"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a32d39a2612589fd6b9556fdd73bebda3">12697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a32d39a2612589fd6b9556fdd73bebda3">cn68xxp1</a>;
<a name="l12698"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a743a4c9a2883346208849ba30dca87ad">12698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a743a4c9a2883346208849ba30dca87ad">cn70xx</a>;
<a name="l12699"></a><a class="code" href="unioncvmx__sli__scratch__2.html#ad30018a6ee60fba266626b8678875d26">12699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#ad30018a6ee60fba266626b8678875d26">cn70xxp1</a>;
<a name="l12700"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a93e13ecd0735ddf5222164566f4ca4d8">12700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a93e13ecd0735ddf5222164566f4ca4d8">cn73xx</a>;
<a name="l12701"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a1587f60c629402c30f8f477adcd49268">12701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a1587f60c629402c30f8f477adcd49268">cn78xx</a>;
<a name="l12702"></a><a class="code" href="unioncvmx__sli__scratch__2.html#ac7ac62674f219bb61e3d9e423e9cb93f">12702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#ac7ac62674f219bb61e3d9e423e9cb93f">cn78xxp1</a>;
<a name="l12703"></a><a class="code" href="unioncvmx__sli__scratch__2.html#ac47020c590d0e0ec9f8daa9f0e6a9732">12703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#ac47020c590d0e0ec9f8daa9f0e6a9732">cnf71xx</a>;
<a name="l12704"></a><a class="code" href="unioncvmx__sli__scratch__2.html#a6a014deec664cb73d9c8c119570b7c9d">12704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__scratch__2_1_1cvmx__sli__scratch__2__s.html">cvmx_sli_scratch_2_s</a>           <a class="code" href="unioncvmx__sli__scratch__2.html#a6a014deec664cb73d9c8c119570b7c9d">cnf75xx</a>;
<a name="l12705"></a>12705 };
<a name="l12706"></a><a class="code" href="cvmx-sli-defs_8h.html#a55eb736e19f9f75fa5aa190325bbd33b">12706</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__scratch__2.html" title="cvmx_sli_scratch_2">cvmx_sli_scratch_2</a> <a class="code" href="unioncvmx__sli__scratch__2.html" title="cvmx_sli_scratch_2">cvmx_sli_scratch_2_t</a>;
<a name="l12707"></a>12707 <span class="comment"></span>
<a name="l12708"></a>12708 <span class="comment">/**</span>
<a name="l12709"></a>12709 <span class="comment"> * cvmx_sli_state1</span>
<a name="l12710"></a>12710 <span class="comment"> *</span>
<a name="l12711"></a>12711 <span class="comment"> * This register contains state machines in SLI and is for debug.</span>
<a name="l12712"></a>12712 <span class="comment"> *</span>
<a name="l12713"></a>12713 <span class="comment"> */</span>
<a name="l12714"></a><a class="code" href="unioncvmx__sli__state1.html">12714</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__state1.html" title="cvmx_sli_state1">cvmx_sli_state1</a> {
<a name="l12715"></a><a class="code" href="unioncvmx__sli__state1.html#a9889cee80e2fde16863015c3a0ee8188">12715</a>     uint64_t <a class="code" href="unioncvmx__sli__state1.html#a9889cee80e2fde16863015c3a0ee8188">u64</a>;
<a name="l12716"></a><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">12716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a> {
<a name="l12717"></a>12717 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12718"></a>12718 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a137181d8ed5e40b64b72addb8a57dab2">cpl1</a>                         : 12; <span class="comment">/**&lt; CPL1 state. */</span>
<a name="l12719"></a>12719     uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a6dfb83eb76eb8b7d72ad3662ea1f20bb">cpl0</a>                         : 12; <span class="comment">/**&lt; CPL0 state. */</span>
<a name="l12720"></a>12720     uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a96387851dae60aa0e1a0bb0a9ee13818">arb</a>                          : 1;  <span class="comment">/**&lt; ARB state. */</span>
<a name="l12721"></a>12721     uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a5b6d8abf37f853f492a3e6c8785f1925">csr</a>                          : 39; <span class="comment">/**&lt; CSR state. */</span>
<a name="l12722"></a>12722 <span class="preprocessor">#else</span>
<a name="l12723"></a><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a5b6d8abf37f853f492a3e6c8785f1925">12723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a5b6d8abf37f853f492a3e6c8785f1925">csr</a>                          : 39;
<a name="l12724"></a><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a96387851dae60aa0e1a0bb0a9ee13818">12724</a>     uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a96387851dae60aa0e1a0bb0a9ee13818">arb</a>                          : 1;
<a name="l12725"></a><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a6dfb83eb76eb8b7d72ad3662ea1f20bb">12725</a>     uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a6dfb83eb76eb8b7d72ad3662ea1f20bb">cpl0</a>                         : 12;
<a name="l12726"></a><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a137181d8ed5e40b64b72addb8a57dab2">12726</a>     uint64_t <a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html#a137181d8ed5e40b64b72addb8a57dab2">cpl1</a>                         : 12;
<a name="l12727"></a>12727 <span class="preprocessor">#endif</span>
<a name="l12728"></a>12728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__state1.html#a0c230796b74200a10a9f4b700ae53769">s</a>;
<a name="l12729"></a><a class="code" href="unioncvmx__sli__state1.html#a85844ea079d8e9c69441eb7a3772aeb2">12729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a85844ea079d8e9c69441eb7a3772aeb2">cn61xx</a>;
<a name="l12730"></a><a class="code" href="unioncvmx__sli__state1.html#a7770d6f444d34e561953083cc9aef062">12730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a7770d6f444d34e561953083cc9aef062">cn63xx</a>;
<a name="l12731"></a><a class="code" href="unioncvmx__sli__state1.html#a99460f5f44f6796abba602cf3fb8edb2">12731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a99460f5f44f6796abba602cf3fb8edb2">cn63xxp1</a>;
<a name="l12732"></a><a class="code" href="unioncvmx__sli__state1.html#a045c91942680abfccd0f3554c9d4c567">12732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a045c91942680abfccd0f3554c9d4c567">cn66xx</a>;
<a name="l12733"></a><a class="code" href="unioncvmx__sli__state1.html#a6b83e97ecfd44d8d063ce30b523a2769">12733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a6b83e97ecfd44d8d063ce30b523a2769">cn68xx</a>;
<a name="l12734"></a><a class="code" href="unioncvmx__sli__state1.html#a59fb6ab77a1a05a7cc9a172fc1455723">12734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a59fb6ab77a1a05a7cc9a172fc1455723">cn68xxp1</a>;
<a name="l12735"></a><a class="code" href="unioncvmx__sli__state1.html#a63a618ffba4b3cace1a341b17a06018d">12735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a63a618ffba4b3cace1a341b17a06018d">cn70xx</a>;
<a name="l12736"></a><a class="code" href="unioncvmx__sli__state1.html#a23d8cff932ab921f6feeb24602b271d2">12736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a23d8cff932ab921f6feeb24602b271d2">cn70xxp1</a>;
<a name="l12737"></a><a class="code" href="unioncvmx__sli__state1.html#a9fcbb0b545085705a489942fc5c68598">12737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a9fcbb0b545085705a489942fc5c68598">cn73xx</a>;
<a name="l12738"></a><a class="code" href="unioncvmx__sli__state1.html#a66d0aa1d1fb3918cb7843d5203eb6ec0">12738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a66d0aa1d1fb3918cb7843d5203eb6ec0">cn78xx</a>;
<a name="l12739"></a><a class="code" href="unioncvmx__sli__state1.html#a4591018dfc32d1af91a10ef35d4b50a1">12739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#a4591018dfc32d1af91a10ef35d4b50a1">cn78xxp1</a>;
<a name="l12740"></a><a class="code" href="unioncvmx__sli__state1.html#ae5b186aec23d7a9b70ed73b6b8cfe143">12740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#ae5b186aec23d7a9b70ed73b6b8cfe143">cnf71xx</a>;
<a name="l12741"></a><a class="code" href="unioncvmx__sli__state1.html#aa6eed0962b110bd0516d9dedf2e0eb48">12741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state1_1_1cvmx__sli__state1__s.html">cvmx_sli_state1_s</a>              <a class="code" href="unioncvmx__sli__state1.html#aa6eed0962b110bd0516d9dedf2e0eb48">cnf75xx</a>;
<a name="l12742"></a>12742 };
<a name="l12743"></a><a class="code" href="cvmx-sli-defs_8h.html#a120df93c7c3776d79ac37831bf19db3e">12743</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__state1.html" title="cvmx_sli_state1">cvmx_sli_state1</a> <a class="code" href="unioncvmx__sli__state1.html" title="cvmx_sli_state1">cvmx_sli_state1_t</a>;
<a name="l12744"></a>12744 <span class="comment"></span>
<a name="l12745"></a>12745 <span class="comment">/**</span>
<a name="l12746"></a>12746 <span class="comment"> * cvmx_sli_state2</span>
<a name="l12747"></a>12747 <span class="comment"> *</span>
<a name="l12748"></a>12748 <span class="comment"> * This register contains state machines in SLI and is for debug.</span>
<a name="l12749"></a>12749 <span class="comment"> *</span>
<a name="l12750"></a>12750 <span class="comment"> */</span>
<a name="l12751"></a><a class="code" href="unioncvmx__sli__state2.html">12751</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__state2.html" title="cvmx_sli_state2">cvmx_sli_state2</a> {
<a name="l12752"></a><a class="code" href="unioncvmx__sli__state2.html#a9c05955646980c7eb26f5a078092ef83">12752</a>     uint64_t <a class="code" href="unioncvmx__sli__state2.html#a9c05955646980c7eb26f5a078092ef83">u64</a>;
<a name="l12753"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__s.html">12753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__s.html">cvmx_sli_state2_s</a> {
<a name="l12754"></a>12754 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12755"></a>12755 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__s.html#a6572a8bdf29bf851aa036a391450a025">reserved_0_63</a>                : 64;
<a name="l12756"></a>12756 <span class="preprocessor">#else</span>
<a name="l12757"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__s.html#a6572a8bdf29bf851aa036a391450a025">12757</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__s.html#a6572a8bdf29bf851aa036a391450a025">reserved_0_63</a>                : 64;
<a name="l12758"></a>12758 <span class="preprocessor">#endif</span>
<a name="l12759"></a>12759 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__state2.html#ab3031bb37ef66a0e6e859b2dad2681b0">s</a>;
<a name="l12760"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">12760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a> {
<a name="l12761"></a>12761 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12762"></a>12762 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a8fd29a83dcfb41b3e9f94a230e272c67">reserved_56_63</a>               : 8;
<a name="l12763"></a>12763     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ab27719bd4746c34d777b5a26568c52f4">nnp1</a>                         : 8;  <span class="comment">/**&lt; NNP1 State */</span>
<a name="l12764"></a>12764     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a68fae4a5c5a33246cade81dc30a4bf94">reserved_47_47</a>               : 1;
<a name="l12765"></a>12765     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a6730cfa692bae19362071ab1c7a2929f">rac</a>                          : 1;  <span class="comment">/**&lt; RAC State */</span>
<a name="l12766"></a>12766     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ab50fd242a6c84afe33d0433da408a035">csm1</a>                         : 15; <span class="comment">/**&lt; CSM1 State */</span>
<a name="l12767"></a>12767     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ac0e630e31ceb33033d3f53fc00606ea0">csm0</a>                         : 15; <span class="comment">/**&lt; CSM0 State */</span>
<a name="l12768"></a>12768     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a3b7431f1d55c130ce9201ad146a8fe31">nnp0</a>                         : 8;  <span class="comment">/**&lt; NNP0 State */</span>
<a name="l12769"></a>12769     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a73d2fadd81e04202e0a01b95dd818f53">nnd</a>                          : 8;  <span class="comment">/**&lt; NND State */</span>
<a name="l12770"></a>12770 <span class="preprocessor">#else</span>
<a name="l12771"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a73d2fadd81e04202e0a01b95dd818f53">12771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a73d2fadd81e04202e0a01b95dd818f53">nnd</a>                          : 8;
<a name="l12772"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a3b7431f1d55c130ce9201ad146a8fe31">12772</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a3b7431f1d55c130ce9201ad146a8fe31">nnp0</a>                         : 8;
<a name="l12773"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ac0e630e31ceb33033d3f53fc00606ea0">12773</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ac0e630e31ceb33033d3f53fc00606ea0">csm0</a>                         : 15;
<a name="l12774"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ab50fd242a6c84afe33d0433da408a035">12774</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ab50fd242a6c84afe33d0433da408a035">csm1</a>                         : 15;
<a name="l12775"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a6730cfa692bae19362071ab1c7a2929f">12775</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a6730cfa692bae19362071ab1c7a2929f">rac</a>                          : 1;
<a name="l12776"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a68fae4a5c5a33246cade81dc30a4bf94">12776</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a68fae4a5c5a33246cade81dc30a4bf94">reserved_47_47</a>               : 1;
<a name="l12777"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ab27719bd4746c34d777b5a26568c52f4">12777</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#ab27719bd4746c34d777b5a26568c52f4">nnp1</a>                         : 8;
<a name="l12778"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a8fd29a83dcfb41b3e9f94a230e272c67">12778</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html#a8fd29a83dcfb41b3e9f94a230e272c67">reserved_56_63</a>               : 8;
<a name="l12779"></a>12779 <span class="preprocessor">#endif</span>
<a name="l12780"></a>12780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__state2.html#a5486df31f5dc7aee9b7fc647d5e1c41d">cn61xx</a>;
<a name="l12781"></a><a class="code" href="unioncvmx__sli__state2.html#a58dfff542e2446b7c717048169c9b899">12781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#a58dfff542e2446b7c717048169c9b899">cn63xx</a>;
<a name="l12782"></a><a class="code" href="unioncvmx__sli__state2.html#a9c6be237e1a5209ca9c6ad54f45ca08a">12782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#a9c6be237e1a5209ca9c6ad54f45ca08a">cn63xxp1</a>;
<a name="l12783"></a><a class="code" href="unioncvmx__sli__state2.html#a3df515e4fd93fe580f5e9dd0ae016be0">12783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#a3df515e4fd93fe580f5e9dd0ae016be0">cn66xx</a>;
<a name="l12784"></a><a class="code" href="unioncvmx__sli__state2.html#a10442bbdf9aadabd14001c6f5c24c656">12784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#a10442bbdf9aadabd14001c6f5c24c656">cn68xx</a>;
<a name="l12785"></a><a class="code" href="unioncvmx__sli__state2.html#aa6629d4a1da6b9983f810c865e488f53">12785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#aa6629d4a1da6b9983f810c865e488f53">cn68xxp1</a>;
<a name="l12786"></a><a class="code" href="unioncvmx__sli__state2.html#a6f1afa16401e691e81b150559e0a371a">12786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#a6f1afa16401e691e81b150559e0a371a">cn70xx</a>;
<a name="l12787"></a><a class="code" href="unioncvmx__sli__state2.html#a5a154d3c5a6555ea784a93ae48397d51">12787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#a5a154d3c5a6555ea784a93ae48397d51">cn70xxp1</a>;
<a name="l12788"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html">12788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html">cvmx_sli_state2_cn73xx</a> {
<a name="l12789"></a>12789 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12790"></a>12790 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#aa2d7cb2d0c1f22037d4a5d0be1bbc001">reserved_57_63</a>               : 7;
<a name="l12791"></a>12791     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#ae21d47d84e6cf25e71ebaf22299091ee">nnp1</a>                         : 8;  <span class="comment">/**&lt; NNP1 state. */</span>
<a name="l12792"></a>12792     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a9614a0e19640b13746f726e9adfb167a">reserved_48_48</a>               : 1;
<a name="l12793"></a>12793     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a337e918b3865a6ff6f4c240180ea69e3">rac</a>                          : 1;  <span class="comment">/**&lt; RAC state. */</span>
<a name="l12794"></a>12794     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a7d4d16c72d579952f3582af11ef234c3">csm1</a>                         : 15; <span class="comment">/**&lt; CSM1 state. */</span>
<a name="l12795"></a>12795     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#aa4a1500960937ad5c2b195700c869ce7">csm0</a>                         : 15; <span class="comment">/**&lt; CSM0 state. */</span>
<a name="l12796"></a>12796     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a12c1b79695ffa3184635b72011910294">nnp0</a>                         : 8;  <span class="comment">/**&lt; NNP0 state. */</span>
<a name="l12797"></a>12797     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a13e71377d450a04b0ac400288ea20542">nnd</a>                          : 9;  <span class="comment">/**&lt; NND state. */</span>
<a name="l12798"></a>12798 <span class="preprocessor">#else</span>
<a name="l12799"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a13e71377d450a04b0ac400288ea20542">12799</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a13e71377d450a04b0ac400288ea20542">nnd</a>                          : 9;
<a name="l12800"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a12c1b79695ffa3184635b72011910294">12800</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a12c1b79695ffa3184635b72011910294">nnp0</a>                         : 8;
<a name="l12801"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#aa4a1500960937ad5c2b195700c869ce7">12801</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#aa4a1500960937ad5c2b195700c869ce7">csm0</a>                         : 15;
<a name="l12802"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a7d4d16c72d579952f3582af11ef234c3">12802</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a7d4d16c72d579952f3582af11ef234c3">csm1</a>                         : 15;
<a name="l12803"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a337e918b3865a6ff6f4c240180ea69e3">12803</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a337e918b3865a6ff6f4c240180ea69e3">rac</a>                          : 1;
<a name="l12804"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a9614a0e19640b13746f726e9adfb167a">12804</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#a9614a0e19640b13746f726e9adfb167a">reserved_48_48</a>               : 1;
<a name="l12805"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#ae21d47d84e6cf25e71ebaf22299091ee">12805</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#ae21d47d84e6cf25e71ebaf22299091ee">nnp1</a>                         : 8;
<a name="l12806"></a><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#aa2d7cb2d0c1f22037d4a5d0be1bbc001">12806</a>     uint64_t <a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html#aa2d7cb2d0c1f22037d4a5d0be1bbc001">reserved_57_63</a>               : 7;
<a name="l12807"></a>12807 <span class="preprocessor">#endif</span>
<a name="l12808"></a>12808 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__state2.html#a92dd3d10fa0f4f47e3757c9fa64b9a5f">cn73xx</a>;
<a name="l12809"></a><a class="code" href="unioncvmx__sli__state2.html#af9e015a768a60f6a133a4c32993bf162">12809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html">cvmx_sli_state2_cn73xx</a>         <a class="code" href="unioncvmx__sli__state2.html#af9e015a768a60f6a133a4c32993bf162">cn78xx</a>;
<a name="l12810"></a><a class="code" href="unioncvmx__sli__state2.html#ac92e8d6e48da44454ee2c337610ae136">12810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html">cvmx_sli_state2_cn73xx</a>         <a class="code" href="unioncvmx__sli__state2.html#ac92e8d6e48da44454ee2c337610ae136">cn78xxp1</a>;
<a name="l12811"></a><a class="code" href="unioncvmx__sli__state2.html#af6ec564c54b026251ca0e41bf488ed33">12811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn61xx.html">cvmx_sli_state2_cn61xx</a>         <a class="code" href="unioncvmx__sli__state2.html#af6ec564c54b026251ca0e41bf488ed33">cnf71xx</a>;
<a name="l12812"></a><a class="code" href="unioncvmx__sli__state2.html#a35aabd5fd1ed7ce78c3c644e799f6d5e">12812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state2_1_1cvmx__sli__state2__cn73xx.html">cvmx_sli_state2_cn73xx</a>         <a class="code" href="unioncvmx__sli__state2.html#a35aabd5fd1ed7ce78c3c644e799f6d5e">cnf75xx</a>;
<a name="l12813"></a>12813 };
<a name="l12814"></a><a class="code" href="cvmx-sli-defs_8h.html#ad1282505ecc9e500ee1d9ddebbca032c">12814</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__state2.html" title="cvmx_sli_state2">cvmx_sli_state2</a> <a class="code" href="unioncvmx__sli__state2.html" title="cvmx_sli_state2">cvmx_sli_state2_t</a>;
<a name="l12815"></a>12815 <span class="comment"></span>
<a name="l12816"></a>12816 <span class="comment">/**</span>
<a name="l12817"></a>12817 <span class="comment"> * cvmx_sli_state3</span>
<a name="l12818"></a>12818 <span class="comment"> *</span>
<a name="l12819"></a>12819 <span class="comment"> * This register contains state machines in SLI and is for debug.</span>
<a name="l12820"></a>12820 <span class="comment"> *</span>
<a name="l12821"></a>12821 <span class="comment"> */</span>
<a name="l12822"></a><a class="code" href="unioncvmx__sli__state3.html">12822</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__state3.html" title="cvmx_sli_state3">cvmx_sli_state3</a> {
<a name="l12823"></a><a class="code" href="unioncvmx__sli__state3.html#a9558948f2f0b80a94201d18e2f4ef149">12823</a>     uint64_t <a class="code" href="unioncvmx__sli__state3.html#a9558948f2f0b80a94201d18e2f4ef149">u64</a>;
<a name="l12824"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__s.html">12824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__s.html">cvmx_sli_state3_s</a> {
<a name="l12825"></a>12825 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12826"></a>12826 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__s.html#af44efb04bad27c4b88040acedf16d36a">reserved_0_63</a>                : 64;
<a name="l12827"></a>12827 <span class="preprocessor">#else</span>
<a name="l12828"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__s.html#af44efb04bad27c4b88040acedf16d36a">12828</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__s.html#af44efb04bad27c4b88040acedf16d36a">reserved_0_63</a>                : 64;
<a name="l12829"></a>12829 <span class="preprocessor">#endif</span>
<a name="l12830"></a>12830 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__state3.html#ac9c1f95306d0b9be12510132b8e645a9">s</a>;
<a name="l12831"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">12831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a> {
<a name="l12832"></a>12832 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12833"></a>12833 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a7d1c1c131778aed5279c7d66434bbcf1">reserved_56_63</a>               : 8;
<a name="l12834"></a>12834     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a0a7d09d1505eef7169aacfc4b2fd880c">psm1</a>                         : 15; <span class="comment">/**&lt; PSM1 State */</span>
<a name="l12835"></a>12835     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a8de66101b2dd44410473f96c0efdeffb">psm0</a>                         : 15; <span class="comment">/**&lt; PSM0 State */</span>
<a name="l12836"></a>12836     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#aac8968fe0ea415a1eff61586c8dcad51">nsm1</a>                         : 13; <span class="comment">/**&lt; NSM1 State */</span>
<a name="l12837"></a>12837     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a3773e3b0df52d13a10a6e430e020c811">nsm0</a>                         : 13; <span class="comment">/**&lt; NSM0 State */</span>
<a name="l12838"></a>12838 <span class="preprocessor">#else</span>
<a name="l12839"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a3773e3b0df52d13a10a6e430e020c811">12839</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a3773e3b0df52d13a10a6e430e020c811">nsm0</a>                         : 13;
<a name="l12840"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#aac8968fe0ea415a1eff61586c8dcad51">12840</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#aac8968fe0ea415a1eff61586c8dcad51">nsm1</a>                         : 13;
<a name="l12841"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a8de66101b2dd44410473f96c0efdeffb">12841</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a8de66101b2dd44410473f96c0efdeffb">psm0</a>                         : 15;
<a name="l12842"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a0a7d09d1505eef7169aacfc4b2fd880c">12842</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a0a7d09d1505eef7169aacfc4b2fd880c">psm1</a>                         : 15;
<a name="l12843"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a7d1c1c131778aed5279c7d66434bbcf1">12843</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html#a7d1c1c131778aed5279c7d66434bbcf1">reserved_56_63</a>               : 8;
<a name="l12844"></a>12844 <span class="preprocessor">#endif</span>
<a name="l12845"></a>12845 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__state3.html#a22569f2a70acf2ee0a855c90b2065853">cn61xx</a>;
<a name="l12846"></a><a class="code" href="unioncvmx__sli__state3.html#a62909795afe0bafa8e5d45f6ea05f1a6">12846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#a62909795afe0bafa8e5d45f6ea05f1a6">cn63xx</a>;
<a name="l12847"></a><a class="code" href="unioncvmx__sli__state3.html#a11ba83b3b77bf0c3ca0cf85d9da68dd6">12847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#a11ba83b3b77bf0c3ca0cf85d9da68dd6">cn63xxp1</a>;
<a name="l12848"></a><a class="code" href="unioncvmx__sli__state3.html#abc2566bd6fc2c05657cdce022e506996">12848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#abc2566bd6fc2c05657cdce022e506996">cn66xx</a>;
<a name="l12849"></a><a class="code" href="unioncvmx__sli__state3.html#a245e47545c859e430f70b7f0bdbf9a6a">12849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#a245e47545c859e430f70b7f0bdbf9a6a">cn68xx</a>;
<a name="l12850"></a><a class="code" href="unioncvmx__sli__state3.html#a727b4552e711f64a6d0cc41b749aa26c">12850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#a727b4552e711f64a6d0cc41b749aa26c">cn68xxp1</a>;
<a name="l12851"></a><a class="code" href="unioncvmx__sli__state3.html#ad082f1eef9915457a3d97310242e04cb">12851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#ad082f1eef9915457a3d97310242e04cb">cn70xx</a>;
<a name="l12852"></a><a class="code" href="unioncvmx__sli__state3.html#ae7fd76d28e6c1e34587d538b54d582dc">12852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#ae7fd76d28e6c1e34587d538b54d582dc">cn70xxp1</a>;
<a name="l12853"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html">12853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html">cvmx_sli_state3_cn73xx</a> {
<a name="l12854"></a>12854 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12855"></a>12855 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a56f80212e3f3992d380e85c400d58ab2">reserved_60_63</a>               : 4;
<a name="l12856"></a>12856     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#af1550f312b7477c1858b7b37cff9c39c">psm1</a>                         : 15; <span class="comment">/**&lt; PSM1 state. */</span>
<a name="l12857"></a>12857     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a1047928f5a57e10e0e4d63745677d06f">psm0</a>                         : 15; <span class="comment">/**&lt; PSM0 state. */</span>
<a name="l12858"></a>12858     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a8a8ac357a0f92fb9f13307ee29995f8a">nsm1</a>                         : 15; <span class="comment">/**&lt; NSM1 state. */</span>
<a name="l12859"></a>12859     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#ac9fbf37ae19fac2bb2d7643e70bcb284">nsm0</a>                         : 15; <span class="comment">/**&lt; NSM0 state. */</span>
<a name="l12860"></a>12860 <span class="preprocessor">#else</span>
<a name="l12861"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#ac9fbf37ae19fac2bb2d7643e70bcb284">12861</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#ac9fbf37ae19fac2bb2d7643e70bcb284">nsm0</a>                         : 15;
<a name="l12862"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a8a8ac357a0f92fb9f13307ee29995f8a">12862</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a8a8ac357a0f92fb9f13307ee29995f8a">nsm1</a>                         : 15;
<a name="l12863"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a1047928f5a57e10e0e4d63745677d06f">12863</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a1047928f5a57e10e0e4d63745677d06f">psm0</a>                         : 15;
<a name="l12864"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#af1550f312b7477c1858b7b37cff9c39c">12864</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#af1550f312b7477c1858b7b37cff9c39c">psm1</a>                         : 15;
<a name="l12865"></a><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a56f80212e3f3992d380e85c400d58ab2">12865</a>     uint64_t <a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html#a56f80212e3f3992d380e85c400d58ab2">reserved_60_63</a>               : 4;
<a name="l12866"></a>12866 <span class="preprocessor">#endif</span>
<a name="l12867"></a>12867 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__state3.html#aa079918fb3d0c44a78a0e7a99403b60c">cn73xx</a>;
<a name="l12868"></a><a class="code" href="unioncvmx__sli__state3.html#aae8978f1939963acd94a6fe3028c467f">12868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html">cvmx_sli_state3_cn73xx</a>         <a class="code" href="unioncvmx__sli__state3.html#aae8978f1939963acd94a6fe3028c467f">cn78xx</a>;
<a name="l12869"></a><a class="code" href="unioncvmx__sli__state3.html#ab8ce59a5d7b804e88a71e49e83ad22af">12869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html">cvmx_sli_state3_cn73xx</a>         <a class="code" href="unioncvmx__sli__state3.html#ab8ce59a5d7b804e88a71e49e83ad22af">cn78xxp1</a>;
<a name="l12870"></a><a class="code" href="unioncvmx__sli__state3.html#a37edba5274d201a4775122a5f5fbfa6e">12870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn61xx.html">cvmx_sli_state3_cn61xx</a>         <a class="code" href="unioncvmx__sli__state3.html#a37edba5274d201a4775122a5f5fbfa6e">cnf71xx</a>;
<a name="l12871"></a><a class="code" href="unioncvmx__sli__state3.html#ade9fc967b4583abca83af18b4ef20812">12871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__state3_1_1cvmx__sli__state3__cn73xx.html">cvmx_sli_state3_cn73xx</a>         <a class="code" href="unioncvmx__sli__state3.html#ade9fc967b4583abca83af18b4ef20812">cnf75xx</a>;
<a name="l12872"></a>12872 };
<a name="l12873"></a><a class="code" href="cvmx-sli-defs_8h.html#ae6245720a1cb2713c5ff2acdf08ad70e">12873</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__state3.html" title="cvmx_sli_state3">cvmx_sli_state3</a> <a class="code" href="unioncvmx__sli__state3.html" title="cvmx_sli_state3">cvmx_sli_state3_t</a>;
<a name="l12874"></a>12874 <span class="comment"></span>
<a name="l12875"></a>12875 <span class="comment">/**</span>
<a name="l12876"></a>12876 <span class="comment"> * cvmx_sli_tx_pipe</span>
<a name="l12877"></a>12877 <span class="comment"> *</span>
<a name="l12878"></a>12878 <span class="comment"> * SLI_TX_PIPE = SLI Packet TX Pipe</span>
<a name="l12879"></a>12879 <span class="comment"> *</span>
<a name="l12880"></a>12880 <span class="comment"> * Contains the starting pipe number and number of pipes used by the SLI packet Output.</span>
<a name="l12881"></a>12881 <span class="comment"> * If a packet is recevied from PKO with an out of range PIPE number, the following occurs:</span>
<a name="l12882"></a>12882 <span class="comment"> * - SLI_INT_SUM[PIPE_ERR] is set.</span>
<a name="l12883"></a>12883 <span class="comment"> * - the out of range pipe value is used for returning credits to the PKO.</span>
<a name="l12884"></a>12884 <span class="comment"> * - the PCIe packet engine will treat the PIPE value to be equal to [BASE].</span>
<a name="l12885"></a>12885 <span class="comment"> */</span>
<a name="l12886"></a><a class="code" href="unioncvmx__sli__tx__pipe.html">12886</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__tx__pipe.html" title="cvmx_sli_tx_pipe">cvmx_sli_tx_pipe</a> {
<a name="l12887"></a><a class="code" href="unioncvmx__sli__tx__pipe.html#a38839524997bc7a076a99c08b68651fc">12887</a>     uint64_t <a class="code" href="unioncvmx__sli__tx__pipe.html#a38839524997bc7a076a99c08b68651fc">u64</a>;
<a name="l12888"></a><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html">12888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html">cvmx_sli_tx_pipe_s</a> {
<a name="l12889"></a>12889 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12890"></a>12890 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#a6c37c370fe140a24a1ad6d4316fb1cbc">reserved_24_63</a>               : 40;
<a name="l12891"></a>12891     uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#abda62d3479f7a8134074a61a8e8c18e1">nump</a>                         : 8;  <span class="comment">/**&lt; Number of pipes the the SLI/DPI supports.</span>
<a name="l12892"></a>12892 <span class="comment">                                                         When this value is 4 or less there is a performance</span>
<a name="l12893"></a>12893 <span class="comment">                                                         advantage for output packets.</span>
<a name="l12894"></a>12894 <span class="comment">                                                         The SLI/DPI can support up to 32 pipes assigned to</span>
<a name="l12895"></a>12895 <span class="comment">                                                         packet-rings 0 - 31. */</span>
<a name="l12896"></a>12896     uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#ae5aeddb4692ded1800abfd6d6cab7b4a">reserved_7_15</a>                : 9;
<a name="l12897"></a>12897     uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#a50db5c2303fb0fac1c51c8fe8d217894">base</a>                         : 7;  <span class="comment">/**&lt; When NUMP is non-zero, indicates the base pipe</span>
<a name="l12898"></a>12898 <span class="comment">                                                         number the SLI/DPI will accept.</span>
<a name="l12899"></a>12899 <span class="comment">                                                         The SLI/DPI will accept pko packets from pipes in</span>
<a name="l12900"></a>12900 <span class="comment">                                                         the range of:</span>
<a name="l12901"></a>12901 <span class="comment">                                                           BASE .. (BASE+(NUMP-1))</span>
<a name="l12902"></a>12902 <span class="comment">                                                         BASE and NUMP must be constrained such that</span>
<a name="l12903"></a>12903 <span class="comment">                                                           1) BASE+(NUMP-1) &lt; 127</span>
<a name="l12904"></a>12904 <span class="comment">                                                           2) Each used PKO pipe must map to exactly</span>
<a name="l12905"></a>12905 <span class="comment">                                                              one ring. Where BASE == ring 0, BASE+1 == to</span>
<a name="l12906"></a>12906 <span class="comment">                                                              ring 1, etc</span>
<a name="l12907"></a>12907 <span class="comment">                                                           3) The pipe ranges must be consistent with</span>
<a name="l12908"></a>12908 <span class="comment">                                                              the PKO configuration. */</span>
<a name="l12909"></a>12909 <span class="preprocessor">#else</span>
<a name="l12910"></a><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#a50db5c2303fb0fac1c51c8fe8d217894">12910</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#a50db5c2303fb0fac1c51c8fe8d217894">base</a>                         : 7;
<a name="l12911"></a><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#ae5aeddb4692ded1800abfd6d6cab7b4a">12911</a>     uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#ae5aeddb4692ded1800abfd6d6cab7b4a">reserved_7_15</a>                : 9;
<a name="l12912"></a><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#abda62d3479f7a8134074a61a8e8c18e1">12912</a>     uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#abda62d3479f7a8134074a61a8e8c18e1">nump</a>                         : 8;
<a name="l12913"></a><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#a6c37c370fe140a24a1ad6d4316fb1cbc">12913</a>     uint64_t <a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html#a6c37c370fe140a24a1ad6d4316fb1cbc">reserved_24_63</a>               : 40;
<a name="l12914"></a>12914 <span class="preprocessor">#endif</span>
<a name="l12915"></a>12915 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__tx__pipe.html#a539cc8b47f32c188f217eb76a573aee2">s</a>;
<a name="l12916"></a><a class="code" href="unioncvmx__sli__tx__pipe.html#a2625e7178ea5d70a9d97959b924b7813">12916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html">cvmx_sli_tx_pipe_s</a>             <a class="code" href="unioncvmx__sli__tx__pipe.html#a2625e7178ea5d70a9d97959b924b7813">cn68xx</a>;
<a name="l12917"></a><a class="code" href="unioncvmx__sli__tx__pipe.html#aeedc48723f5b7154338ea0bca29dafc0">12917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__tx__pipe_1_1cvmx__sli__tx__pipe__s.html">cvmx_sli_tx_pipe_s</a>             <a class="code" href="unioncvmx__sli__tx__pipe.html#aeedc48723f5b7154338ea0bca29dafc0">cn68xxp1</a>;
<a name="l12918"></a>12918 };
<a name="l12919"></a><a class="code" href="cvmx-sli-defs_8h.html#ac1382f39a22b66166200a7faa3776f47">12919</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__tx__pipe.html" title="cvmx_sli_tx_pipe">cvmx_sli_tx_pipe</a> <a class="code" href="unioncvmx__sli__tx__pipe.html" title="cvmx_sli_tx_pipe">cvmx_sli_tx_pipe_t</a>;
<a name="l12920"></a>12920 <span class="comment"></span>
<a name="l12921"></a>12921 <span class="comment">/**</span>
<a name="l12922"></a>12922 <span class="comment"> * cvmx_sli_win_rd_addr</span>
<a name="l12923"></a>12923 <span class="comment"> *</span>
<a name="l12924"></a>12924 <span class="comment"> * When the LSB of this register is written, the address in this register will be read. The data</span>
<a name="l12925"></a>12925 <span class="comment"> * returned from this read operation is placed in the WIN_RD_DATA register. This register should</span>
<a name="l12926"></a>12926 <span class="comment"> * NOT</span>
<a name="l12927"></a>12927 <span class="comment"> * be used to read SLI_* registers.</span>
<a name="l12928"></a>12928 <span class="comment"> */</span>
<a name="l12929"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html">12929</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__rd__addr.html" title="cvmx_sli_win_rd_addr">cvmx_sli_win_rd_addr</a> {
<a name="l12930"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#aaede1173d84c78bd38c019be2038c232">12930</a>     uint64_t <a class="code" href="unioncvmx__sli__win__rd__addr.html#aaede1173d84c78bd38c019be2038c232">u64</a>;
<a name="l12931"></a><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">12931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a> {
<a name="l12932"></a>12932 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12933"></a>12933 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#af4a9bc925fc067b045933795db4561ad">reserved_51_63</a>               : 13;
<a name="l12934"></a>12934     uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#a89d2f3399c03ceb00d1de5dcf9c2d2f3">ld_cmd</a>                       : 2;  <span class="comment">/**&lt; The load command sent with the read.</span>
<a name="l12935"></a>12935 <span class="comment">                                                         0x0 = Load 1 bytes.</span>
<a name="l12936"></a>12936 <span class="comment">                                                         0x1 = Load 2 bytes.</span>
<a name="l12937"></a>12937 <span class="comment">                                                         0x2 = Load 4 bytes.</span>
<a name="l12938"></a>12938 <span class="comment">                                                         0x3 = Load 8 bytes. */</span>
<a name="l12939"></a>12939     uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#aa3b58af9ed324423599b067580d3080f">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here, but will not be used in address generation. */</span>
<a name="l12940"></a>12940     uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#a9556ee920eb73bb632c78bbaabc629f9">rd_addr</a>                      : 48; <span class="comment">/**&lt; The address to be read.</span>
<a name="l12941"></a>12941 <span class="comment">                                                         [47:40] = NCB_ID.</span>
<a name="l12942"></a>12942 <span class="comment">                                                         [39:38] = 0x0, Not used.</span>
<a name="l12943"></a>12943 <span class="comment">                                                         [37:36] = Must be zero.</span>
<a name="l12944"></a>12944 <span class="comment">                                                         [35:0]  = Address.</span>
<a name="l12945"></a>12945 <span class="comment">                                                         When [47:43] specifies SLI and [42:40] = 0x0, bits [39:0] are defined as follows:</span>
<a name="l12946"></a>12946 <span class="comment">                                                         [39:38] = Not used.</span>
<a name="l12947"></a>12947 <span class="comment">                                                         [37:36] = Must be zero.</span>
<a name="l12948"></a>12948 <span class="comment">                                                         [35:32] = 0x0, Not used.</span>
<a name="l12949"></a>12949 <span class="comment">                                                         [31:24] = RSL_ID.</span>
<a name="l12950"></a>12950 <span class="comment">                                                         [23:0]  = RSL register offset. */</span>
<a name="l12951"></a>12951 <span class="preprocessor">#else</span>
<a name="l12952"></a><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#a9556ee920eb73bb632c78bbaabc629f9">12952</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#a9556ee920eb73bb632c78bbaabc629f9">rd_addr</a>                      : 48;
<a name="l12953"></a><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#aa3b58af9ed324423599b067580d3080f">12953</a>     uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#aa3b58af9ed324423599b067580d3080f">iobit</a>                        : 1;
<a name="l12954"></a><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#a89d2f3399c03ceb00d1de5dcf9c2d2f3">12954</a>     uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#a89d2f3399c03ceb00d1de5dcf9c2d2f3">ld_cmd</a>                       : 2;
<a name="l12955"></a><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#af4a9bc925fc067b045933795db4561ad">12955</a>     uint64_t <a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html#af4a9bc925fc067b045933795db4561ad">reserved_51_63</a>               : 13;
<a name="l12956"></a>12956 <span class="preprocessor">#endif</span>
<a name="l12957"></a>12957 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__win__rd__addr.html#ad29e1b5769bef2d528dbffc1eac35cf6">s</a>;
<a name="l12958"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a16017108704bf389b47f93b3f9dc176e">12958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a16017108704bf389b47f93b3f9dc176e">cn61xx</a>;
<a name="l12959"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a472cc9a3f9a82de925ff35bacbbb9bbf">12959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a472cc9a3f9a82de925ff35bacbbb9bbf">cn63xx</a>;
<a name="l12960"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a153b5e1f661c7c0d16f8e6e0eef1f875">12960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a153b5e1f661c7c0d16f8e6e0eef1f875">cn63xxp1</a>;
<a name="l12961"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a66ca9c9902595d09af16723a16432fc2">12961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a66ca9c9902595d09af16723a16432fc2">cn66xx</a>;
<a name="l12962"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a0d9c0f3c6c327db4245781a0c5e12294">12962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a0d9c0f3c6c327db4245781a0c5e12294">cn68xx</a>;
<a name="l12963"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a591c635e19707099772d64eb134e545d">12963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a591c635e19707099772d64eb134e545d">cn68xxp1</a>;
<a name="l12964"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#ad76a1482d3aae9b3d4ac6f6600db3c4a">12964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#ad76a1482d3aae9b3d4ac6f6600db3c4a">cn70xx</a>;
<a name="l12965"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a86cac31c955755025b6a7b3ae7c5d214">12965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a86cac31c955755025b6a7b3ae7c5d214">cn70xxp1</a>;
<a name="l12966"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a7f0b1ac9a24550f24c56946fcabaec7e">12966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a7f0b1ac9a24550f24c56946fcabaec7e">cn73xx</a>;
<a name="l12967"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#ab67cc727605e7b96843be7ebbb80d7f8">12967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#ab67cc727605e7b96843be7ebbb80d7f8">cn78xx</a>;
<a name="l12968"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a42effd29ca009d3b86280b4eb279115a">12968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a42effd29ca009d3b86280b4eb279115a">cn78xxp1</a>;
<a name="l12969"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#a66745d0bc9abf2235807a995901d87dc">12969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#a66745d0bc9abf2235807a995901d87dc">cnf71xx</a>;
<a name="l12970"></a><a class="code" href="unioncvmx__sli__win__rd__addr.html#aa4adf22f5df51a6fae960f2f2c8b29af">12970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__addr_1_1cvmx__sli__win__rd__addr__s.html">cvmx_sli_win_rd_addr_s</a>         <a class="code" href="unioncvmx__sli__win__rd__addr.html#aa4adf22f5df51a6fae960f2f2c8b29af">cnf75xx</a>;
<a name="l12971"></a>12971 };
<a name="l12972"></a><a class="code" href="cvmx-sli-defs_8h.html#a018fbaa47feba328923189aba225777a">12972</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__rd__addr.html" title="cvmx_sli_win_rd_addr">cvmx_sli_win_rd_addr</a> <a class="code" href="unioncvmx__sli__win__rd__addr.html" title="cvmx_sli_win_rd_addr">cvmx_sli_win_rd_addr_t</a>;
<a name="l12973"></a>12973 <span class="comment"></span>
<a name="l12974"></a>12974 <span class="comment">/**</span>
<a name="l12975"></a>12975 <span class="comment"> * cvmx_sli_win_rd_data</span>
<a name="l12976"></a>12976 <span class="comment"> *</span>
<a name="l12977"></a>12977 <span class="comment"> * This register holds the data returned when a read operation is started by the writing of the</span>
<a name="l12978"></a>12978 <span class="comment"> * SLI_WIN_RD_ADDR register.</span>
<a name="l12979"></a>12979 <span class="comment"> */</span>
<a name="l12980"></a><a class="code" href="unioncvmx__sli__win__rd__data.html">12980</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__rd__data.html" title="cvmx_sli_win_rd_data">cvmx_sli_win_rd_data</a> {
<a name="l12981"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#acdace51e38d0cd28a1dce81df2598f0c">12981</a>     uint64_t <a class="code" href="unioncvmx__sli__win__rd__data.html#acdace51e38d0cd28a1dce81df2598f0c">u64</a>;
<a name="l12982"></a><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">12982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a> {
<a name="l12983"></a>12983 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12984"></a>12984 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html#a9dbad58afbdcac1e06764b5de48a93e9">rd_data</a>                      : 64; <span class="comment">/**&lt; The read data. */</span>
<a name="l12985"></a>12985 <span class="preprocessor">#else</span>
<a name="l12986"></a><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html#a9dbad58afbdcac1e06764b5de48a93e9">12986</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html#a9dbad58afbdcac1e06764b5de48a93e9">rd_data</a>                      : 64;
<a name="l12987"></a>12987 <span class="preprocessor">#endif</span>
<a name="l12988"></a>12988 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__win__rd__data.html#aa06f7f02ed80edc3576a028460e2acdf">s</a>;
<a name="l12989"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a3e1727f49ee1cef0b91a50ef6e5dbfd8">12989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a3e1727f49ee1cef0b91a50ef6e5dbfd8">cn61xx</a>;
<a name="l12990"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a84a46f1f2475246c9e16df8e4cf9f775">12990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a84a46f1f2475246c9e16df8e4cf9f775">cn63xx</a>;
<a name="l12991"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a18de75a6f5f2ce7ef199534aefef8841">12991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a18de75a6f5f2ce7ef199534aefef8841">cn63xxp1</a>;
<a name="l12992"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#aea7096f69ae011b293dfca396c9ee2db">12992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#aea7096f69ae011b293dfca396c9ee2db">cn66xx</a>;
<a name="l12993"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a6016a992ff4b97229059acb1f2cf30c8">12993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a6016a992ff4b97229059acb1f2cf30c8">cn68xx</a>;
<a name="l12994"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a5e09e71fd7b291e345a0a06dabfe43b0">12994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a5e09e71fd7b291e345a0a06dabfe43b0">cn68xxp1</a>;
<a name="l12995"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#ae5386185444cef4c78f7da3d4bcc2a97">12995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#ae5386185444cef4c78f7da3d4bcc2a97">cn70xx</a>;
<a name="l12996"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a5d07d0df2e90638c030e695f5855b29f">12996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a5d07d0df2e90638c030e695f5855b29f">cn70xxp1</a>;
<a name="l12997"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a4daaf9512a60bcad93a2bf841c6d0a07">12997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a4daaf9512a60bcad93a2bf841c6d0a07">cn73xx</a>;
<a name="l12998"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a800251406e6bb848624897885f4af222">12998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a800251406e6bb848624897885f4af222">cn78xx</a>;
<a name="l12999"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a0ccda645d5001b25d137a0f7e6b6bac6">12999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a0ccda645d5001b25d137a0f7e6b6bac6">cn78xxp1</a>;
<a name="l13000"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a7cda9a593eefeed7a0397c48c07fa4f5">13000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a7cda9a593eefeed7a0397c48c07fa4f5">cnf71xx</a>;
<a name="l13001"></a><a class="code" href="unioncvmx__sli__win__rd__data.html#a16053292de0768e9cb6428bb2636c23e">13001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__rd__data_1_1cvmx__sli__win__rd__data__s.html">cvmx_sli_win_rd_data_s</a>         <a class="code" href="unioncvmx__sli__win__rd__data.html#a16053292de0768e9cb6428bb2636c23e">cnf75xx</a>;
<a name="l13002"></a>13002 };
<a name="l13003"></a><a class="code" href="cvmx-sli-defs_8h.html#a4d0c5beeb066e7f4d6df7f4f06e37f19">13003</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__rd__data.html" title="cvmx_sli_win_rd_data">cvmx_sli_win_rd_data</a> <a class="code" href="unioncvmx__sli__win__rd__data.html" title="cvmx_sli_win_rd_data">cvmx_sli_win_rd_data_t</a>;
<a name="l13004"></a>13004 <span class="comment"></span>
<a name="l13005"></a>13005 <span class="comment">/**</span>
<a name="l13006"></a>13006 <span class="comment"> * cvmx_sli_win_wr_addr</span>
<a name="l13007"></a>13007 <span class="comment"> *</span>
<a name="l13008"></a>13008 <span class="comment"> * This register contains the address to be written to when a write operation is started by</span>
<a name="l13009"></a>13009 <span class="comment"> * writing the SLI_WIN_WR_DATA register.</span>
<a name="l13010"></a>13010 <span class="comment"> *</span>
<a name="l13011"></a>13011 <span class="comment"> * This register should NOT be used to write SLI_* registers.</span>
<a name="l13012"></a>13012 <span class="comment"> */</span>
<a name="l13013"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html">13013</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__wr__addr.html" title="cvmx_sli_win_wr_addr">cvmx_sli_win_wr_addr</a> {
<a name="l13014"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#aba58c7e768b6e51b924df98f5aeedcfa">13014</a>     uint64_t <a class="code" href="unioncvmx__sli__win__wr__addr.html#aba58c7e768b6e51b924df98f5aeedcfa">u64</a>;
<a name="l13015"></a><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">13015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a> {
<a name="l13016"></a>13016 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13017"></a>13017 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#acd0a307e0db2fdf7b8889858011fd1b3">reserved_49_63</a>               : 15;
<a name="l13018"></a>13018     uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#a11c5d0df108df427c428a116b5583528">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here, but this will always read as 0. */</span>
<a name="l13019"></a>13019     uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#a301e71ccec919de14cc98d74f4323028">wr_addr</a>                      : 45; <span class="comment">/**&lt; The address that is written to when the SLI_WIN_WR_DATA register is written.</span>
<a name="l13020"></a>13020 <span class="comment">                                                         [47:40] = NCB_ID.</span>
<a name="l13021"></a>13021 <span class="comment">                                                         [39:38] = 0x0, Not used.</span>
<a name="l13022"></a>13022 <span class="comment">                                                         [37:36] = Must be zero.</span>
<a name="l13023"></a>13023 <span class="comment">                                                         [35:0]  = Address.</span>
<a name="l13024"></a>13024 <span class="comment">                                                         When [47:43] specifies SLI and [42:40] = 0x0, bits [39:0] are defined as follows:</span>
<a name="l13025"></a>13025 <span class="comment">                                                         [39:38] = Not used.</span>
<a name="l13026"></a>13026 <span class="comment">                                                         [37:36] = Must be zero.</span>
<a name="l13027"></a>13027 <span class="comment">                                                         [35:32] = 0x0, Not used.</span>
<a name="l13028"></a>13028 <span class="comment">                                                         [31:24] = RSL_ID.</span>
<a name="l13029"></a>13029 <span class="comment">                                                         [23:0]  = RSL register offset. */</span>
<a name="l13030"></a>13030     uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#abd8c97cd485784c029ee2e9306ed9afe">reserved_0_2</a>                 : 3;
<a name="l13031"></a>13031 <span class="preprocessor">#else</span>
<a name="l13032"></a><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#abd8c97cd485784c029ee2e9306ed9afe">13032</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#abd8c97cd485784c029ee2e9306ed9afe">reserved_0_2</a>                 : 3;
<a name="l13033"></a><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#a301e71ccec919de14cc98d74f4323028">13033</a>     uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#a301e71ccec919de14cc98d74f4323028">wr_addr</a>                      : 45;
<a name="l13034"></a><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#a11c5d0df108df427c428a116b5583528">13034</a>     uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#a11c5d0df108df427c428a116b5583528">iobit</a>                        : 1;
<a name="l13035"></a><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#acd0a307e0db2fdf7b8889858011fd1b3">13035</a>     uint64_t <a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html#acd0a307e0db2fdf7b8889858011fd1b3">reserved_49_63</a>               : 15;
<a name="l13036"></a>13036 <span class="preprocessor">#endif</span>
<a name="l13037"></a>13037 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__win__wr__addr.html#adeca04be2d8fc7d454298d0fee8cac79">s</a>;
<a name="l13038"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#a1c0965c7dcdbe8780beacef8bfa0b86e">13038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#a1c0965c7dcdbe8780beacef8bfa0b86e">cn61xx</a>;
<a name="l13039"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#a5bea582fa6cb6c694d4d966cfb856b04">13039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#a5bea582fa6cb6c694d4d966cfb856b04">cn63xx</a>;
<a name="l13040"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#ae84166646e8f86604f75f0db6d5a8cae">13040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#ae84166646e8f86604f75f0db6d5a8cae">cn63xxp1</a>;
<a name="l13041"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#ac4ac543e98cc265954ec8d8ff81b7969">13041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#ac4ac543e98cc265954ec8d8ff81b7969">cn66xx</a>;
<a name="l13042"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#a659301c88295e5447d1e0dad7218353c">13042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#a659301c88295e5447d1e0dad7218353c">cn68xx</a>;
<a name="l13043"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#a2d4845ea5e5bebb72127550aa2be11a5">13043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#a2d4845ea5e5bebb72127550aa2be11a5">cn68xxp1</a>;
<a name="l13044"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#ad5b6517f40efc7b89d2e1bd5d043bb0b">13044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#ad5b6517f40efc7b89d2e1bd5d043bb0b">cn70xx</a>;
<a name="l13045"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#a3881d6bc27aa1839499c76c74b3575b0">13045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#a3881d6bc27aa1839499c76c74b3575b0">cn70xxp1</a>;
<a name="l13046"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#a4a41ccf64760b4e2d8207e4887b21a87">13046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#a4a41ccf64760b4e2d8207e4887b21a87">cn73xx</a>;
<a name="l13047"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#aee031f8d744ef832b462ae2966895879">13047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#aee031f8d744ef832b462ae2966895879">cn78xx</a>;
<a name="l13048"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#a65e3f60bc91ceee9672f22571b52eabf">13048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#a65e3f60bc91ceee9672f22571b52eabf">cn78xxp1</a>;
<a name="l13049"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#ab4627bea6a12b0855a04498397ca728a">13049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#ab4627bea6a12b0855a04498397ca728a">cnf71xx</a>;
<a name="l13050"></a><a class="code" href="unioncvmx__sli__win__wr__addr.html#ad0a62cf850eb2880c452ca28479db178">13050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__addr_1_1cvmx__sli__win__wr__addr__s.html">cvmx_sli_win_wr_addr_s</a>         <a class="code" href="unioncvmx__sli__win__wr__addr.html#ad0a62cf850eb2880c452ca28479db178">cnf75xx</a>;
<a name="l13051"></a>13051 };
<a name="l13052"></a><a class="code" href="cvmx-sli-defs_8h.html#a0fcc8d19c8fc48256f58118ac10e8804">13052</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__wr__addr.html" title="cvmx_sli_win_wr_addr">cvmx_sli_win_wr_addr</a> <a class="code" href="unioncvmx__sli__win__wr__addr.html" title="cvmx_sli_win_wr_addr">cvmx_sli_win_wr_addr_t</a>;
<a name="l13053"></a>13053 <span class="comment"></span>
<a name="l13054"></a>13054 <span class="comment">/**</span>
<a name="l13055"></a>13055 <span class="comment"> * cvmx_sli_win_wr_data</span>
<a name="l13056"></a>13056 <span class="comment"> *</span>
<a name="l13057"></a>13057 <span class="comment"> * This register contains the data to write to the address located in the SLI_WIN_WR_ADDR</span>
<a name="l13058"></a>13058 <span class="comment"> * register. Writing the least-significant byte of this register causes a write operation to take</span>
<a name="l13059"></a>13059 <span class="comment"> * place.</span>
<a name="l13060"></a>13060 <span class="comment"> */</span>
<a name="l13061"></a><a class="code" href="unioncvmx__sli__win__wr__data.html">13061</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__wr__data.html" title="cvmx_sli_win_wr_data">cvmx_sli_win_wr_data</a> {
<a name="l13062"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a4ee3fb2a8c597642e8a37861bc90a8de">13062</a>     uint64_t <a class="code" href="unioncvmx__sli__win__wr__data.html#a4ee3fb2a8c597642e8a37861bc90a8de">u64</a>;
<a name="l13063"></a><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">13063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a> {
<a name="l13064"></a>13064 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13065"></a>13065 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html#ac35b33cfde711782d88194dc3c88d4b2">wr_data</a>                      : 64; <span class="comment">/**&lt; The data to be written. Whenever the LSB of this register is written, the window write</span>
<a name="l13066"></a>13066 <span class="comment">                                                         operation takes place. */</span>
<a name="l13067"></a>13067 <span class="preprocessor">#else</span>
<a name="l13068"></a><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html#ac35b33cfde711782d88194dc3c88d4b2">13068</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html#ac35b33cfde711782d88194dc3c88d4b2">wr_data</a>                      : 64;
<a name="l13069"></a>13069 <span class="preprocessor">#endif</span>
<a name="l13070"></a>13070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__win__wr__data.html#ab8f14e459f246f2c1100c8dfab6577b9">s</a>;
<a name="l13071"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#af4ba505ee5241fb2c85da0cd364bcd94">13071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#af4ba505ee5241fb2c85da0cd364bcd94">cn61xx</a>;
<a name="l13072"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a28b1215f86d5fdf149231167164742a9">13072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a28b1215f86d5fdf149231167164742a9">cn63xx</a>;
<a name="l13073"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#aeda6ea2771f46a621515e971b685480e">13073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#aeda6ea2771f46a621515e971b685480e">cn63xxp1</a>;
<a name="l13074"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a4bff3a1ca15ea3d26671a0b8abae5f5b">13074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a4bff3a1ca15ea3d26671a0b8abae5f5b">cn66xx</a>;
<a name="l13075"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a3f8a6ab996428e7b2502e1a2bcb73198">13075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a3f8a6ab996428e7b2502e1a2bcb73198">cn68xx</a>;
<a name="l13076"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a08847b8e7d4447b021180c7f2ff32988">13076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a08847b8e7d4447b021180c7f2ff32988">cn68xxp1</a>;
<a name="l13077"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#aebfd5c577c236fafb0a0f09e07b2ffea">13077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#aebfd5c577c236fafb0a0f09e07b2ffea">cn70xx</a>;
<a name="l13078"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#afdf7d8bb1f38b0aca8ec0a54b470dcc1">13078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#afdf7d8bb1f38b0aca8ec0a54b470dcc1">cn70xxp1</a>;
<a name="l13079"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#aeac769d3ea61b47df1616a97ed7c9550">13079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#aeac769d3ea61b47df1616a97ed7c9550">cn73xx</a>;
<a name="l13080"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a930b0e3d1952e24bf60cd8e01116c8b3">13080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a930b0e3d1952e24bf60cd8e01116c8b3">cn78xx</a>;
<a name="l13081"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a67b15f80e94a1286a5c5280629058297">13081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a67b15f80e94a1286a5c5280629058297">cn78xxp1</a>;
<a name="l13082"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a0a41a75b4ca84b703bb2272a13de2c42">13082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a0a41a75b4ca84b703bb2272a13de2c42">cnf71xx</a>;
<a name="l13083"></a><a class="code" href="unioncvmx__sli__win__wr__data.html#a56dd5575afdc2648826a53779f6e3398">13083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__data_1_1cvmx__sli__win__wr__data__s.html">cvmx_sli_win_wr_data_s</a>         <a class="code" href="unioncvmx__sli__win__wr__data.html#a56dd5575afdc2648826a53779f6e3398">cnf75xx</a>;
<a name="l13084"></a>13084 };
<a name="l13085"></a><a class="code" href="cvmx-sli-defs_8h.html#a50107d93b227c69c1c778b2559ab740c">13085</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__wr__data.html" title="cvmx_sli_win_wr_data">cvmx_sli_win_wr_data</a> <a class="code" href="unioncvmx__sli__win__wr__data.html" title="cvmx_sli_win_wr_data">cvmx_sli_win_wr_data_t</a>;
<a name="l13086"></a>13086 <span class="comment"></span>
<a name="l13087"></a>13087 <span class="comment">/**</span>
<a name="l13088"></a>13088 <span class="comment"> * cvmx_sli_win_wr_mask</span>
<a name="l13089"></a>13089 <span class="comment"> *</span>
<a name="l13090"></a>13090 <span class="comment"> * This register contains the mask for the data in the SLI_WIN_WR_DATA register.</span>
<a name="l13091"></a>13091 <span class="comment"> *</span>
<a name="l13092"></a>13092 <span class="comment"> */</span>
<a name="l13093"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html">13093</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__wr__mask.html" title="cvmx_sli_win_wr_mask">cvmx_sli_win_wr_mask</a> {
<a name="l13094"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a52b94facfa931c7848fc9dc8a56fca13">13094</a>     uint64_t <a class="code" href="unioncvmx__sli__win__wr__mask.html#a52b94facfa931c7848fc9dc8a56fca13">u64</a>;
<a name="l13095"></a><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">13095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a> {
<a name="l13096"></a>13096 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13097"></a>13097 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html#a85ca2e77ce880bb2569575bfb10ebc4c">reserved_8_63</a>                : 56;
<a name="l13098"></a>13098     uint64_t <a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html#a1cad0f37abfcd9eaa73658b9ee575e54">wr_mask</a>                      : 8;  <span class="comment">/**&lt; The byte mask for the data to be written. When a bit is 1, the corresponding byte will be</span>
<a name="l13099"></a>13099 <span class="comment">                                                         written. The values of this field must be contiguous and for one-, two-, four-, or eight-</span>
<a name="l13100"></a>13100 <span class="comment">                                                         byte operations and aligned to operation size. A value of 0x0 produces unpredictable</span>
<a name="l13101"></a>13101 <span class="comment">                                                         results. */</span>
<a name="l13102"></a>13102 <span class="preprocessor">#else</span>
<a name="l13103"></a><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html#a1cad0f37abfcd9eaa73658b9ee575e54">13103</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html#a1cad0f37abfcd9eaa73658b9ee575e54">wr_mask</a>                      : 8;
<a name="l13104"></a><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html#a85ca2e77ce880bb2569575bfb10ebc4c">13104</a>     uint64_t <a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html#a85ca2e77ce880bb2569575bfb10ebc4c">reserved_8_63</a>                : 56;
<a name="l13105"></a>13105 <span class="preprocessor">#endif</span>
<a name="l13106"></a>13106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__win__wr__mask.html#a739f1d198694c018b4e2467cc8b58adf">s</a>;
<a name="l13107"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a5bbc922a6d57f432b6d0241f01e41ee1">13107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a5bbc922a6d57f432b6d0241f01e41ee1">cn61xx</a>;
<a name="l13108"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a526727e77d3589c51d7f5a920629d17f">13108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a526727e77d3589c51d7f5a920629d17f">cn63xx</a>;
<a name="l13109"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a54a1a77f55ab16415cce3755a62110ce">13109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a54a1a77f55ab16415cce3755a62110ce">cn63xxp1</a>;
<a name="l13110"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a183080cb3d3152f8649ebd5f82409c93">13110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a183080cb3d3152f8649ebd5f82409c93">cn66xx</a>;
<a name="l13111"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a30dbe339abcf968f98be10286aa0b679">13111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a30dbe339abcf968f98be10286aa0b679">cn68xx</a>;
<a name="l13112"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a5ac3ba3fcf95fa07b9e8c5d0a4cafb97">13112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a5ac3ba3fcf95fa07b9e8c5d0a4cafb97">cn68xxp1</a>;
<a name="l13113"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a8f07951c1ee1e83f0024984d50cb8824">13113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a8f07951c1ee1e83f0024984d50cb8824">cn70xx</a>;
<a name="l13114"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a59690caa26b48c430b32792b8d339163">13114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a59690caa26b48c430b32792b8d339163">cn70xxp1</a>;
<a name="l13115"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a835635c6c4f31d228563a5f385effc10">13115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a835635c6c4f31d228563a5f385effc10">cn73xx</a>;
<a name="l13116"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a9d96c55912ece25ca8615c36be873c07">13116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a9d96c55912ece25ca8615c36be873c07">cn78xx</a>;
<a name="l13117"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a6edc1875d0a64e5a50a41cc9a2453359">13117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a6edc1875d0a64e5a50a41cc9a2453359">cn78xxp1</a>;
<a name="l13118"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#a3ff4d5c82e5a3eb229b07dd26bd9b3ab">13118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#a3ff4d5c82e5a3eb229b07dd26bd9b3ab">cnf71xx</a>;
<a name="l13119"></a><a class="code" href="unioncvmx__sli__win__wr__mask.html#aaff5783f5720541383ffb90f81673074">13119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__win__wr__mask_1_1cvmx__sli__win__wr__mask__s.html">cvmx_sli_win_wr_mask_s</a>         <a class="code" href="unioncvmx__sli__win__wr__mask.html#aaff5783f5720541383ffb90f81673074">cnf75xx</a>;
<a name="l13120"></a>13120 };
<a name="l13121"></a><a class="code" href="cvmx-sli-defs_8h.html#afc7cfa6e8f156d60886bc604be83e2fd">13121</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__win__wr__mask.html" title="cvmx_sli_win_wr_mask">cvmx_sli_win_wr_mask</a> <a class="code" href="unioncvmx__sli__win__wr__mask.html" title="cvmx_sli_win_wr_mask">cvmx_sli_win_wr_mask_t</a>;
<a name="l13122"></a>13122 <span class="comment"></span>
<a name="l13123"></a>13123 <span class="comment">/**</span>
<a name="l13124"></a>13124 <span class="comment"> * cvmx_sli_window_ctl</span>
<a name="l13125"></a>13125 <span class="comment"> *</span>
<a name="l13126"></a>13126 <span class="comment"> * Access to register space on the IOI (caused by window read/write operations) waits for a</span>
<a name="l13127"></a>13127 <span class="comment"> * period of time specified by this register before timing out.</span>
<a name="l13128"></a>13128 <span class="comment"> */</span>
<a name="l13129"></a><a class="code" href="unioncvmx__sli__window__ctl.html">13129</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__window__ctl.html" title="cvmx_sli_window_ctl">cvmx_sli_window_ctl</a> {
<a name="l13130"></a><a class="code" href="unioncvmx__sli__window__ctl.html#a188bd7f6cde3f1fde523bb3ec14dee5c">13130</a>     uint64_t <a class="code" href="unioncvmx__sli__window__ctl.html#a188bd7f6cde3f1fde523bb3ec14dee5c">u64</a>;
<a name="l13131"></a><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html">13131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html">cvmx_sli_window_ctl_s</a> {
<a name="l13132"></a>13132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13133"></a>13133 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html#ab3294d1683a63b9e027fbc388d2299b3">ocx_time</a>                     : 32; <span class="comment">/**&lt; This field is unused. */</span>
<a name="l13134"></a>13134     uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html#a68178ff560ca080e5ca2c497da42930f">time</a>                         : 32; <span class="comment">/**&lt; Time to wait. The number of coprocessor-clock cycles to wait for a window access before timing out. */</span>
<a name="l13135"></a>13135 <span class="preprocessor">#else</span>
<a name="l13136"></a><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html#a68178ff560ca080e5ca2c497da42930f">13136</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html#a68178ff560ca080e5ca2c497da42930f">time</a>                         : 32;
<a name="l13137"></a><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html#ab3294d1683a63b9e027fbc388d2299b3">13137</a>     uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html#ab3294d1683a63b9e027fbc388d2299b3">ocx_time</a>                     : 32;
<a name="l13138"></a>13138 <span class="preprocessor">#endif</span>
<a name="l13139"></a>13139 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__window__ctl.html#a17db42a02ead486d604a885825f5f80b">s</a>;
<a name="l13140"></a><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">13140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a> {
<a name="l13141"></a>13141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13142"></a>13142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html#a2fc4820b75ea356dfca63013677e24bf">reserved_32_63</a>               : 32;
<a name="l13143"></a>13143     uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html#acc872e0f51dc8d760f4917c4ea076a21">time</a>                         : 32; <span class="comment">/**&lt; Time to wait in core clocks for a</span>
<a name="l13144"></a>13144 <span class="comment">                                                         BAR0 access to completeon the NCB</span>
<a name="l13145"></a>13145 <span class="comment">                                                         before timing out. A value of 0 will cause no</span>
<a name="l13146"></a>13146 <span class="comment">                                                         timeouts. A minimum value of 0x200000 should be</span>
<a name="l13147"></a>13147 <span class="comment">                                                         used when this register is not set to 0x0. */</span>
<a name="l13148"></a>13148 <span class="preprocessor">#else</span>
<a name="l13149"></a><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html#acc872e0f51dc8d760f4917c4ea076a21">13149</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html#acc872e0f51dc8d760f4917c4ea076a21">time</a>                         : 32;
<a name="l13150"></a><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html#a2fc4820b75ea356dfca63013677e24bf">13150</a>     uint64_t <a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html#a2fc4820b75ea356dfca63013677e24bf">reserved_32_63</a>               : 32;
<a name="l13151"></a>13151 <span class="preprocessor">#endif</span>
<a name="l13152"></a>13152 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sli__window__ctl.html#a50fe7c0087a4f5df5f421890f0426576">cn61xx</a>;
<a name="l13153"></a><a class="code" href="unioncvmx__sli__window__ctl.html#a7c228300ce75675b7258630b931a4ec2">13153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#a7c228300ce75675b7258630b931a4ec2">cn63xx</a>;
<a name="l13154"></a><a class="code" href="unioncvmx__sli__window__ctl.html#abb443ce2ca5ebdb242a9ba3943668ea2">13154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#abb443ce2ca5ebdb242a9ba3943668ea2">cn63xxp1</a>;
<a name="l13155"></a><a class="code" href="unioncvmx__sli__window__ctl.html#aace7dbae35d8e59a5c6afff7309cd0bc">13155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#aace7dbae35d8e59a5c6afff7309cd0bc">cn66xx</a>;
<a name="l13156"></a><a class="code" href="unioncvmx__sli__window__ctl.html#a56b0add5d3c328c873fde7108da832cc">13156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#a56b0add5d3c328c873fde7108da832cc">cn68xx</a>;
<a name="l13157"></a><a class="code" href="unioncvmx__sli__window__ctl.html#ad546ecce6f5219e2d49073f8c6fe92b0">13157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#ad546ecce6f5219e2d49073f8c6fe92b0">cn68xxp1</a>;
<a name="l13158"></a><a class="code" href="unioncvmx__sli__window__ctl.html#a897d21c74eb67172fbe7a59e9ea607f8">13158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#a897d21c74eb67172fbe7a59e9ea607f8">cn70xx</a>;
<a name="l13159"></a><a class="code" href="unioncvmx__sli__window__ctl.html#a418c20cdb2a8e00d006aa35aeed158a2">13159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#a418c20cdb2a8e00d006aa35aeed158a2">cn70xxp1</a>;
<a name="l13160"></a><a class="code" href="unioncvmx__sli__window__ctl.html#a18cb210e8b334dd16c8b476431398497">13160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html">cvmx_sli_window_ctl_s</a>          <a class="code" href="unioncvmx__sli__window__ctl.html#a18cb210e8b334dd16c8b476431398497">cn73xx</a>;
<a name="l13161"></a><a class="code" href="unioncvmx__sli__window__ctl.html#a2b8e412ebcbcf8919d638cb48307f583">13161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html">cvmx_sli_window_ctl_s</a>          <a class="code" href="unioncvmx__sli__window__ctl.html#a2b8e412ebcbcf8919d638cb48307f583">cn78xx</a>;
<a name="l13162"></a><a class="code" href="unioncvmx__sli__window__ctl.html#aa9850a919f186af80a2e77861e719643">13162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html">cvmx_sli_window_ctl_s</a>          <a class="code" href="unioncvmx__sli__window__ctl.html#aa9850a919f186af80a2e77861e719643">cn78xxp1</a>;
<a name="l13163"></a><a class="code" href="unioncvmx__sli__window__ctl.html#aa50f1c97aba6a69ae86e8ed1fdff4ca7">13163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__cn61xx.html">cvmx_sli_window_ctl_cn61xx</a>     <a class="code" href="unioncvmx__sli__window__ctl.html#aa50f1c97aba6a69ae86e8ed1fdff4ca7">cnf71xx</a>;
<a name="l13164"></a><a class="code" href="unioncvmx__sli__window__ctl.html#ab42e49296913ea86ddf841bef4ed5111">13164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sli__window__ctl_1_1cvmx__sli__window__ctl__s.html">cvmx_sli_window_ctl_s</a>          <a class="code" href="unioncvmx__sli__window__ctl.html#ab42e49296913ea86ddf841bef4ed5111">cnf75xx</a>;
<a name="l13165"></a>13165 };
<a name="l13166"></a><a class="code" href="cvmx-sli-defs_8h.html#a7a01b84e9e3e1365f7da150b86f227f7">13166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sli__window__ctl.html" title="cvmx_sli_window_ctl">cvmx_sli_window_ctl</a> <a class="code" href="unioncvmx__sli__window__ctl.html" title="cvmx_sli_window_ctl">cvmx_sli_window_ctl_t</a>;
<a name="l13167"></a>13167 
<a name="l13168"></a>13168 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
