// Seed: 3833192298
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    output tri id_5
);
  wire id_7;
  assign id_4 = 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_4 = 32'd54,
    parameter id_9 = 32'd86
) (
    input supply0 _id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3
    , id_13,
    output tri1 _id_4,
    input wire id_5,
    input tri1 id_6,
    input wand id_7,
    input uwire id_8,
    output wor _id_9,
    input tri0 id_10,
    input tri1 id_11
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_10,
      id_8,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire  [  id_0 : -1] id_14;
  logic [id_4 : id_9] id_15 = 1;
endmodule
