Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 21 18:30:18 2022
| Host         : Anja-Tanovic running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SORT_v1_0_control_sets_placed.rpt
| Design       : SORT_v1_0
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           43 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal |                Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk |                                             |                                            |                1 |              1 |         1.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/p_1_in[23]           | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/p_1_in[31]           | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/p_1_in[0]            | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |         4.00 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/p_1_in[15]           | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |         8.00 |
|  s00_axi_aclk |                                             | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |             10 |         3.33 |
|  s00_axi_aclk | SORT_v1_0_S00_AXI_inst/slv_reg_rden__0      | SORT_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |               10 |             32 |         3.20 |
|  s00_axi_aclk | sort_inst/x_out1_next                       | s00_axi_aresetn                            |               11 |             32 |         2.91 |
|  s00_axi_aclk | sort_inst/x_out2_next                       | s00_axi_aresetn                            |               11 |             32 |         2.91 |
|  s00_axi_aclk |                                             | s00_axi_aresetn                            |               40 |             66 |         1.65 |
+---------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


