#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 26 14:13:40 2022
# Process ID: 15812
# Current directory: D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19712 D:\schoolfiles\School\cpe 133\exp7\signed_5b_adder\signed_5b_adder.xpr
# Log file: D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/vivado.log
# Journal file: D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.258 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 26 14:26:52 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.runs/synth_1/runme.log
[Wed Oct 26 14:26:52 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_signed_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_signed_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sources_1/imports/Downloads/mux_2t1_nb_v1_04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sources_1/imports/Downloads/rc_sign_changer_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nb_twos_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sources_1/imports/Downloads/rc_valid_chk_v1_00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc_valid_chk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sources_1/imports/Downloads/rca_nb_v1_04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sources_1/new/signed_5b_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_5b_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sim_1/new/test_signed_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signed_adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.sim/sim_1/behav/xsim'
"xelab -wto ce123653faa64f72b94bf9bd5f91116d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signed_adder_behav xil_defaultlib.test_signed_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ce123653faa64f72b94bf9bd5f91116d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signed_adder_behav xil_defaultlib.test_signed_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sources_1/new/signed_5b_adder.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nb_twos_comp(n=5)
Compiling module xil_defaultlib.mux_2t1_nb(n=5)
Compiling module xil_defaultlib.rca_nb(n=5)
Compiling module xil_defaultlib.nb_twos_comp(n=14)
Compiling module xil_defaultlib.mux_2t1_nb(n=14)
Compiling module xil_defaultlib.rc_valid_chk
Compiling module xil_defaultlib.signed_5b_adder
Compiling module xil_defaultlib.test_signed_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_signed_adder_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/schoolfiles/School/cpe -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/schoolfiles/School/cpe" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 26 14:27:07 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_signed_adder_behav -key {Behavioral:sim_1:Functional:test_signed_adder} -tclbatch {test_signed_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test_signed_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.srcs/sim_1/new/test_signed_adder.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_signed_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1217.258 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.258 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.runs/impl_1/signed_5b_adder_t_sseg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp7/signed_5b_adder/signed_5b_adder.runs/impl_1/signed_5b_adder_t_sseg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 15:21:51 2022...
