0.6
2018.1
Apr  4 2018
18:43:17
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/glbl.v,1577287504,verilog,,,,glbl,,xil_defaultlib,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/28F640P30.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/LLbit.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/def.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/CUIcommandData.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/data.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/UserData.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/BankLib.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/clock.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/cp0_reg.v,,clock,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/cpld_model.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/ctrl.v,,cpld_model,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/flag_sync_cpld.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/flash_controller.v,,flag_sync_cpld,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/BankLib.h,1577287504,verilog,,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/def.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/data.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/CUIcommandData.h,1577287504,verilog,,,,,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/TimingData.h,1577287504,verilog,,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/data.h;/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/UserData.h,1577287504,verilog,,,,,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/data.h,1577287504,verilog,,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/UserData.h,,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/include/def.h,1577287504,verilog,,,,,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/sram_model.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/thinpad_top.v,,sram_model,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/tb.sv,1577287504,systemVerilog,,,,tb,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/LLbit.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/SEG7_LUT.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,LLbit_reg,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/cp0_reg.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/cpld_model.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,cp0_reg,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/ctrl.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/div.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,ctrl,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,1577287504,verilog,,,,,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/div.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/ex.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,div,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/ex.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/ex_mem.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,ex,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/ex_mem.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/flag_sync_cpld.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,ex_mem,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/hilo_reg.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/id.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,hilo_reg,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/id.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/id_ex.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,id,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/id_ex.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/if_id.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,id_ex,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/if_id.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mem.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,if_id,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mem.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mem_wb.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,mem,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mem_wb.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mips32.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,mem_wb,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mips32.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mmu_tlb.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,mips32,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/mmu_tlb.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/pc_reg.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,mmu_tlb,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/pc_reg.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/regfile.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,pc_reg,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/regfile.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/serial.v,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/defines.v,regfile,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/bootrom/sim/bootrom.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,,bootrom,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/28F640P30.v,,pll_example,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/vgamem/sim/vgamem.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/bootrom/sim/bootrom.v,,vgamem,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/SEG7_LUT.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/async.v,,SEG7_LUT,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/async.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/bootrom_controller.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/bootrom_controller.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/bus.v,,bootrom_controller,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/bus.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/clock.v,,bus,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/flash_controller.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/graphics_controller.v,,flash_controller,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/graphics_controller.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/imports/cpu/hilo_reg.v,,graphics_controller,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/serial.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/sram.v,,serial,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/sram.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/sram_model.v,,sram,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/thinpad_top.v,1577287504,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/vga.v,,thinpad_top,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp10/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/vga.v,1577287504,verilog,,,,vga,,xil_defaultlib,../../../../Uncommented_old_version.srcs/sim_1/new/include;../../../../Uncommented_old_version.srcs/sources_1/imports/cpu;../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
