# 2012 MICRO

-  45th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2012, Vancouver, BC, Canada, December 1-5, 2012. IEEE Computer Society 2012, ISBN 978-1-4673-4819-5

## Memory Systems I

- [Lei Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Lei), [Youtao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Youtao), [Bruce R. Childers](http://dblp2.uni-trier.de/pers/hd/c/Childers:Bruce_R=), [Jun Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0002:Jun):
  **FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory**. 1-12
- [Niladrish Chatterjee](http://dblp2.uni-trier.de/pers/hd/c/Chatterjee:Niladrish), [Manjunath Shevgoor](http://dblp2.uni-trier.de/pers/hd/s/Shevgoor:Manjunath), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Zhen Fang](http://dblp2.uni-trier.de/pers/hd/f/Fang:Zhen), [Ramesh Illikkal](http://dblp2.uni-trier.de/pers/hd/i/Illikkal:Ramesh), [Ravi Iyer](http://dblp2.uni-trier.de/pers/hd/i/Iyer:Ravi):
  Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access. 13-24
- [Christian Jacobi](http://dblp2.uni-trier.de/pers/hd/j/Jacobi:Christian), [Timothy J. Slegel](http://dblp2.uni-trier.de/pers/hd/s/Slegel:Timothy_J=), [Dan F. Greiner](http://dblp2.uni-trier.de/pers/hd/g/Greiner:Dan_F=):
  Transactional Memory Architecture and Implementation for IBM System Z. 25-36

## Fault Tolerance

- [Hyeran Jeon](http://dblp2.uni-trier.de/pers/hd/j/Jeon:Hyeran), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali):
  Warped-DMR: Light-weight Error Detection for GPGPU. 37-47
- [Damien Hardy](http://dblp2.uni-trier.de/pers/hd/h/Hardy:Damien), [Isidoros Sideris](http://dblp2.uni-trier.de/pers/hd/s/Sideris:Isidoros), [Nikolas Ladas](http://dblp2.uni-trier.de/pers/hd/l/Ladas:Nikolas), [Yiannakis Sazeides](http://dblp2.uni-trier.de/pers/hd/s/Sazeides:Yiannakis):
  The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults. 48-59
- [Andreas Prodromou](http://dblp2.uni-trier.de/pers/hd/p/Prodromou:Andreas), [Andreas Panteli](http://dblp2.uni-trier.de/pers/hd/p/Panteli:Andreas), [Chrysostomos Nicopoulos](http://dblp2.uni-trier.de/pers/hd/n/Nicopoulos:Chrysostomos), [Yiannakis Sazeides](http://dblp2.uni-trier.de/pers/hd/s/Sazeides:Yiannakis):
  NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures. 60-71

## GPUs and SIMD

- [Timothy G. Rogers](http://dblp2.uni-trier.de/pers/hd/r/Rogers:Timothy_G=), [Mike O'Connor](http://dblp2.uni-trier.de/pers/hd/o/O=Connor:Mike), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  Cache-Conscious Wavefront Scheduling. 72-83
- [Yongjun Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Yongjun), [Jason Jong Kyu Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Jason_Jong_Kyu), [Hyunchul Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Hyunchul), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability. 84-95
- [Mark Gebhart](http://dblp2.uni-trier.de/pers/hd/g/Gebhart:Mark), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=), [Brucek Khailany](http://dblp2.uni-trier.de/pers/hd/k/Khailany:Brucek), [Ronny Krashinsky](http://dblp2.uni-trier.de/pers/hd/k/Krashinsky:Ronny), [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=):
  **Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor**. 96-106
- [Haicheng Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Haicheng), [Gregory Frederick Diamos](http://dblp2.uni-trier.de/pers/hd/d/Diamos:Gregory_Frederick), [Srihari Cadambi](http://dblp2.uni-trier.de/pers/hd/c/Cadambi:Srihari), [Sudhakar Yalamanchili](http://dblp2.uni-trier.de/pers/hd/y/Yalamanchili:Sudhakar):
  Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation. 107-118

## Energy I

- [Daniel Wong](http://dblp2.uni-trier.de/pers/hd/w/Wong_0001:Daniel), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali):
  KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity. 119-130
- [Krishna T. Malladi](http://dblp2.uni-trier.de/pers/hd/m/Malladi:Krishna_T=), [Ian Shaeffer](http://dblp2.uni-trier.de/pers/hd/s/Shaeffer:Ian), [Liji Gopalakrishnan](http://dblp2.uni-trier.de/pers/hd/g/Gopalakrishnan:Liji), [David Lo](http://dblp2.uni-trier.de/pers/hd/l/Lo:David), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=), [Mark Horowitz](http://dblp2.uni-trier.de/pers/hd/h/Horowitz:Mark):
  Rethinking DRAM Power Modes for Energy Proportionality. 131-142
- [Qingyuan Deng](http://dblp2.uni-trier.de/pers/hd/d/Deng:Qingyuan), [David Meisner](http://dblp2.uni-trier.de/pers/hd/m/Meisner:David), [Abhishek Bhattacharjee](http://dblp2.uni-trier.de/pers/hd/b/Bhattacharjee:Abhishek), [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=), [Ricardo Bianchini](http://dblp2.uni-trier.de/pers/hd/b/Bianchini:Ricardo):
  CoScale: Coordinating CPU and Memory System DVFS in Server Systems. 143-154
- [Rustam Miftakhutdinov](http://dblp2.uni-trier.de/pers/hd/m/Miftakhutdinov:Rustam), [Eiman Ebrahimi](http://dblp2.uni-trier.de/pers/hd/e/Ebrahimi:Eiman), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  Predicting Performance Impact of DVFS for Realistic Memory Systems. 155-165

## Big Data

- [Timothy Hayes](http://dblp2.uni-trier.de/pers/hd/h/Hayes_0001:Timothy), [Oscar Palomar](http://dblp2.uni-trier.de/pers/hd/p/Palomar:Oscar), [Osman S. Unsal](http://dblp2.uni-trier.de/pers/hd/u/Unsal:Osman_S=), [Adrián Cristal](http://dblp2.uni-trier.de/pers/hd/c/Cristal:Adri=aacute=n), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo):
  Vector Extensions for Decision Support DBMS Acceleration. 166-176
- [Pejman Lotfi-Kamran](http://dblp2.uni-trier.de/pers/hd/l/Lotfi=Kamran:Pejman), [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak):
  NOC-Out: Microarchitecting a Scale-Out Processor. 177-187
- [Islam Atta](http://dblp2.uni-trier.de/pers/hd/a/Atta:Islam), [Pinar Tözün](http://dblp2.uni-trier.de/pers/hd/t/T=ouml=z=uuml=n:Pinar), [Anastasia Ailamaki](http://dblp2.uni-trier.de/pers/hd/a/Ailamaki:Anastasia), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas):
  SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads. 188-198

## Energy II

- [Ramon Bertran](http://dblp2.uni-trier.de/pers/hd/b/Bertran:Ramon), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Meeta Sharma Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Meeta_Sharma), [Marc González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez:Marc), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip):
  Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks. 199-211
- [Youngtaek Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Youngtaek), [Lizy Kurian John](http://dblp2.uni-trier.de/pers/hd/j/John:Lizy_Kurian), [Sanjay Pant](http://dblp2.uni-trier.de/pers/hd/p/Pant:Sanjay), [Srilatha Manne](http://dblp2.uni-trier.de/pers/hd/m/Manne:Srilatha), [Michael J. Schulte](http://dblp2.uni-trier.de/pers/hd/s/Schulte:Michael_J=), [William Lloyd Bircher](http://dblp2.uni-trier.de/pers/hd/b/Bircher:William_Lloyd), [Madhu Saravana Sibi Govindan](http://dblp2.uni-trier.de/pers/hd/g/Govindan:Madhu_Saravana_Sibi):
  AUDIT: Stress Testing the Automatic Way. 212-223
- [Wei Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Wei), [Charles Lefurgy](http://dblp2.uni-trier.de/pers/hd/l/Lefurgy:Charles), [William Kuk](http://dblp2.uni-trier.de/pers/hd/k/Kuk:William), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Michael S. Floyd](http://dblp2.uni-trier.de/pers/hd/f/Floyd:Michael_S=), [Karthick Rajamani](http://dblp2.uni-trier.de/pers/hd/r/Rajamani:Karthick), [Malcolm Allen-Ware](http://dblp2.uni-trier.de/pers/hd/a/Allen=Ware:Malcolm), [Bishop Brock](http://dblp2.uni-trier.de/pers/hd/b/Brock:Bishop):
  Accurate Fine-Grained Processor Power Proxies. 224-234

## Memory Systems II

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  **Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design**.235-246
- [Jaewoong Sim](http://dblp2.uni-trier.de/pers/hd/s/Sim:Jaewoong), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon), [Mike O'Connor](http://dblp2.uni-trier.de/pers/hd/o/O=Connor:Mike), [Mithuna Thottethodi](http://dblp2.uni-trier.de/pers/hd/t/Thottethodi:Mithuna):
  **A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch**. 247-257
- [Binh Pham](http://dblp2.uni-trier.de/pers/hd/p/Pham:Binh), [Viswanathan Vaidyanathan](http://dblp2.uni-trier.de/pers/hd/v/Vaidyanathan:Viswanathan), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Abhishek Bhattacharjee](http://dblp2.uni-trier.de/pers/hd/b/Bhattacharjee:Abhishek):
  **CoLT: Coalesced Large-Reach TLBs**. 258-269

## Interconnects

- [Lizhong Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Lizhong), [Timothy Mark Pinkston](http://dblp2.uni-trier.de/pers/hd/p/Pinkston:Timothy_Mark):
  NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers. 270-281
- [Randy Morris](http://dblp2.uni-trier.de/pers/hd/m/Morris:Randy), [Avinash Karanth Kodi](http://dblp2.uni-trier.de/pers/hd/k/Kodi:Avinash_Karanth), [Ahmed Louri](http://dblp2.uni-trier.de/pers/hd/l/Louri:Ahmed):
  Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance. 282-293
- [Akbar Sharifi](http://dblp2.uni-trier.de/pers/hd/s/Sharifi:Akbar), [Emre Kultursay](http://dblp2.uni-trier.de/pers/hd/k/Kultursay:Emre), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  Addressing End-to-End Memory Access Latency in NoC-Based Multicores. 294-304

## Core Design

- [Khubaib](http://dblp2.uni-trier.de/pers/hd/k/Khubaib:), [M. Aater Suleman](http://dblp2.uni-trier.de/pers/hd/s/Suleman:M=_Aater), [Milad Hashemi](http://dblp2.uni-trier.de/pers/hd/h/Hashemi:Milad), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP. 305-316
- [Andrew Lukefahr](http://dblp2.uni-trier.de/pers/hd/l/Lukefahr:Andrew), [Shruti Padmanabha](http://dblp2.uni-trier.de/pers/hd/p/Padmanabha:Shruti), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Faissal M. Sleiman](http://dblp2.uni-trier.de/pers/hd/s/Sleiman:Faissal_M=), [Ronald G. Dreslinski](http://dblp2.uni-trier.de/pers/hd/d/Dreslinski:Ronald_G=), [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Composite Cores: Pushing Heterogeneity Into a Core. 317-328
- [Rami Sheikh](http://dblp2.uni-trier.de/pers/hd/s/Sheikh:Rami), [James Tuck](http://dblp2.uni-trier.de/pers/hd/t/Tuck:James), [Eric Rotenberg](http://dblp2.uni-trier.de/pers/hd/r/Rotenberg:Eric):
  Control-Flow Decoupling. 329-340

## Coherence and Consistency

- [Mohammad Alisafaee](http://dblp2.uni-trier.de/pers/hd/a/Alisafaee:Mohammad):
  **Spatiotemporal Coherence Tracking**. 341-350
- [Socrates Demetriades](http://dblp2.uni-trier.de/pers/hd/d/Demetriades:Socrates), [Sangyeun Cho](http://dblp2.uni-trier.de/pers/hd/c/Cho:Sangyeun):
  Predicting Coherence Communication by Tracking Synchronization Points at Run Time. 351-362
- [Abdullah Muzahid](http://dblp2.uni-trier.de/pers/hd/m/Muzahid:Abdullah), [Shanxiang Qi](http://dblp2.uni-trier.de/pers/hd/q/Qi:Shanxiang), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically. 363-375

## Caching

- [Snehasish Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar:Snehasish), [Hongzhou Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Hongzhou), [Arrvindh Shriraman](http://dblp2.uni-trier.de/pers/hd/s/Shriraman:Arrvindh), [Eric Matthews](http://dblp2.uni-trier.de/pers/hd/m/Matthews:Eric), [Sandhya Dwarkadas](http://dblp2.uni-trier.de/pers/hd/d/Dwarkadas:Sandhya), [Lesley Shannon](http://dblp2.uni-trier.de/pers/hd/s/Shannon:Lesley):
  **Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy**. 376-388
- [Nam Duong](http://dblp2.uni-trier.de/pers/hd/d/Duong:Nam), [Dali Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Dali), [Taesu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Taesu), [Rosario Cammarota](http://dblp2.uni-trier.de/pers/hd/c/Cammarota:Rosario), [Mateo Valero](http://dblp2.uni-trier.de/pers/hd/v/Valero:Mateo), [Alexander V. Veidenbaum](http://dblp2.uni-trier.de/pers/hd/v/Veidenbaum:Alexander_V=):
  **Improving Cache Management Policies Using Dynamic Reuse Distances**. 389-400

## Modeling and Partitioning

- [Petar Radojkovic](http://dblp2.uni-trier.de/pers/hd/r/Radojkovic:Petar), [Paul M. Carpenter](http://dblp2.uni-trier.de/pers/hd/c/Carpenter:Paul_M=), [Miquel Moretó](http://dblp2.uni-trier.de/pers/hd/m/Moret=oacute=:Miquel), [Alex Ramírez](http://dblp2.uni-trier.de/pers/hd/r/Ram=iacute=rez:Alex), [Francisco J. Cazorla](http://dblp2.uni-trier.de/pers/hd/c/Cazorla:Francisco_J=):
  Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem. 401-412
- [Weidan Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Weidan), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=):
  Inferred Models for Dynamic and Sparse Hardware-Software Spaces. 413-424

## Dynamic Optimization and Parallelization

- [Cheng Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Cheng), [Youfeng Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Youfeng), [Hongbo Rong](http://dblp2.uni-trier.de/pers/hd/r/Rong:Hongbo), [Hyunchul Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Hyunchul):
  SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations. 425-436
- [Alain Ketterlin](http://dblp2.uni-trier.de/pers/hd/k/Ketterlin:Alain), [Philippe Clauss](http://dblp2.uni-trier.de/pers/hd/c/Clauss:Philippe):
  Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization. 437-448

## Accelerators

- [Hadi Esmaeilzadeh](http://dblp2.uni-trier.de/pers/hd/e/Esmaeilzadeh:Hadi), [Adrian Sampson](http://dblp2.uni-trier.de/pers/hd/s/Sampson:Adrian), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis), [Doug Burger](http://dblp2.uni-trier.de/pers/hd/b/Burger:Doug):
  Neural Acceleration for General-Purpose Approximate Programs. 449-460
- [Jan van Lunteren](http://dblp2.uni-trier.de/pers/hd/l/Lunteren:Jan_van), [Christoph Hagleitner](http://dblp2.uni-trier.de/pers/hd/h/Hagleitner:Christoph), [Timothy Heil](http://dblp2.uni-trier.de/pers/hd/h/Heil:Timothy), [Giora Biran](http://dblp2.uni-trier.de/pers/hd/b/Biran:Giora), [Uzi Shvadron](http://dblp2.uni-trier.de/pers/hd/s/Shvadron:Uzi), [Kubilay Atasu](http://dblp2.uni-trier.de/pers/hd/a/Atasu:Kubilay):
  Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator. 461-472