Analysis & Synthesis report for DUT
Mon May 09 19:16:25 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Port Connectivity Checks: "mux81:Mux_RF_D3"
 13. Port Connectivity Checks: "MEMWB:MEM_WB"
 14. Port Connectivity Checks: "alu:ALU_2"
 15. Port Connectivity Checks: "mux41:Mux_ALU2_B"
 16. Port Connectivity Checks: "RREX:RR_EX"
 17. Port Connectivity Checks: "register_bank:RF"
 18. Port Connectivity Checks: "IFID:IF_ID"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon May 09 19:16:25 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; datapath                                    ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 72                                          ;
; Total pins                  ; 91                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; datapath           ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------------------------------+---------+
; reg_4.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_4.vhd     ;         ;
; reg_1_int.vhd                    ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_1_int.vhd ;         ;
; LUT.vhd                          ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd       ;         ;
; inc_LMSM.vhd                     ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc_LMSM.vhd  ;         ;
; fwd_logic.vhd                    ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/fwd_logic.vhd ;         ;
; SE9.vhd                          ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd       ;         ;
; SE6.vhd                          ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd       ;         ;
; ROM.vhd                          ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/ROM.vhd       ;         ;
; reg_bank.vhd                     ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_bank.vhd  ;         ;
; reg_16.vhd                       ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_16.vhd    ;         ;
; reg_1.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_1.vhd     ;         ;
; RAM.vhd                          ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/RAM.vhd       ;         ;
; mux81.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux81.vhd     ;         ;
; mux41_3.vhd                      ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd   ;         ;
; mux41.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd     ;         ;
; mux21.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd     ;         ;
; mux21 _3.vhd                     ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21 _3.vhd  ;         ;
; inc.vhd                          ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd       ;         ;
; datapath.vhd                     ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd  ;         ;
; bit7shift.vhd                    ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/bit7shift.vhd ;         ;
; bit1shift.vhd                    ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/bit1shift.vhd ;         ;
; alu.vhd                          ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd       ;         ;
; reg_6.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_6.vhd     ;         ;
; reg_3.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_3.vhd     ;         ;
; reg_9.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_9.vhd     ;         ;
; IDRR.vhd                         ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/IDRR.vhd      ;         ;
; RREX.vhd                         ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/RREX.vhd      ;         ;
; EXMEM.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/EXMEM.vhd     ;         ;
; MEMWB.vhd                        ; yes             ; User VHDL File        ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/MEMWB.vhd     ;         ;
; ifid.vhd                         ; yes             ; Auto-Found VHDL File  ; C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/ifid.vhd      ;         ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 72    ;
;     -- Combinational with no register       ; 37    ;
;     -- Register only                        ; 30    ;
;     -- Combinational with a register        ; 5     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 6     ;
;     -- 3 input functions                    ; 21    ;
;     -- 2 input functions                    ; 15    ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 58    ;
;     -- arithmetic mode                      ; 14    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 35    ;
; Total logic cells in carry chains           ; 15    ;
; I/O pins                                    ; 91    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 35    ;
; Total fan-out                               ; 230   ;
; Average fan-out                             ; 1.41  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                          ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name           ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------+-------------+--------------+
; |datapath                  ; 72 (0)      ; 35           ; 0          ; 91   ; 0            ; 37 (0)       ; 30 (0)            ; 5 (0)            ; 15 (0)          ; 0 (0)      ; |datapath                     ; datapath    ; work         ;
;    |IFID:IF_ID|            ; 6 (0)       ; 6            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |datapath|IFID:IF_ID          ; IFID        ; work         ;
;       |reg:IMem|           ; 6 (6)       ; 6            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |datapath|IFID:IF_ID|reg:IMem ; reg         ; work         ;
;    |incr:inc|              ; 31 (31)     ; 0            ; 0          ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |datapath|incr:inc            ; incr        ; work         ;
;    |reg:IR|                ; 13 (13)     ; 13           ; 0          ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath|reg:IR              ; reg         ; work         ;
;    |reg:PC|                ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath|reg:PC              ; reg         ; work         ;
;    |rom:IMem|              ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |datapath|rom:IMem            ; rom         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; incr:inc|Op[1]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[2]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[3]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[4]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[5]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[6]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[7]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[8]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[9]                                      ; wr_inc              ; yes                    ;
; incr:inc|Op[10]                                     ; wr_inc              ; yes                    ;
; incr:inc|Op[11]                                     ; wr_inc              ; yes                    ;
; incr:inc|Op[12]                                     ; wr_inc              ; yes                    ;
; incr:inc|Op[13]                                     ; wr_inc              ; yes                    ;
; incr:inc|Op[14]                                     ; wr_inc              ; yes                    ;
; incr:inc|Op[15]                                     ; wr_inc              ; yes                    ;
; incr:inc|Op[0]                                      ; wr_inc              ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-----------------------------------------+------------------------------------------------+
; Register name                           ; Reason for Removal                             ;
+-----------------------------------------+------------------------------------------------+
; EXMEM:EX_MEM|reg:SE9|Op[0]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[0] ;
; EXMEM:EX_MEM|reg:SE9|Op[1]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[1] ;
; EXMEM:EX_MEM|reg:SE9|Op[2]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[2] ;
; EXMEM:EX_MEM|reg:SE9|Op[3]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[3] ;
; EXMEM:EX_MEM|reg:SE9|Op[4]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[4] ;
; EXMEM:EX_MEM|reg:SE9|Op[5]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[5] ;
; EXMEM:EX_MEM|reg:SE9|Op[6]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[6] ;
; EXMEM:EX_MEM|reg:SE9|Op[7]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[7] ;
; EXMEM:EX_MEM|reg:SE9|Op[8..15]          ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[8] ;
; EXMEM:EX_MEM|reg:SE6|Op[6..15]          ; Merged with EXMEM:EX_MEM|reg:SE6|Op[5]         ;
; IDRR:ID_RR|reg9:eight_zero|Op[0]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[0]    ;
; IDRR:ID_RR|reg9:eight_zero|Op[1]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[1]    ;
; IDRR:ID_RR|reg9:eight_zero|Op[2]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[2]    ;
; IDRR:ID_RR|reg3:five_three|Op[0]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[3]    ;
; IDRR:ID_RR|reg9:eight_zero|Op[3]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[3]    ;
; IDRR:ID_RR|reg3:five_three|Op[1]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[4]    ;
; IDRR:ID_RR|reg9:eight_zero|Op[4]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[4]    ;
; IDRR:ID_RR|reg3:five_three|Op[2]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[5]    ;
; IDRR:ID_RR|reg9:eight_zero|Op[5]        ; Merged with IDRR:ID_RR|reg6:five_zero|Op[5]    ;
; IDRR:ID_RR|reg3:eight_six|Op[0]         ; Merged with IDRR:ID_RR|reg9:eight_zero|Op[6]   ;
; IDRR:ID_RR|reg3:eight_six|Op[1]         ; Merged with IDRR:ID_RR|reg9:eight_zero|Op[7]   ;
; IDRR:ID_RR|reg3:eight_six|Op[2]         ; Merged with IDRR:ID_RR|reg9:eight_zero|Op[8]   ;
; RREX:RR_EX|reg9:eight_zero|Op[0]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[0]    ;
; RREX:RR_EX|reg9:eight_zero|Op[1]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[1]    ;
; RREX:RR_EX|reg9:eight_zero|Op[2]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[2]    ;
; RREX:RR_EX|reg3:five_three|Op[0]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[3]    ;
; RREX:RR_EX|reg9:eight_zero|Op[3]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[3]    ;
; RREX:RR_EX|reg3:five_three|Op[1]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[4]    ;
; RREX:RR_EX|reg9:eight_zero|Op[4]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[4]    ;
; RREX:RR_EX|reg3:five_three|Op[2]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[5]    ;
; RREX:RR_EX|reg9:eight_zero|Op[5]        ; Merged with RREX:RR_EX|reg6:five_zero|Op[5]    ;
; RREX:RR_EX|reg3:eight_six|Op[0]         ; Merged with RREX:RR_EX|reg9:eight_zero|Op[6]   ;
; RREX:RR_EX|reg3:eight_six|Op[1]         ; Merged with RREX:RR_EX|reg9:eight_zero|Op[7]   ;
; RREX:RR_EX|reg3:eight_six|Op[2]         ; Merged with RREX:RR_EX|reg9:eight_zero|Op[8]   ;
; EXMEM:EX_MEM|reg:SE6|Op[0]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[0] ;
; EXMEM:EX_MEM|reg:SE6|Op[1]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[1] ;
; EXMEM:EX_MEM|reg:SE6|Op[2]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[2] ;
; EXMEM:EX_MEM|reg:SE6|Op[3]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[3] ;
; EXMEM:EX_MEM|reg3:five_three|Op[0]      ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[3] ;
; EXMEM:EX_MEM|reg:SE6|Op[4]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[4] ;
; EXMEM:EX_MEM|reg3:five_three|Op[1]      ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[4] ;
; EXMEM:EX_MEM|reg:SE6|Op[5]              ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[5] ;
; EXMEM:EX_MEM|reg3:five_three|Op[2]      ; Merged with EXMEM:EX_MEM|reg9:eight_zero|Op[5] ;
; MEMWB:MEM_WB|reg3:five_three|Op[0]      ; Merged with MEMWB:MEM_WB|reg9:eight_zero|Op[3] ;
; MEMWB:MEM_WB|reg3:five_three|Op[1]      ; Merged with MEMWB:MEM_WB|reg9:eight_zero|Op[4] ;
; MEMWB:MEM_WB|reg3:five_three|Op[2]      ; Merged with MEMWB:MEM_WB|reg9:eight_zero|Op[5] ;
; IFID:IF_ID|reg:IMem|Op[10,11,15]        ; Stuck at GND due to stuck port data_in         ;
; reg:IR|Op[10,11,15]                     ; Stuck at GND due to stuck port data_in         ;
; IDRR:ID_RR|reg4:opcode|Op[3]            ; Stuck at GND due to stuck port data_in         ;
; EXMEM:EX_MEM|reg4:opcode|Op[3]          ; Stuck at GND due to stuck port data_in         ;
; RREX:RR_EX|reg4:opcode|Op[3]            ; Stuck at GND due to stuck port data_in         ;
; IDRR:ID_RR|reg3:eleven_nine|Op[1,2]     ; Stuck at GND due to stuck port data_in         ;
; EXMEM:EX_MEM|reg3:eleven_nine|Op[1,2]   ; Stuck at GND due to stuck port data_in         ;
; MEMWB:MEM_WB|reg4:opcode|Op[3]          ; Stuck at GND due to stuck port data_in         ;
; RREX:RR_EX|reg:PC|Op[0..15]             ; Lost fanout                                    ;
; BranchLUT:lut|i[0..31]                  ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:eleven_nine|Op[1,2]   ; Stuck at GND due to stuck port data_in         ;
; IDRR:ID_RR|reg:PC|Op[15]                ; Lost fanout                                    ;
; IDRR:ID_RR|reg4:opcode|Op[0..2]         ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[15]              ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg4:opcode|Op[0..2]       ; Lost fanout                                    ;
; RREX:RR_EX|reg4:opcode|Op[0..2]         ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[14]                ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[14]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[13]                ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[13]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[12]                ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[12]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[11]                ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[11]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[10]                ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[10]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[9]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[9]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[8]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[8]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[7]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[7]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[6]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[6]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[5]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[5]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[4]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[4]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[3]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[3]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[2]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[2]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[1]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[1]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg:PC|Op[0]                 ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:PC|Op[0]               ; Lost fanout                                    ;
; IDRR:ID_RR|reg9:eight_zero|Op[6..8]     ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][0]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][0]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][0]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][0]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][0]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][0]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][0]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][0]         ; Lost fanout                                    ;
; IFID:IF_ID|reg:PC|Op[0..15]             ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][1]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][2]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][3]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][4]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][5]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][6]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][7]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][8]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][9]         ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][10]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][11]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][12]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][13]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][14]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[7][15]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[6][15]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[5][15]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[4][15]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[3][15]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[2][15]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[1][15]        ; Lost fanout                                    ;
; register_bank:RF|reg_bank[0][15]        ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[0]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[0]              ; Lost fanout                                    ;
; RREX:RR_EX|reg6:five_zero|Op[0]         ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[0]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[0]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[0]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[0]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[5]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:eight_six|Op[2]       ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:dec|Op[2]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[4]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:eight_six|Op[1]       ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:dec|Op[1]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[3]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:eight_six|Op[0]       ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:eleven_nine|Op[0]     ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg3:dec|Op[0]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[0]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[0]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[1]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[1]              ; Lost fanout                                    ;
; RREX:RR_EX|reg6:five_zero|Op[1]         ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[1]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[1]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[1]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[1]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[1]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[1]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[2]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[2]              ; Lost fanout                                    ;
; RREX:RR_EX|reg6:five_zero|Op[2]         ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[2]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[2]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[2]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[2]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[2]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[2]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[3]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[3]              ; Lost fanout                                    ;
; RREX:RR_EX|reg6:five_zero|Op[3]         ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[3]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[3]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[3]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[3]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[3]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[3]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[4]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[4]              ; Lost fanout                                    ;
; RREX:RR_EX|reg6:five_zero|Op[4]         ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[4]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[4]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[4]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[4]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[4]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[4]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[5]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[5]              ; Lost fanout                                    ;
; RREX:RR_EX|reg6:five_zero|Op[5]         ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[5]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[5]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[5]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[5]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[5]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[5]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[6]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[6]              ; Lost fanout                                    ;
; RREX:RR_EX|reg9:eight_zero|Op[6]        ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[6]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[6]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[6]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[6]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[6]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[6]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[7]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[7]              ; Lost fanout                                    ;
; RREX:RR_EX|reg9:eight_zero|Op[7]        ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[7]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[0]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[7]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[7]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[7]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[7]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[7]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[8]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[8]              ; Lost fanout                                    ;
; RREX:RR_EX|reg9:eight_zero|Op[8]        ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[8]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[1]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[8]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[8]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[8]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[8]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg9:eight_zero|Op[8]      ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[9]              ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[9]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[9]            ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[2]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[9]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[9]              ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[9]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[9]            ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[10]             ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[10]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[10]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[10]          ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[10]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[10]          ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[10]           ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[11]             ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[11]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[11]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[11]          ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[11]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[11]          ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[11]           ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[12]             ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[12]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[12]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[12]          ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[12]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[12]          ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[12]           ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[13]             ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[13]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[13]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[6]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[13]          ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[13]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[13]          ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[13]           ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[14]             ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[14]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[14]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[7]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[14]          ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[14]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[14]          ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[14]           ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D2|Op[15]             ; Lost fanout                                    ;
; RREX:RR_EX|reg:RF_D1|Op[15]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU_C|Op[15]           ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg9:eight_zero|Op[8]      ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:DMem_D|Op[15]          ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:inc|Op[15]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg:ALU2_C|Op[15]          ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D1|Op[15]           ; Lost fanout                                    ;
; IDRR:ID_RR|reg3:eleven_nine|Op[0]       ; Lost fanout                                    ;
; IDRR:ID_RR|reg6:five_zero|Op[0]         ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[0]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[0]              ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg3:eight_six|Op[2]       ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg3:dec|Op[2]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg3:eight_six|Op[1]       ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg3:dec|Op[1]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg3:eight_six|Op[0]       ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg3:eleven_nine|Op[0]     ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg3:dec|Op[0]             ; Lost fanout                                    ;
; IDRR:ID_RR|reg6:five_zero|Op[1]         ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[1]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[1]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg6:five_zero|Op[2]         ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[2]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[2]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg6:five_zero|Op[3]         ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[3]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[3]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg6:five_zero|Op[4]         ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[4]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[4]              ; Lost fanout                                    ;
; IDRR:ID_RR|reg6:five_zero|Op[5]         ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[5]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[5]              ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[6]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[6]              ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[7]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[7]              ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[8]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[8]              ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[9]            ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[9]              ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[10]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[10]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[11]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[11]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[12]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[12]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[13]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[13]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[14]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[14]             ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:ALU_C|Op[15]           ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:inc|Op[15]             ; Lost fanout                                    ;
; MEMWB:MEM_WB|reg4:opcode|Op[0..2]       ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:RF_D2|Op[0..15]        ; Lost fanout                                    ;
; EXMEM:EX_MEM|reg:LMSM|Op[0..5]          ; Lost fanout                                    ;
; IDRR:ID_RR|reg:inc|Op[0]                ; Lost fanout                                    ;
; RREX:RR_EX|reg3:dec|Op[0..2]            ; Lost fanout                                    ;
; IDRR:ID_RR|reg:inc|Op[1..15]            ; Lost fanout                                    ;
; RREX:RR_EX|reg:LMSM|Op[0..5]            ; Lost fanout                                    ;
; IFID:IF_ID|reg:inc|Op[0..15]            ; Lost fanout                                    ;
; RREX:RR_EX|reg:LMSM|Op[6..15]           ; Lost fanout                                    ;
; IFID:IF_ID|reg:IMem|Op[2,5,7,8,14]      ; Merged with IFID:IF_ID|reg:IMem|Op[0]          ;
; IFID:IF_ID|reg:IMem|Op[3]               ; Merged with IFID:IF_ID|reg:IMem|Op[1]          ;
; IFID:IF_ID|reg:IMem|Op[6]               ; Merged with IFID:IF_ID|reg:IMem|Op[4]          ;
; Total Number of Removed Registers = 589 ;                                                ;
+-----------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+---------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+---------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; IFID:IF_ID|reg:IMem|Op[15]      ; Stuck at GND              ; reg:IR|Op[15], IDRR:ID_RR|reg4:opcode|Op[3], EXMEM:EX_MEM|reg4:opcode|Op[3],          ;
;                                 ; due to stuck port data_in ; RREX:RR_EX|reg4:opcode|Op[3], MEMWB:MEM_WB|reg4:opcode|Op[3],                         ;
;                                 ;                           ; RREX:RR_EX|reg:PC|Op[15], RREX:RR_EX|reg:PC|Op[14], RREX:RR_EX|reg:PC|Op[13],         ;
;                                 ;                           ; RREX:RR_EX|reg:PC|Op[12], RREX:RR_EX|reg:PC|Op[11], RREX:RR_EX|reg:PC|Op[10],         ;
;                                 ;                           ; RREX:RR_EX|reg:PC|Op[9], RREX:RR_EX|reg:PC|Op[8], RREX:RR_EX|reg:PC|Op[7],            ;
;                                 ;                           ; RREX:RR_EX|reg:PC|Op[6], RREX:RR_EX|reg:PC|Op[5], RREX:RR_EX|reg:PC|Op[4],            ;
;                                 ;                           ; RREX:RR_EX|reg:PC|Op[3], RREX:RR_EX|reg:PC|Op[2], RREX:RR_EX|reg:PC|Op[1],            ;
;                                 ;                           ; RREX:RR_EX|reg:PC|Op[0], BranchLUT:lut|i[1], BranchLUT:lut|i[2], BranchLUT:lut|i[3],  ;
;                                 ;                           ; BranchLUT:lut|i[4], BranchLUT:lut|i[0], IDRR:ID_RR|reg:PC|Op[15],                     ;
;                                 ;                           ; IDRR:ID_RR|reg4:opcode|Op[0], IDRR:ID_RR|reg4:opcode|Op[1],                           ;
;                                 ;                           ; IDRR:ID_RR|reg4:opcode|Op[2], EXMEM:EX_MEM|reg:PC|Op[15],                             ;
;                                 ;                           ; EXMEM:EX_MEM|reg4:opcode|Op[0], EXMEM:EX_MEM|reg4:opcode|Op[1],                       ;
;                                 ;                           ; EXMEM:EX_MEM|reg4:opcode|Op[2], RREX:RR_EX|reg4:opcode|Op[0],                         ;
;                                 ;                           ; RREX:RR_EX|reg4:opcode|Op[1], RREX:RR_EX|reg4:opcode|Op[2], IDRR:ID_RR|reg:PC|Op[14], ;
;                                 ;                           ; EXMEM:EX_MEM|reg:PC|Op[14], IDRR:ID_RR|reg:PC|Op[13], EXMEM:EX_MEM|reg:PC|Op[13],     ;
;                                 ;                           ; IDRR:ID_RR|reg:PC|Op[12], EXMEM:EX_MEM|reg:PC|Op[12], IDRR:ID_RR|reg:PC|Op[11],       ;
;                                 ;                           ; EXMEM:EX_MEM|reg:PC|Op[11], IDRR:ID_RR|reg:PC|Op[10], EXMEM:EX_MEM|reg:PC|Op[10],     ;
;                                 ;                           ; IDRR:ID_RR|reg:PC|Op[9], EXMEM:EX_MEM|reg:PC|Op[9], IDRR:ID_RR|reg:PC|Op[8],          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:PC|Op[8], IDRR:ID_RR|reg:PC|Op[7], EXMEM:EX_MEM|reg:PC|Op[7],        ;
;                                 ;                           ; IDRR:ID_RR|reg:PC|Op[6], EXMEM:EX_MEM|reg:PC|Op[6], IDRR:ID_RR|reg:PC|Op[5],          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:PC|Op[5], IDRR:ID_RR|reg:PC|Op[4], EXMEM:EX_MEM|reg:PC|Op[4],        ;
;                                 ;                           ; IDRR:ID_RR|reg:PC|Op[3], EXMEM:EX_MEM|reg:PC|Op[3], IDRR:ID_RR|reg:PC|Op[2],          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:PC|Op[2], IDRR:ID_RR|reg:PC|Op[1], EXMEM:EX_MEM|reg:PC|Op[1],        ;
;                                 ;                           ; IDRR:ID_RR|reg:PC|Op[0], EXMEM:EX_MEM|reg:PC|Op[0], IDRR:ID_RR|reg9:eight_zero|Op[8], ;
;                                 ;                           ; IDRR:ID_RR|reg9:eight_zero|Op[7], IDRR:ID_RR|reg9:eight_zero|Op[6],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[7][0], register_bank:RF|reg_bank[6][0],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[5][0], IFID:IF_ID|reg:PC|Op[15], IFID:IF_ID|reg:PC|Op[14],  ;
;                                 ;                           ; IFID:IF_ID|reg:PC|Op[13], IFID:IF_ID|reg:PC|Op[12], IFID:IF_ID|reg:PC|Op[11],         ;
;                                 ;                           ; IFID:IF_ID|reg:PC|Op[10], IFID:IF_ID|reg:PC|Op[9], IFID:IF_ID|reg:PC|Op[8],           ;
;                                 ;                           ; IFID:IF_ID|reg:PC|Op[7], IFID:IF_ID|reg:PC|Op[6], IFID:IF_ID|reg:PC|Op[5],            ;
;                                 ;                           ; IFID:IF_ID|reg:PC|Op[4], IFID:IF_ID|reg:PC|Op[3], IFID:IF_ID|reg:PC|Op[2],            ;
;                                 ;                           ; IFID:IF_ID|reg:PC|Op[1], IFID:IF_ID|reg:PC|Op[0], register_bank:RF|reg_bank[7][1],    ;
;                                 ;                           ; register_bank:RF|reg_bank[6][1], register_bank:RF|reg_bank[5][1],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[7][2], register_bank:RF|reg_bank[6][2],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[5][2], register_bank:RF|reg_bank[7][3],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[6][3], register_bank:RF|reg_bank[5][3],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[7][4], register_bank:RF|reg_bank[6][4],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[5][4], register_bank:RF|reg_bank[7][5],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[6][5], register_bank:RF|reg_bank[5][5],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[7][6], register_bank:RF|reg_bank[6][6],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[5][6], register_bank:RF|reg_bank[7][7],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[6][7], register_bank:RF|reg_bank[5][7],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[7][8], register_bank:RF|reg_bank[6][8],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[5][8], register_bank:RF|reg_bank[7][9],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[6][9], register_bank:RF|reg_bank[5][9],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[7][10], register_bank:RF|reg_bank[6][10],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[5][10], register_bank:RF|reg_bank[7][11],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[6][11], register_bank:RF|reg_bank[5][11],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[7][12], register_bank:RF|reg_bank[6][12],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[5][12], register_bank:RF|reg_bank[7][13],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[6][13], register_bank:RF|reg_bank[5][13],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[7][14], register_bank:RF|reg_bank[6][14],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[5][14], register_bank:RF|reg_bank[7][15],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[6][15], register_bank:RF|reg_bank[5][15],                   ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[0], RREX:RR_EX|reg:RF_D1|Op[0],                               ;
;                                 ;                           ; MEMWB:MEM_WB|reg:DMem_D|Op[0], MEMWB:MEM_WB|reg:inc|Op[0],                            ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU2_C|Op[0], EXMEM:EX_MEM|reg:RF_D1|Op[0],                          ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[1], RREX:RR_EX|reg:RF_D1|Op[1],                               ;
;                                 ;                           ; MEMWB:MEM_WB|reg:DMem_D|Op[1], MEMWB:MEM_WB|reg:inc|Op[1],                            ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU2_C|Op[1], EXMEM:EX_MEM|reg:RF_D1|Op[1],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg9:eight_zero|Op[1], RREX:RR_EX|reg:RF_D2|Op[2],                       ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D1|Op[2], MEMWB:MEM_WB|reg:DMem_D|Op[2],                            ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[2], MEMWB:MEM_WB|reg:ALU2_C|Op[2],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[2], EXMEM:EX_MEM|reg9:eight_zero|Op[2],                     ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[3], RREX:RR_EX|reg:RF_D1|Op[3],                               ;
;                                 ;                           ; RREX:RR_EX|reg6:five_zero|Op[3], MEMWB:MEM_WB|reg:DMem_D|Op[3],                       ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[3], MEMWB:MEM_WB|reg:ALU2_C|Op[3],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[3], EXMEM:EX_MEM|reg9:eight_zero|Op[3],                     ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[4], RREX:RR_EX|reg:RF_D1|Op[4],                               ;
;                                 ;                           ; RREX:RR_EX|reg6:five_zero|Op[4], MEMWB:MEM_WB|reg:DMem_D|Op[4],                       ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[4], MEMWB:MEM_WB|reg:ALU2_C|Op[4],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[4], EXMEM:EX_MEM|reg9:eight_zero|Op[4],                     ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[5], RREX:RR_EX|reg:RF_D1|Op[5],                               ;
;                                 ;                           ; RREX:RR_EX|reg6:five_zero|Op[5], MEMWB:MEM_WB|reg:DMem_D|Op[5],                       ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[5], MEMWB:MEM_WB|reg:ALU2_C|Op[5],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[5], EXMEM:EX_MEM|reg9:eight_zero|Op[5],                     ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[6], RREX:RR_EX|reg:RF_D1|Op[6],                               ;
;                                 ;                           ; RREX:RR_EX|reg9:eight_zero|Op[6], MEMWB:MEM_WB|reg:DMem_D|Op[6],                      ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[6], MEMWB:MEM_WB|reg:ALU2_C|Op[6],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[6], RREX:RR_EX|reg:RF_D2|Op[7], RREX:RR_EX|reg:RF_D1|Op[7], ;
;                                 ;                           ; RREX:RR_EX|reg9:eight_zero|Op[7], MEMWB:MEM_WB|reg9:eight_zero|Op[0],                 ;
;                                 ;                           ; MEMWB:MEM_WB|reg:DMem_D|Op[7], MEMWB:MEM_WB|reg:inc|Op[7],                            ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU2_C|Op[7], EXMEM:EX_MEM|reg:RF_D1|Op[7],                          ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[8], RREX:RR_EX|reg:RF_D1|Op[8],                               ;
;                                 ;                           ; MEMWB:MEM_WB|reg9:eight_zero|Op[1], MEMWB:MEM_WB|reg:DMem_D|Op[8],                    ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[8], MEMWB:MEM_WB|reg:ALU2_C|Op[8],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[8], RREX:RR_EX|reg:RF_D2|Op[9], RREX:RR_EX|reg:RF_D1|Op[9], ;
;                                 ;                           ; MEMWB:MEM_WB|reg9:eight_zero|Op[2], MEMWB:MEM_WB|reg:DMem_D|Op[9],                    ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[9], MEMWB:MEM_WB|reg:ALU2_C|Op[9],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[9], RREX:RR_EX|reg:RF_D2|Op[10],                            ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D1|Op[10], MEMWB:MEM_WB|reg:DMem_D|Op[10],                          ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[10], MEMWB:MEM_WB|reg:ALU2_C|Op[10],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[10], RREX:RR_EX|reg:RF_D2|Op[11],                           ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D1|Op[11], MEMWB:MEM_WB|reg:DMem_D|Op[11],                          ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[11], MEMWB:MEM_WB|reg:ALU2_C|Op[11],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[11], RREX:RR_EX|reg:RF_D2|Op[12],                           ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D1|Op[12], MEMWB:MEM_WB|reg:DMem_D|Op[12],                          ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[12], MEMWB:MEM_WB|reg:ALU2_C|Op[12],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[12], RREX:RR_EX|reg:RF_D2|Op[13],                           ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D1|Op[13], MEMWB:MEM_WB|reg9:eight_zero|Op[6],                      ;
;                                 ;                           ; MEMWB:MEM_WB|reg:DMem_D|Op[13], MEMWB:MEM_WB|reg:inc|Op[13],                          ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU2_C|Op[13], EXMEM:EX_MEM|reg:RF_D1|Op[13],                        ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D2|Op[14], RREX:RR_EX|reg:RF_D1|Op[14],                             ;
;                                 ;                           ; MEMWB:MEM_WB|reg9:eight_zero|Op[7], MEMWB:MEM_WB|reg:DMem_D|Op[14],                   ;
;                                 ;                           ; MEMWB:MEM_WB|reg:inc|Op[14], MEMWB:MEM_WB|reg:ALU2_C|Op[14],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D1|Op[14], RREX:RR_EX|reg:RF_D2|Op[15],                           ;
;                                 ;                           ; RREX:RR_EX|reg:RF_D1|Op[15], MEMWB:MEM_WB|reg9:eight_zero|Op[8],                      ;
;                                 ;                           ; MEMWB:MEM_WB|reg:DMem_D|Op[15], MEMWB:MEM_WB|reg:inc|Op[15],                          ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU2_C|Op[15], EXMEM:EX_MEM|reg:RF_D1|Op[15],                        ;
;                                 ;                           ; IDRR:ID_RR|reg3:eleven_nine|Op[0], EXMEM:EX_MEM|reg:inc|Op[0],                        ;
;                                 ;                           ; EXMEM:EX_MEM|reg3:eleven_nine|Op[0], EXMEM:EX_MEM|reg:inc|Op[1],                      ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[2], IDRR:ID_RR|reg6:five_zero|Op[3],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[3], IDRR:ID_RR|reg6:five_zero|Op[4],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[4], IDRR:ID_RR|reg6:five_zero|Op[5],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[5], EXMEM:EX_MEM|reg:inc|Op[6], EXMEM:EX_MEM|reg:inc|Op[7],   ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[8], EXMEM:EX_MEM|reg:inc|Op[9], EXMEM:EX_MEM|reg:inc|Op[10],  ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[11], EXMEM:EX_MEM|reg:inc|Op[12],                             ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[13], EXMEM:EX_MEM|reg:inc|Op[14],                             ;
;                                 ;                           ; EXMEM:EX_MEM|reg:inc|Op[15], EXMEM:EX_MEM|reg:RF_D2|Op[2],                            ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D2|Op[3], EXMEM:EX_MEM|reg:RF_D2|Op[4],                           ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D2|Op[5], EXMEM:EX_MEM|reg:RF_D2|Op[6],                           ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D2|Op[7], IDRR:ID_RR|reg:inc|Op[0], IDRR:ID_RR|reg:inc|Op[1],     ;
;                                 ;                           ; IDRR:ID_RR|reg:inc|Op[2], IDRR:ID_RR|reg:inc|Op[3], IDRR:ID_RR|reg:inc|Op[4],         ;
;                                 ;                           ; IDRR:ID_RR|reg:inc|Op[5], IDRR:ID_RR|reg:inc|Op[6], IDRR:ID_RR|reg:inc|Op[7],         ;
;                                 ;                           ; IDRR:ID_RR|reg:inc|Op[8], IDRR:ID_RR|reg:inc|Op[9], IDRR:ID_RR|reg:inc|Op[10],        ;
;                                 ;                           ; IDRR:ID_RR|reg:inc|Op[11], IDRR:ID_RR|reg:inc|Op[12], IDRR:ID_RR|reg:inc|Op[13],      ;
;                                 ;                           ; IDRR:ID_RR|reg:inc|Op[14], IDRR:ID_RR|reg:inc|Op[15], IFID:IF_ID|reg:inc|Op[0],       ;
;                                 ;                           ; IFID:IF_ID|reg:inc|Op[1], IFID:IF_ID|reg:inc|Op[2], IFID:IF_ID|reg:inc|Op[3],         ;
;                                 ;                           ; IFID:IF_ID|reg:inc|Op[4], IFID:IF_ID|reg:inc|Op[5], IFID:IF_ID|reg:inc|Op[6],         ;
;                                 ;                           ; IFID:IF_ID|reg:inc|Op[7], IFID:IF_ID|reg:inc|Op[8], IFID:IF_ID|reg:inc|Op[9],         ;
;                                 ;                           ; IFID:IF_ID|reg:inc|Op[10], IFID:IF_ID|reg:inc|Op[11], IFID:IF_ID|reg:inc|Op[12],      ;
;                                 ;                           ; IFID:IF_ID|reg:inc|Op[13], IFID:IF_ID|reg:inc|Op[14], IFID:IF_ID|reg:inc|Op[15]       ;
; IFID:IF_ID|reg:IMem|Op[11]      ; Stuck at GND              ; reg:IR|Op[11], IDRR:ID_RR|reg3:eleven_nine|Op[2],                                     ;
;                                 ; due to stuck port data_in ; EXMEM:EX_MEM|reg3:eleven_nine|Op[2], MEMWB:MEM_WB|reg3:eleven_nine|Op[2],             ;
;                                 ;                           ; register_bank:RF|reg_bank[4][0], register_bank:RF|reg_bank[3][0],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][1], register_bank:RF|reg_bank[3][1],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][2], register_bank:RF|reg_bank[3][2],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][3], register_bank:RF|reg_bank[3][3],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][4], register_bank:RF|reg_bank[3][4],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][5], register_bank:RF|reg_bank[3][5],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][6], register_bank:RF|reg_bank[3][6],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][7], register_bank:RF|reg_bank[3][7],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][8], register_bank:RF|reg_bank[3][8],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][9], register_bank:RF|reg_bank[3][9],                     ;
;                                 ;                           ; register_bank:RF|reg_bank[4][10], register_bank:RF|reg_bank[3][10],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[4][11], register_bank:RF|reg_bank[3][11],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[4][12], register_bank:RF|reg_bank[3][12],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[4][13], register_bank:RF|reg_bank[3][13],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[4][14], register_bank:RF|reg_bank[3][14],                   ;
;                                 ;                           ; register_bank:RF|reg_bank[4][15], register_bank:RF|reg_bank[3][15],                   ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[0], MEMWB:MEM_WB|reg9:eight_zero|Op[5],                     ;
;                                 ;                           ; MEMWB:MEM_WB|reg3:eight_six|Op[2], MEMWB:MEM_WB|reg3:dec|Op[2],                       ;
;                                 ;                           ; MEMWB:MEM_WB|reg9:eight_zero|Op[4], MEMWB:MEM_WB|reg3:eight_six|Op[1],                ;
;                                 ;                           ; MEMWB:MEM_WB|reg3:dec|Op[1], MEMWB:MEM_WB|reg9:eight_zero|Op[3],                      ;
;                                 ;                           ; MEMWB:MEM_WB|reg3:eight_six|Op[0], MEMWB:MEM_WB|reg3:eleven_nine|Op[0],               ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[1], MEMWB:MEM_WB|reg:ALU_C|Op[2],                           ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[3], MEMWB:MEM_WB|reg:ALU_C|Op[4],                           ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[5], MEMWB:MEM_WB|reg:ALU_C|Op[6],                           ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[7], RREX:RR_EX|reg9:eight_zero|Op[8],                       ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[8], MEMWB:MEM_WB|reg:ALU_C|Op[9],                           ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[10], MEMWB:MEM_WB|reg:ALU_C|Op[11],                         ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[12], MEMWB:MEM_WB|reg:ALU_C|Op[13],                         ;
;                                 ;                           ; MEMWB:MEM_WB|reg:ALU_C|Op[14], MEMWB:MEM_WB|reg:ALU_C|Op[15],                         ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[0], EXMEM:EX_MEM|reg3:eight_six|Op[2],                      ;
;                                 ;                           ; EXMEM:EX_MEM|reg3:dec|Op[2], EXMEM:EX_MEM|reg3:eight_six|Op[1],                       ;
;                                 ;                           ; EXMEM:EX_MEM|reg3:dec|Op[1], EXMEM:EX_MEM|reg3:eight_six|Op[0],                       ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[1], EXMEM:EX_MEM|reg:ALU_C|Op[2],                           ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[3], EXMEM:EX_MEM|reg:ALU_C|Op[4],                           ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[5], EXMEM:EX_MEM|reg:ALU_C|Op[6],                           ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[7], EXMEM:EX_MEM|reg:ALU_C|Op[8],                           ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[9], EXMEM:EX_MEM|reg:ALU_C|Op[10],                          ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[11], EXMEM:EX_MEM|reg:ALU_C|Op[12],                         ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[13], EXMEM:EX_MEM|reg:ALU_C|Op[14],                         ;
;                                 ;                           ; EXMEM:EX_MEM|reg:ALU_C|Op[15], MEMWB:MEM_WB|reg4:opcode|Op[0],                        ;
;                                 ;                           ; MEMWB:MEM_WB|reg4:opcode|Op[1], MEMWB:MEM_WB|reg4:opcode|Op[2],                       ;
;                                 ;                           ; EXMEM:EX_MEM|reg:RF_D2|Op[0], EXMEM:EX_MEM|reg:RF_D2|Op[1],                           ;
;                                 ;                           ; RREX:RR_EX|reg3:dec|Op[2], RREX:RR_EX|reg3:dec|Op[1]                                  ;
; IFID:IF_ID|reg:IMem|Op[10]      ; Stuck at GND              ; reg:IR|Op[10], IDRR:ID_RR|reg3:eleven_nine|Op[1],                                     ;
;                                 ; due to stuck port data_in ; EXMEM:EX_MEM|reg3:eleven_nine|Op[1], MEMWB:MEM_WB|reg3:eleven_nine|Op[1]              ;
; MEMWB:MEM_WB|reg3:dec|Op[0]     ; Lost Fanouts              ; EXMEM:EX_MEM|reg3:dec|Op[0], RREX:RR_EX|reg3:dec|Op[0]                                ;
; RREX:RR_EX|reg6:five_zero|Op[0] ; Lost Fanouts              ; IDRR:ID_RR|reg6:five_zero|Op[0]                                                       ;
; RREX:RR_EX|reg6:five_zero|Op[1] ; Lost Fanouts              ; IDRR:ID_RR|reg6:five_zero|Op[1]                                                       ;
; RREX:RR_EX|reg6:five_zero|Op[2] ; Lost Fanouts              ; IDRR:ID_RR|reg6:five_zero|Op[2]                                                       ;
; EXMEM:EX_MEM|reg:LMSM|Op[0]     ; Lost Fanouts              ; RREX:RR_EX|reg:LMSM|Op[0]                                                             ;
; EXMEM:EX_MEM|reg:LMSM|Op[1]     ; Lost Fanouts              ; RREX:RR_EX|reg:LMSM|Op[1]                                                             ;
; EXMEM:EX_MEM|reg:LMSM|Op[2]     ; Lost Fanouts              ; RREX:RR_EX|reg:LMSM|Op[2]                                                             ;
; EXMEM:EX_MEM|reg:LMSM|Op[3]     ; Lost Fanouts              ; RREX:RR_EX|reg:LMSM|Op[3]                                                             ;
; EXMEM:EX_MEM|reg:LMSM|Op[4]     ; Lost Fanouts              ; RREX:RR_EX|reg:LMSM|Op[4]                                                             ;
; EXMEM:EX_MEM|reg:LMSM|Op[5]     ; Lost Fanouts              ; RREX:RR_EX|reg:LMSM|Op[5]                                                             ;
+---------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------+
; Port Connectivity Checks: "mux81:Mux_RF_D3" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; a5   ; Input ; Info     ; Stuck at GND      ;
; a6   ; Input ; Info     ; Stuck at GND      ;
; a7   ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB:MEM_WB"                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; memwb_pc_op    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memwb_rf_d2_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memwb_5_0_op   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU_2"                                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux41:Mux_ALU2_B" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; a0[15..1] ; Input ; Info     ; Stuck at GND  ;
; a0[0]     ; Input ; Info     ; Stuck at VCC  ;
; a3        ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RREX:RR_EX"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; rrex_inc_op  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rrex_11_9_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_bank:RF"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; r7_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IFID:IF_ID"                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ifid_indexout_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 09 19:16:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file reg_4.vhd
    Info (12022): Found design unit 1: reg4-reg1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_4.vhd Line: 13
    Info (12023): Found entity 1: reg4 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_1_int.vhd
    Info (12022): Found design unit 1: reg1_int-reg_1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_1_int.vhd Line: 13
    Info (12023): Found entity 1: reg1_int File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_1_int.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lut.vhd
    Info (12022): Found design unit 1: BranchLUT-arch File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 20
    Info (12023): Found entity 1: BranchLUT File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file inc_lmsm.vhd
    Info (12022): Found design unit 1: incr_LMSM-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc_LMSM.vhd Line: 11
    Info (12023): Found entity 1: incr_LMSM File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc_LMSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fwd_logic.vhd
    Info (12022): Found design unit 1: fwd_logic-fb File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/fwd_logic.vhd Line: 13
    Info (12023): Found entity 1: fwd_logic File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/fwd_logic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhd
    Info (12022): Found design unit 1: bitextender9-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 11
    Info (12023): Found entity 1: bitextender9 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhd
    Info (12022): Found design unit 1: bitextender6-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 11
    Info (12023): Found entity 1: bitextender6 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-mem1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/ROM.vhd Line: 12
    Info (12023): Found entity 1: rom File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_bank.vhd
    Info (12022): Found design unit 1: register_bank-rb1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_bank.vhd Line: 22
    Info (12023): Found entity 1: register_bank File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_bank.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg_16.vhd
    Info (12022): Found design unit 1: reg-reg1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_16.vhd Line: 13
    Info (12023): Found entity 1: reg File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_1.vhd
    Info (12022): Found design unit 1: reg1-reg_1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_1.vhd Line: 13
    Info (12023): Found entity 1: reg1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-mem1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/RAM.vhd Line: 15
    Info (12023): Found entity 1: ram File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux81_3.vhd
    Info (12022): Found design unit 1: mux81_3-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux81_3.vhd Line: 19
    Info (12023): Found entity 1: mux81_3 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux81_3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux81.vhd
    Info (12022): Found design unit 1: mux81-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux81.vhd Line: 19
    Info (12023): Found entity 1: mux81 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux81.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux41_3.vhd
    Info (12022): Found design unit 1: mux41_3-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 15
    Info (12023): Found entity 1: mux41_3 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 4
Warning (12090): Entity "mux41" obtained from "mux41.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux41.vhd
    Info (12022): Found design unit 1: mux41-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 15
    Info (12023): Found entity 1: mux41 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux21.vhd
    Info (12022): Found design unit 1: mux21-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 13
    Info (12023): Found entity 1: mux21 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux21 _3.vhd
    Info (12022): Found design unit 1: mux21_3-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21 _3.vhd Line: 13
    Info (12023): Found entity 1: mux21_3 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21 _3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file inc.vhd
    Info (12022): Found design unit 1: incr-behavior File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 12
    Info (12023): Found entity 1: incr File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-arch File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 23
    Info (12023): Found entity 1: datapath File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bit7shift.vhd
    Info (12022): Found design unit 1: bit7shift-a1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/bit7shift.vhd Line: 12
    Info (12023): Found entity 1: bit7shift File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/bit7shift.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bit1shift.vhd
    Info (12022): Found design unit 1: bit1shift-a1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/bit1shift.vhd Line: 11
    Info (12023): Found entity 1: bit1shift File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/bit1shift.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-a1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 16
    Info (12023): Found entity 1: alu File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_6.vhd
    Info (12022): Found design unit 1: reg6-reg1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_6.vhd Line: 13
    Info (12023): Found entity 1: reg6 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_3.vhd
    Info (12022): Found design unit 1: reg3-reg1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_3.vhd Line: 13
    Info (12023): Found entity 1: reg3 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_9.vhd
    Info (12022): Found design unit 1: reg9-reg1 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_9.vhd Line: 13
    Info (12023): Found entity 1: reg9 File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/reg_9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file idrr.vhd
    Info (12022): Found design unit 1: IDRR-arch File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/IDRR.vhd Line: 21
    Info (12023): Found entity 1: IDRR File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/IDRR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rrex.vhd
    Info (12022): Found design unit 1: RREX-arch File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/RREX.vhd Line: 21
    Info (12023): Found entity 1: RREX File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/RREX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file exmem.vhd
    Info (12022): Found design unit 1: EXMEM-arch File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/EXMEM.vhd Line: 23
    Info (12023): Found entity 1: EXMEM File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/EXMEM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memwb.vhd
    Info (12022): Found design unit 1: MEMWB-arch File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/MEMWB.vhd Line: 23
    Info (12023): Found entity 1: MEMWB File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/MEMWB.vhd Line: 4
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(335): object "r7_Op" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(345): object "IFID_indexout_Op" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 345
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(354): object "RREX_inc_Op" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 354
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(355): object "RREX_11_9_Op" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 355
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(367): object "MEMWB_PC_Op" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 367
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(367): object "MEMWB_RF_D2_Op" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 367
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(370): object "MEMWB_5_0_Op" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 370
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(374): used implicit default value for signal "history" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 374
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(374): object "cy_2" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 374
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(374): object "z_2" assigned a value but never read File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 374
Info (12128): Elaborating entity "reg" for hierarchy "reg:PC" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 382
Info (12128): Elaborating entity "rom" for hierarchy "rom:IMem" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 385
Info (12128): Elaborating entity "incr" for hierarchy "incr:inc" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 388
Warning (10631): VHDL Process Statement warning at inc.vhd(15): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[0]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[1]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[2]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[3]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[4]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[5]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[6]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[7]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[8]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[9]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[10]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[11]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[12]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[13]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[14]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (10041): Inferred latch for "Op[15]" at inc.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/inc.vhd Line: 15
Info (12128): Elaborating entity "BranchLUT" for hierarchy "BranchLUT:lut" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 391
Warning (10631): VHDL Process Statement warning at LUT.vhd(29): inferring latch(es) for signal or variable "PC_stored", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (10631): VHDL Process Statement warning at LUT.vhd(29): inferring latch(es) for signal or variable "A_stored", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (10631): VHDL Process Statement warning at LUT.vhd(29): inferring latch(es) for signal or variable "inext", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (10631): VHDL Process Statement warning at LUT.vhd(54): inferring latch(es) for signal or variable "historybit", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (10631): VHDL Process Statement warning at LUT.vhd(54): inferring latch(es) for signal or variable "tj", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (10631): VHDL Process Statement warning at LUT.vhd(54): inferring latch(es) for signal or variable "Aout", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[0]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[1]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[2]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[3]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[4]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[5]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[6]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[7]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[8]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[9]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[10]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[11]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[12]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[13]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[14]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "Aout[15]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[0]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[1]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[2]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[3]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[4]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[5]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[6]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[7]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[8]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[9]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[10]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[11]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[12]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[13]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[14]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[15]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[16]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[17]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[18]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[19]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[20]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[21]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[22]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[23]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[24]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[25]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[26]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[27]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[28]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[29]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[30]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "tj[31]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[31]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[30]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[29]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[28]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[27]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[26]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[25]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[24]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[23]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[22]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[21]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[20]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[19]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[18]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[17]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[16]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[15]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[14]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[13]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[12]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[11]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[10]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[9]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[8]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[7]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[6]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[5]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[4]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[3]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[2]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[1]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "historybit[0]" at LUT.vhd(54) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Info (10041): Inferred latch for "A_stored[31][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[31][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[30][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[29][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[28][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[27][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[26][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[25][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[24][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[23][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[22][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[21][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[20][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[19][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[18][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[17][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[16][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[15][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[14][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[13][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[12][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[11][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[10][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[9][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[8][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[7][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[6][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[5][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[4][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[3][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[2][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[1][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "A_stored[0][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[31][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[30][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[29][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[28][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[27][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[26][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[25][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[24][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[23][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[22][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[21][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[20][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[19][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[18][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[17][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[16][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[15][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[14][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[13][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[12][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[11][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[10][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[9][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[8][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[7][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[6][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[5][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[4][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[3][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[2][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[1][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][0]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][1]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][2]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][3]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][4]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][5]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][6]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][7]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][8]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][9]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][10]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][11]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][12]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][13]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][14]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "PC_stored[0][15]" at LUT.vhd(29) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Info (10041): Inferred latch for "inext[0]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[1]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[2]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[3]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[4]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[5]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[6]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[7]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[8]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[9]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[10]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[11]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[12]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[13]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[14]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[15]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[16]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[17]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[18]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[19]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[20]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[21]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[22]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[23]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[24]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[25]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[26]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[27]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[28]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[29]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[30]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (10041): Inferred latch for "inext[31]" at LUT.vhd(34) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Info (12128): Elaborating entity "mux21" for hierarchy "mux21:Mux_PC" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 411
Warning (10631): VHDL Process Statement warning at mux21.vhd(16): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[0]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[1]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[2]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[3]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[4]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[5]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[6]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[7]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[8]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[9]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[10]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[11]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[12]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[13]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[14]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Info (10041): Inferred latch for "Op[15]" at mux21.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21.vhd Line: 16
Warning (12125): Using design file ifid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: IFID-arch File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/ifid.vhd Line: 15
    Info (12023): Found entity 1: IFID File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/ifid.vhd Line: 4
Info (12128): Elaborating entity "IFID" for hierarchy "IFID:IF_ID" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 414
Info (12128): Elaborating entity "reg1_int" for hierarchy "IFID:IF_ID|reg1_int:indexout" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/ifid.vhd Line: 52
Info (12128): Elaborating entity "IDRR" for hierarchy "IDRR:ID_RR" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 427
Info (12128): Elaborating entity "reg4" for hierarchy "IDRR:ID_RR|reg4:opcode" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/IDRR.vhd Line: 75
Info (12128): Elaborating entity "reg3" for hierarchy "IDRR:ID_RR|reg3:eleven_nine" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/IDRR.vhd Line: 78
Info (12128): Elaborating entity "reg9" for hierarchy "IDRR:ID_RR|reg9:eight_zero" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/IDRR.vhd Line: 81
Info (12128): Elaborating entity "reg6" for hierarchy "IDRR:ID_RR|reg6:five_zero" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/IDRR.vhd Line: 82
Info (12128): Elaborating entity "mux21_3" for hierarchy "mux21_3:Mux_RF_A1" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 441
Warning (10631): VHDL Process Statement warning at mux21 _3.vhd(16): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21 _3.vhd Line: 16
Info (10041): Inferred latch for "Op[0]" at mux21 _3.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21 _3.vhd Line: 16
Info (10041): Inferred latch for "Op[1]" at mux21 _3.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21 _3.vhd Line: 16
Info (10041): Inferred latch for "Op[2]" at mux21 _3.vhd(16) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux21 _3.vhd Line: 16
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:RF" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 447
Info (12128): Elaborating entity "mux41" for hierarchy "mux41:forwardingmux1" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 462
Warning (10631): VHDL Process Statement warning at mux41.vhd(18): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[0]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[1]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[2]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[3]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[4]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[5]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[6]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[7]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[8]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[9]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[10]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[11]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[12]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[13]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[14]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (10041): Inferred latch for "Op[15]" at mux41.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Info (12128): Elaborating entity "RREX" for hierarchy "RREX:RR_EX" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 471
Info (12128): Elaborating entity "incr_LMSM" for hierarchy "incr_LMSM:inc_LMSM" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 489
Info (12128): Elaborating entity "bit1shift" for hierarchy "bit1shift:S1" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 495
Info (12128): Elaborating entity "bitextender6" for hierarchy "bitextender6:SE6" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 498
Warning (10631): VHDL Process Statement warning at SE6.vhd(14): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[0]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[1]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[2]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[3]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[4]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[5]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[6]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[7]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[8]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[9]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[10]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[11]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[12]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[13]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[14]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (10041): Inferred latch for "Op[15]" at SE6.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE6.vhd Line: 14
Info (12128): Elaborating entity "bitextender9" for hierarchy "bitextender9:SE9" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 501
Warning (10631): VHDL Process Statement warning at SE9.vhd(14): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[0]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[1]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[2]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[3]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[4]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[5]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[6]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[7]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[8]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[9]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[10]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[11]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[12]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[13]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[14]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (10041): Inferred latch for "Op[15]" at SE9.vhd(14) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/SE9.vhd Line: 14
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU_1" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 507
Warning (10631): VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Warning (10631): VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable "carry", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Warning (10631): VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable "zero", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "zero" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "carry" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[0]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[1]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[2]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[3]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[4]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[5]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[6]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[7]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[8]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[9]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[10]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[11]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[12]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[13]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[14]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (10041): Inferred latch for "Op[15]" at alu.vhd(33) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/alu.vhd Line: 33
Info (12128): Elaborating entity "reg1" for hierarchy "reg1:carry" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 510
Info (12128): Elaborating entity "EXMEM" for hierarchy "EXMEM:EX_MEM" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 516
Warning (10541): VHDL Signal Declaration warning at EXMEM.vhd(19): used implicit default value for signal "EXMEM_cy_Op" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/EXMEM.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at EXMEM.vhd(19): used implicit default value for signal "EXMEM_z_Op" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/EXMEM.vhd Line: 19
Info (12128): Elaborating entity "ram" for hierarchy "ram:DMem" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 545
Info (12128): Elaborating entity "MEMWB" for hierarchy "MEMWB:MEM_WB" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 557
Warning (10541): VHDL Signal Declaration warning at MEMWB.vhd(19): used implicit default value for signal "MEMWB_cy_Op" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/MEMWB.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at MEMWB.vhd(19): used implicit default value for signal "MEMWB_z_Op" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/MEMWB.vhd Line: 19
Info (12128): Elaborating entity "fwd_logic" for hierarchy "fwd_logic:Fwd_Block" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 578
Warning (10541): VHDL Signal Declaration warning at fwd_logic.vhd(9): used implicit default value for signal "select_Mux_forward2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/fwd_logic.vhd Line: 9
Warning (10631): VHDL Process Statement warning at fwd_logic.vhd(15): inferring latch(es) for signal or variable "select_Mux_forward1", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/fwd_logic.vhd Line: 15
Info (10041): Inferred latch for "select_Mux_forward1[0]" at fwd_logic.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/fwd_logic.vhd Line: 15
Info (10041): Inferred latch for "select_Mux_forward1[1]" at fwd_logic.vhd(15) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/fwd_logic.vhd Line: 15
Info (12128): Elaborating entity "mux41_3" for hierarchy "mux41_3:Mux_RF_A3" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 596
Warning (10631): VHDL Process Statement warning at mux41_3.vhd(18): inferring latch(es) for signal or variable "Op", which holds its previous value in one or more paths through the process File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 18
Info (10041): Inferred latch for "Op[0]" at mux41_3.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 18
Info (10041): Inferred latch for "Op[1]" at mux41_3.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 18
Info (10041): Inferred latch for "Op[2]" at mux41_3.vhd(18) File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 18
Info (12128): Elaborating entity "bit7shift" for hierarchy "bit7shift:S7" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 599
Info (12128): Elaborating entity "mux81" for hierarchy "mux81:Mux_RF_D3" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 602
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14025): LATCH primitive "BranchLUT:lut|Aout[6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 54
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[0]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[1]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[2]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[3]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[4]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[5]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[6]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[7]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[8]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[9]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[10]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[11]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[12]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[13]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[14]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux2|Op[15]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41_3:Mux_RF_A3|Op[0]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 18
Warning (14026): LATCH primitive "mux41_3:Mux_RF_A3|Op[1]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 18
Warning (14026): LATCH primitive "mux41_3:Mux_RF_A3|Op[2]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41_3.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[0]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[1]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[2]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[3]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[4]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[5]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[6]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[7]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[8]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[9]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[10]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[11]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[12]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[13]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[14]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU2_B|Op[15]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[0]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[1]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[2]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[3]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[4]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[5]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[6]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[7]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[8]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[9]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[10]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[11]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[12]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[13]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[14]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:Mux_ALU_B|Op[15]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[0]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[1]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[2]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[3]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[4]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[5]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[6]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[7]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[8]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[9]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[10]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[11]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[12]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[13]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[14]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14026): LATCH primitive "mux41:forwardingmux1|Op[15]" is permanently enabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/mux41.vhd Line: 18
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|inext[5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[16]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[17]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[18]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[19]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[20]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[21]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[22]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[23]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[24]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[25]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[26]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[27]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[28]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[29]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[30]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[31]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[0][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[1][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[2][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[3][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[4][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[5][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[6][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[7][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[8][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[9][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[10][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[11][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[12][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[13][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[14][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[15][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[16][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[17][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[18][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[19][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[20][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[21][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[22][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[23][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[24][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[25][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[26][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[27][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[28][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[29][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[30][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][15]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][14]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][13]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][12]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][11]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][10]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][9]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][8]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][7]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][6]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][5]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|PC_stored[31][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[0][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[1][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[2][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[3][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[4][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[5][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[6][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[7][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[8][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[9][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[10][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[11][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[12][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[13][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[14][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[15][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[16][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[17][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[18][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[19][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[20][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[21][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[22][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[23][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[24][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[25][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[26][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[27][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[28][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[29][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[30][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|A_stored[31][0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 29
Warning (14025): LATCH primitive "BranchLUT:lut|inext[4]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[3]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[2]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[1]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (14025): LATCH primitive "BranchLUT:lut|inext[0]" is permanently disabled File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/LUT.vhd Line: 34
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cy_out" is stuck at GND File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 18
    Warning (13410): Pin "z_out" is stuck at GND File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 18
    Warning (13410): Pin "IR_out[10]" is stuck at GND File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 19
    Warning (13410): Pin "IR_out[11]" is stuck at GND File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 19
    Warning (13410): Pin "IR_out[15]" is stuck at GND File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 19
Info (17049): 504 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 68 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "wr_cy" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 8
    Warning (15610): No output dependent on input pin "wr_z" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 8
    Warning (15610): No output dependent on input pin "select_Mux_jump_loc[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_Mux_jump_loc[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_Mux_Mem_A" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "select_Mux_Mem_D" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "indexin[5]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[6]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[7]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[8]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[9]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[10]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[11]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[12]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[13]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[14]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[15]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[16]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[17]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[18]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[19]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[20]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[21]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[22]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[23]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[24]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[25]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[26]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[27]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[28]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[29]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[30]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[31]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "dec[2]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 10
    Warning (15610): No output dependent on input pin "select_Mux_RF_A2" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "dec[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 10
    Warning (15610): No output dependent on input pin "dec[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 10
    Warning (15610): No output dependent on input pin "wr_RREX" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 9
    Warning (15610): No output dependent on input pin "wr_IDRR" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 9
    Warning (15610): No output dependent on input pin "wr_EXMEM" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 9
    Warning (15610): No output dependent on input pin "select_Mux_ALU_A" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "select_Mux_ALU_B[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_Mux_ALU_B[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_ALU[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_ALU[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_Mux_RF_D3[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 10
    Warning (15610): No output dependent on input pin "select_Mux_RF_D3[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 10
    Warning (15610): No output dependent on input pin "select_Mux_RF_D3[2]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 10
    Warning (15610): No output dependent on input pin "wr_RF" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 8
    Warning (15610): No output dependent on input pin "select_Mux_RF_A3[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_Mux_RF_A3[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "wr_RF_r7" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 8
    Warning (15610): No output dependent on input pin "select_Mux_ALU2_A" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "select_Mux_ALU2_B[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_Mux_ALU2_B[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_ALU2[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_ALU2[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 11
    Warning (15610): No output dependent on input pin "select_Mux_RF_A1" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "wr_MEMWB" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 9
    Warning (15610): No output dependent on input pin "select_Mux_DMem_Din" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "wr_DMem" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 8
    Warning (15610): No output dependent on input pin "select_Mux_DMem_A" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 12
    Warning (15610): No output dependent on input pin "select_Mux_LMSM" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 13
    Warning (15610): No output dependent on input pin "indexin[4]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[3]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[2]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[1]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
    Warning (15610): No output dependent on input pin "indexin[0]" File: C:/Users/Neeraj Prabhu/Desktop/IITB/Semester 4/EE 309/IITB-RISC/IITB-RISC-22/Pipelining/Datapath/datapath.vhd Line: 16
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 73 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 72 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1248 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Mon May 09 19:16:25 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


