Generating HDL for page 18.11.03.1 CHANNAL A VALIDITY CHECL at 10/11/2020 11:21:27 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_18_11_03_1_CHANNAL_A_VALIDITY_CHECL_tb.vhdl, generating default test bench code.
Note: DOT Function at 2C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 2 outputs from Gate at 4C to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8A12
Added LAMP signal LAMP_15A1A19
Generating Statement for block at 5A with output pin(s) of OUT_5A_NoPin
	and inputs of PS_A_CH_VC_NUMERICS_ODD,PS_A_CH_VC_NU_C_BIT
	and logic function of AND
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of OUT_4B_B
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_A_CH_VC_NOT_NU_C_BIT,PS_A_CH_VC_NUMERICS_EVEN
	and logic function of AND
Generating Statement for block at 4B with output pin(s) of OUT_4B_B, OUT_4B_B
	and inputs of OUT_5A_NoPin,OUT_5B_NoPin
	and logic function of NOR
Generating Statement for block at 2B with output pin(s) of OUT_2B_D
	and inputs of OUT_4B_B
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_A_CH_VC_NUMERICS_ODD,PS_A_CH_VC_NOT_NU_C_BIT
	and logic function of AND
Generating Statement for block at 4C with output pin(s) of OUT_4C_C, OUT_4C_C
	and inputs of OUT_5C_NoPin,OUT_5D_NoPin
	and logic function of NOR
Generating Statement for block at 3C with output pin(s) of OUT_3C_B
	and inputs of OUT_4C_C
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_R
	and inputs of OUT_3C_B
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_A_CH_VC_NUMERICS_EVEN,PS_A_CH_VC_NU_C_BIT
	and logic function of AND
Generating Statement for block at 3D with output pin(s) of OUT_3D_F
	and inputs of OUT_DOT_2C
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_B, OUT_2D_B, OUT_2D_B
	and inputs of OUT_DOT_3D
	and logic function of EQUAL
Generating Statement for block at 3E with output pin(s) of OUT_3E_E
	and inputs of PS_ERROR_SAMPLE,MS_ASTERISK_A_CH_CHECK_CTRL,MS_ANY_LAST_INPUT_CYCLE
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_A
	and inputs of OUT_2D_B
	and logic function of NOT
Generating Statement for block at 1E with output pin(s) of 
	and inputs of OUT_2E_A
	and logic function of Lamp
Generating Statement for block at 3F with output pin(s) of OUT_3F_P
	and inputs of MS_DISPLAY_OR_ALTER_ROUTINE,MS_INPUT_CYCLE_GRP_MK_WM_INSRT
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_K
	and inputs of OUT_2D_B
	and logic function of NOT
Generating Statement for block at 1F with output pin(s) of 
	and inputs of OUT_2F_K
	and logic function of Lamp
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C
	and inputs of OUT_2B_D,OUT_2C_R
	and logic function of OR
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D
	and inputs of OUT_3D_F,OUT_3E_E,OUT_3F_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_A_CH_VALID
	from gate output OUT_2A_C
Generating output sheet edge signal assignment to 
	signal PS_A_CH_INVALID
	from gate output OUT_4C_C
Generating output sheet edge signal assignment to 
	signal MS_A_CHANNEL_VC_ERROR
	from gate output OUT_2D_B
