# generate verilog for fpga-fpga communication
# Sirish Nandyala
# hi@siri.sh

class FPGARack
end
