NUM_SI 1
NUM_MI 4
NUM_CLKS 5
S00_AXI.CONFIG.NUM_READ_OUTSTANDING 32
S00_AXI.CONFIG.NUM_WRITE_OUTSTANDING 16
S00_AXI.CONFIG.SUPPORTS_NARROW_BURST 0
S00_AXI.CONFIG.HAS_BURST 0
S00_AXI.CONFIG.DATA_WIDTH 64
S00_AXI.CONFIG.DATAWIDTH 64
S00_AXI.CONFIG.PROTOCOL AXI4
S00_AXI.CONFIG.FREQ_HZ 125000000
S00_AXI.CONFIG.ID_WIDTH 4
S00_AXI.CONFIG.ADDR_WIDTH 64
S00_AXI.CONFIG.AWUSER_WIDTH 0
S00_AXI.CONFIG.ARUSER_WIDTH 0
S00_AXI.CONFIG.WUSER_WIDTH 0
S00_AXI.CONFIG.RUSER_WIDTH 0
S00_AXI.CONFIG.BUSER_WIDTH 0
S00_AXI.CONFIG.READ_WRITE_MODE READ_WRITE
S00_AXI.CONFIG.HAS_LOCK 1
S00_AXI.CONFIG.HAS_PROT 1
S00_AXI.CONFIG.HAS_CACHE 1
S00_AXI.CONFIG.HAS_QOS 0
S00_AXI.CONFIG.HAS_REGION 0
S00_AXI.CONFIG.HAS_WSTRB 1
S00_AXI.CONFIG.HAS_BRESP 1
S00_AXI.CONFIG.HAS_RRESP 1
S00_AXI.CONFIG.MAX_BURST_LENGTH 256
S00_AXI.CONFIG.PHASE 0.0
S00_AXI.CONFIG.CLK_DOMAIN top_xdma_0_3_axi_aclk
S00_AXI.CONFIG.NUM_READ_THREADS 1
S00_AXI.CONFIG.NUM_WRITE_THREADS 1
S00_AXI.CONFIG.RUSER_BITS_PER_BYTE 0
S00_AXI.CONFIG.WUSER_BITS_PER_BYTE 0
S00_AXI.CONFIG.INSERT_VIP 0
M00_AXI.CONFIG.DATA_WIDTH 512
M00_AXI.CONFIG.PROTOCOL AXI4
M00_AXI.CONFIG.ID_WIDTH 4
M00_AXI.CONFIG.ADDR_WIDTH 34
M00_AXI.CONFIG.AWUSER_WIDTH 4
M00_AXI.CONFIG.ARUSER_WIDTH 4
M00_AXI.CONFIG.WUSER_WIDTH 0
M00_AXI.CONFIG.RUSER_WIDTH 0
M00_AXI.CONFIG.BUSER_WIDTH 0
M00_AXI.CONFIG.READ_WRITE_MODE READ_WRITE
M00_AXI.CONFIG.HAS_BURST 1
M00_AXI.CONFIG.HAS_LOCK 1
M00_AXI.CONFIG.HAS_PROT 1
M00_AXI.CONFIG.HAS_CACHE 1
M00_AXI.CONFIG.HAS_QOS 1
M00_AXI.CONFIG.HAS_REGION 0
M00_AXI.CONFIG.HAS_WSTRB 1
M00_AXI.CONFIG.HAS_BRESP 1
M00_AXI.CONFIG.HAS_RRESP 1
M00_AXI.CONFIG.SUPPORTS_NARROW_BURST 1
M00_AXI.CONFIG.NUM_READ_OUTSTANDING 32
M00_AXI.CONFIG.NUM_WRITE_OUTSTANDING 16
M00_AXI.CONFIG.MAX_BURST_LENGTH 256
M00_AXI.CONFIG.NUM_READ_THREADS 1
M00_AXI.CONFIG.NUM_WRITE_THREADS 1
M00_AXI.CONFIG.RUSER_BITS_PER_BYTE 0
M00_AXI.CONFIG.WUSER_BITS_PER_BYTE 0
M00_AXI.CONFIG.INSERT_VIP 0
M00_AXI.CONFIG.EP_CLK_DOMAIN top_ddr4_0_5_c0_ddr4_ui_clk top_ddr4_0_5_c0_ddr4_ui_clk
M00_AXI.CONFIG.EP_FREQ_HZ 300000000 300000000
M00_AXI.CONFIG.EP_PHASE 0.0 0.00
M00_AXI.CONFIG.CLK_DOMAIN top_ddr4_0_5_c0_ddr4_ui_clk
M00_AXI.CONFIG.FREQ_HZ 300000000
M00_AXI.CONFIG.PHASE 0.00
M01_AXI.CONFIG.DATA_WIDTH 512
M01_AXI.CONFIG.PROTOCOL AXI4
M01_AXI.CONFIG.ID_WIDTH 4
M01_AXI.CONFIG.ADDR_WIDTH 34
M01_AXI.CONFIG.AWUSER_WIDTH 4
M01_AXI.CONFIG.ARUSER_WIDTH 4
M01_AXI.CONFIG.WUSER_WIDTH 0
M01_AXI.CONFIG.RUSER_WIDTH 0
M01_AXI.CONFIG.BUSER_WIDTH 0
M01_AXI.CONFIG.READ_WRITE_MODE READ_WRITE
M01_AXI.CONFIG.HAS_BURST 1
M01_AXI.CONFIG.HAS_LOCK 1
M01_AXI.CONFIG.HAS_PROT 1
M01_AXI.CONFIG.HAS_CACHE 1
M01_AXI.CONFIG.HAS_QOS 1
M01_AXI.CONFIG.HAS_REGION 0
M01_AXI.CONFIG.HAS_WSTRB 1
M01_AXI.CONFIG.HAS_BRESP 1
M01_AXI.CONFIG.HAS_RRESP 1
M01_AXI.CONFIG.SUPPORTS_NARROW_BURST 1
M01_AXI.CONFIG.NUM_READ_OUTSTANDING 32
M01_AXI.CONFIG.NUM_WRITE_OUTSTANDING 16
M01_AXI.CONFIG.MAX_BURST_LENGTH 256
M01_AXI.CONFIG.NUM_READ_THREADS 1
M01_AXI.CONFIG.NUM_WRITE_THREADS 1
M01_AXI.CONFIG.RUSER_BITS_PER_BYTE 0
M01_AXI.CONFIG.WUSER_BITS_PER_BYTE 0
M01_AXI.CONFIG.INSERT_VIP 0
M01_AXI.CONFIG.EP_CLK_DOMAIN top_ddr4_1_4_c0_ddr4_ui_clk top_ddr4_1_4_c0_ddr4_ui_clk
M01_AXI.CONFIG.EP_FREQ_HZ 300000000 300000000
M01_AXI.CONFIG.EP_PHASE 0.0 0.00
M01_AXI.CONFIG.CLK_DOMAIN top_ddr4_1_4_c0_ddr4_ui_clk
M01_AXI.CONFIG.FREQ_HZ 300000000
M01_AXI.CONFIG.PHASE 0.00
M02_AXI.CONFIG.DATA_WIDTH 512
M02_AXI.CONFIG.PROTOCOL AXI4
M02_AXI.CONFIG.ID_WIDTH 4
M02_AXI.CONFIG.ADDR_WIDTH 34
M02_AXI.CONFIG.AWUSER_WIDTH 4
M02_AXI.CONFIG.ARUSER_WIDTH 4
M02_AXI.CONFIG.WUSER_WIDTH 0
M02_AXI.CONFIG.RUSER_WIDTH 0
M02_AXI.CONFIG.BUSER_WIDTH 0
M02_AXI.CONFIG.READ_WRITE_MODE READ_WRITE
M02_AXI.CONFIG.HAS_BURST 1
M02_AXI.CONFIG.HAS_LOCK 1
M02_AXI.CONFIG.HAS_PROT 1
M02_AXI.CONFIG.HAS_CACHE 1
M02_AXI.CONFIG.HAS_QOS 1
M02_AXI.CONFIG.HAS_REGION 0
M02_AXI.CONFIG.HAS_WSTRB 1
M02_AXI.CONFIG.HAS_BRESP 1
M02_AXI.CONFIG.HAS_RRESP 1
M02_AXI.CONFIG.SUPPORTS_NARROW_BURST 1
M02_AXI.CONFIG.NUM_READ_OUTSTANDING 32
M02_AXI.CONFIG.NUM_WRITE_OUTSTANDING 16
M02_AXI.CONFIG.MAX_BURST_LENGTH 256
M02_AXI.CONFIG.NUM_READ_THREADS 1
M02_AXI.CONFIG.NUM_WRITE_THREADS 1
M02_AXI.CONFIG.RUSER_BITS_PER_BYTE 0
M02_AXI.CONFIG.WUSER_BITS_PER_BYTE 0
M02_AXI.CONFIG.INSERT_VIP 0
M02_AXI.CONFIG.EP_CLK_DOMAIN top_ddr4_2_3_c0_ddr4_ui_clk top_ddr4_2_3_c0_ddr4_ui_clk
M02_AXI.CONFIG.EP_FREQ_HZ 300000000 300000000
M02_AXI.CONFIG.EP_PHASE 0.0 0.00
M02_AXI.CONFIG.CLK_DOMAIN top_ddr4_2_3_c0_ddr4_ui_clk
M02_AXI.CONFIG.FREQ_HZ 300000000
M02_AXI.CONFIG.PHASE 0.00
M03_AXI.CONFIG.DATA_WIDTH 512
M03_AXI.CONFIG.PROTOCOL AXI4
M03_AXI.CONFIG.ID_WIDTH 4
M03_AXI.CONFIG.ADDR_WIDTH 34
M03_AXI.CONFIG.AWUSER_WIDTH 4
M03_AXI.CONFIG.ARUSER_WIDTH 4
M03_AXI.CONFIG.WUSER_WIDTH 0
M03_AXI.CONFIG.RUSER_WIDTH 0
M03_AXI.CONFIG.BUSER_WIDTH 0
M03_AXI.CONFIG.READ_WRITE_MODE READ_WRITE
M03_AXI.CONFIG.HAS_BURST 1
M03_AXI.CONFIG.HAS_LOCK 1
M03_AXI.CONFIG.HAS_PROT 1
M03_AXI.CONFIG.HAS_CACHE 1
M03_AXI.CONFIG.HAS_QOS 1
M03_AXI.CONFIG.HAS_REGION 0
M03_AXI.CONFIG.HAS_WSTRB 1
M03_AXI.CONFIG.HAS_BRESP 1
M03_AXI.CONFIG.HAS_RRESP 1
M03_AXI.CONFIG.SUPPORTS_NARROW_BURST 1
M03_AXI.CONFIG.NUM_READ_OUTSTANDING 32
M03_AXI.CONFIG.NUM_WRITE_OUTSTANDING 16
M03_AXI.CONFIG.MAX_BURST_LENGTH 256
M03_AXI.CONFIG.NUM_READ_THREADS 1
M03_AXI.CONFIG.NUM_WRITE_THREADS 1
M03_AXI.CONFIG.RUSER_BITS_PER_BYTE 0
M03_AXI.CONFIG.WUSER_BITS_PER_BYTE 0
M03_AXI.CONFIG.INSERT_VIP 0
M03_AXI.CONFIG.EP_CLK_DOMAIN top_ddr4_3_3_c0_ddr4_ui_clk top_ddr4_3_3_c0_ddr4_ui_clk
M03_AXI.CONFIG.EP_FREQ_HZ 300000000 300000000
M03_AXI.CONFIG.EP_PHASE 0.0 0.00
M03_AXI.CONFIG.CLK_DOMAIN top_ddr4_3_3_c0_ddr4_ui_clk
M03_AXI.CONFIG.FREQ_HZ 300000000
M03_AXI.CONFIG.PHASE 0.00
M00_AXI.IS_CASCADED 1
M01_AXI.IS_CASCADED 1
M02_AXI.IS_CASCADED 1
M03_AXI.IS_CASCADED 1
S00_AXI.IS_CASCADED 0
S00_AXI.NUM_SEG 4
S00_AXI.SEG000.BASE_ADDR 0x0000000000000000
S00_AXI.SEG000.SIZE 34
S00_AXI.SEG000.SUPPORTS_READ 1
S00_AXI.SEG000.SUPPORTS_WRITE 1
S00_AXI.SEG000.SECURE_READ 0
S00_AXI.SEG000.SECURE_WRITE 0
S00_AXI.SEG000.SEP_ROUTE 0b0000000000000000000000000000000000000000000000000000000000000000
S00_AXI.SEG000.PROTOCOL AXI4
S00_AXI.SEG000.DATA_WIDTH 512
S00_AXI.SEG001.BASE_ADDR 0x0000000400000000
S00_AXI.SEG001.SIZE 34
S00_AXI.SEG001.SUPPORTS_READ 1
S00_AXI.SEG001.SUPPORTS_WRITE 1
S00_AXI.SEG001.SECURE_READ 0
S00_AXI.SEG001.SECURE_WRITE 0
S00_AXI.SEG001.SEP_ROUTE 0b0000000000000000000000000000000000000000000000000000000000000001
S00_AXI.SEG001.PROTOCOL AXI4
S00_AXI.SEG001.DATA_WIDTH 512
S00_AXI.SEG002.BASE_ADDR 0x0000000800000000
S00_AXI.SEG002.SIZE 34
S00_AXI.SEG002.SUPPORTS_READ 1
S00_AXI.SEG002.SUPPORTS_WRITE 1
S00_AXI.SEG002.SECURE_READ 0
S00_AXI.SEG002.SECURE_WRITE 0
S00_AXI.SEG002.SEP_ROUTE 0b0000000000000000000000000000000000000000000000000000000000000010
S00_AXI.SEG002.PROTOCOL AXI4
S00_AXI.SEG002.DATA_WIDTH 512
S00_AXI.SEG003.BASE_ADDR 0x0000000C00000000
S00_AXI.SEG003.SIZE 34
S00_AXI.SEG003.SUPPORTS_READ 1
S00_AXI.SEG003.SUPPORTS_WRITE 1
S00_AXI.SEG003.SECURE_READ 0
S00_AXI.SEG003.SECURE_WRITE 0
S00_AXI.SEG003.SEP_ROUTE 0b0000000000000000000000000000000000000000000000000000000000000011
S00_AXI.SEG003.PROTOCOL AXI4
S00_AXI.SEG003.DATA_WIDTH 512
