;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; RX
RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RX__0__MASK EQU 0x40
RX__0__PC EQU CYREG_PRT12_PC6
RX__0__PORT EQU 12
RX__0__SHIFT EQU 6
RX__AG EQU CYREG_PRT12_AG
RX__BIE EQU CYREG_PRT12_BIE
RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX__BYP EQU CYREG_PRT12_BYP
RX__DM0 EQU CYREG_PRT12_DM0
RX__DM1 EQU CYREG_PRT12_DM1
RX__DM2 EQU CYREG_PRT12_DM2
RX__DR EQU CYREG_PRT12_DR
RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX__MASK EQU 0x40
RX__PORT EQU 12
RX__PRT EQU CYREG_PRT12_PRT
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX__PS EQU CYREG_PRT12_PS
RX__SHIFT EQU 6
RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX__SLW EQU CYREG_PRT12_SLW

; TX
TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TX__0__MASK EQU 0x80
TX__0__PC EQU CYREG_PRT12_PC7
TX__0__PORT EQU 12
TX__0__SHIFT EQU 7
TX__AG EQU CYREG_PRT12_AG
TX__BIE EQU CYREG_PRT12_BIE
TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX__BYP EQU CYREG_PRT12_BYP
TX__DM0 EQU CYREG_PRT12_DM0
TX__DM1 EQU CYREG_PRT12_DM1
TX__DM2 EQU CYREG_PRT12_DM2
TX__DR EQU CYREG_PRT12_DR
TX__INP_DIS EQU CYREG_PRT12_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX__MASK EQU 0x80
TX__PORT EQU 12
TX__PRT EQU CYREG_PRT12_PRT
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX__PS EQU CYREG_PRT12_PS
TX__SHIFT EQU 7
TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX__SLW EQU CYREG_PRT12_SLW

; ADC
ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB13_MSK
ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB13_ST
ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_FinalBuf__DRQ_NUMBER EQU 0
ADC_FinalBuf__NUMBEROF_TDS EQU 0
ADC_FinalBuf__PRIORITY EQU 2
ADC_FinalBuf__TERMIN_EN EQU 0
ADC_FinalBuf__TERMIN_SEL EQU 0
ADC_FinalBuf__TERMOUT0_EN EQU 1
ADC_FinalBuf__TERMOUT0_SEL EQU 0
ADC_FinalBuf__TERMOUT1_EN EQU 0
ADC_FinalBuf__TERMOUT1_SEL EQU 0
ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_IntClock__INDEX EQU 0x00
ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_IntClock__PM_ACT_MSK EQU 0x01
ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_IntClock__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TempBuf__DRQ_NUMBER EQU 1
ADC_TempBuf__NUMBEROF_TDS EQU 0
ADC_TempBuf__PRIORITY EQU 2
ADC_TempBuf__TERMIN_EN EQU 0
ADC_TempBuf__TERMIN_SEL EQU 0
ADC_TempBuf__TERMOUT0_EN EQU 1
ADC_TempBuf__TERMOUT0_SEL EQU 1
ADC_TempBuf__TERMOUT1_EN EQU 0
ADC_TempBuf__TERMOUT1_SEL EQU 0

; F_1
F_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
F_1__0__MASK EQU 0x01
F_1__0__PC EQU CYREG_PRT3_PC0
F_1__0__PORT EQU 3
F_1__0__SHIFT EQU 0
F_1__AG EQU CYREG_PRT3_AG
F_1__AMUX EQU CYREG_PRT3_AMUX
F_1__BIE EQU CYREG_PRT3_BIE
F_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_1__BYP EQU CYREG_PRT3_BYP
F_1__CTL EQU CYREG_PRT3_CTL
F_1__DM0 EQU CYREG_PRT3_DM0
F_1__DM1 EQU CYREG_PRT3_DM1
F_1__DM2 EQU CYREG_PRT3_DM2
F_1__DR EQU CYREG_PRT3_DR
F_1__INP_DIS EQU CYREG_PRT3_INP_DIS
F_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_1__LCD_EN EQU CYREG_PRT3_LCD_EN
F_1__MASK EQU 0x01
F_1__PORT EQU 3
F_1__PRT EQU CYREG_PRT3_PRT
F_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_1__PS EQU CYREG_PRT3_PS
F_1__SHIFT EQU 0
F_1__SLW EQU CYREG_PRT3_SLW

; F_2
F_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
F_2__0__MASK EQU 0x02
F_2__0__PC EQU CYREG_PRT3_PC1
F_2__0__PORT EQU 3
F_2__0__SHIFT EQU 1
F_2__AG EQU CYREG_PRT3_AG
F_2__AMUX EQU CYREG_PRT3_AMUX
F_2__BIE EQU CYREG_PRT3_BIE
F_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_2__BYP EQU CYREG_PRT3_BYP
F_2__CTL EQU CYREG_PRT3_CTL
F_2__DM0 EQU CYREG_PRT3_DM0
F_2__DM1 EQU CYREG_PRT3_DM1
F_2__DM2 EQU CYREG_PRT3_DM2
F_2__DR EQU CYREG_PRT3_DR
F_2__INP_DIS EQU CYREG_PRT3_INP_DIS
F_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_2__LCD_EN EQU CYREG_PRT3_LCD_EN
F_2__MASK EQU 0x02
F_2__PORT EQU 3
F_2__PRT EQU CYREG_PRT3_PRT
F_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_2__PS EQU CYREG_PRT3_PS
F_2__SHIFT EQU 1
F_2__SLW EQU CYREG_PRT3_SLW

; F_3
F_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
F_3__0__MASK EQU 0x04
F_3__0__PC EQU CYREG_PRT3_PC2
F_3__0__PORT EQU 3
F_3__0__SHIFT EQU 2
F_3__AG EQU CYREG_PRT3_AG
F_3__AMUX EQU CYREG_PRT3_AMUX
F_3__BIE EQU CYREG_PRT3_BIE
F_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_3__BYP EQU CYREG_PRT3_BYP
F_3__CTL EQU CYREG_PRT3_CTL
F_3__DM0 EQU CYREG_PRT3_DM0
F_3__DM1 EQU CYREG_PRT3_DM1
F_3__DM2 EQU CYREG_PRT3_DM2
F_3__DR EQU CYREG_PRT3_DR
F_3__INP_DIS EQU CYREG_PRT3_INP_DIS
F_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_3__LCD_EN EQU CYREG_PRT3_LCD_EN
F_3__MASK EQU 0x04
F_3__PORT EQU 3
F_3__PRT EQU CYREG_PRT3_PRT
F_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_3__PS EQU CYREG_PRT3_PS
F_3__SHIFT EQU 2
F_3__SLW EQU CYREG_PRT3_SLW

; F_4
F_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
F_4__0__MASK EQU 0x08
F_4__0__PC EQU CYREG_PRT3_PC3
F_4__0__PORT EQU 3
F_4__0__SHIFT EQU 3
F_4__AG EQU CYREG_PRT3_AG
F_4__AMUX EQU CYREG_PRT3_AMUX
F_4__BIE EQU CYREG_PRT3_BIE
F_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_4__BYP EQU CYREG_PRT3_BYP
F_4__CTL EQU CYREG_PRT3_CTL
F_4__DM0 EQU CYREG_PRT3_DM0
F_4__DM1 EQU CYREG_PRT3_DM1
F_4__DM2 EQU CYREG_PRT3_DM2
F_4__DR EQU CYREG_PRT3_DR
F_4__INP_DIS EQU CYREG_PRT3_INP_DIS
F_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_4__LCD_EN EQU CYREG_PRT3_LCD_EN
F_4__MASK EQU 0x08
F_4__PORT EQU 3
F_4__PRT EQU CYREG_PRT3_PRT
F_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_4__PS EQU CYREG_PRT3_PS
F_4__SHIFT EQU 3
F_4__SLW EQU CYREG_PRT3_SLW

; F_5
F_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
F_5__0__MASK EQU 0x10
F_5__0__PC EQU CYREG_PRT3_PC4
F_5__0__PORT EQU 3
F_5__0__SHIFT EQU 4
F_5__AG EQU CYREG_PRT3_AG
F_5__AMUX EQU CYREG_PRT3_AMUX
F_5__BIE EQU CYREG_PRT3_BIE
F_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_5__BYP EQU CYREG_PRT3_BYP
F_5__CTL EQU CYREG_PRT3_CTL
F_5__DM0 EQU CYREG_PRT3_DM0
F_5__DM1 EQU CYREG_PRT3_DM1
F_5__DM2 EQU CYREG_PRT3_DM2
F_5__DR EQU CYREG_PRT3_DR
F_5__INP_DIS EQU CYREG_PRT3_INP_DIS
F_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_5__LCD_EN EQU CYREG_PRT3_LCD_EN
F_5__MASK EQU 0x10
F_5__PORT EQU 3
F_5__PRT EQU CYREG_PRT3_PRT
F_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_5__PS EQU CYREG_PRT3_PS
F_5__SHIFT EQU 4
F_5__SLW EQU CYREG_PRT3_SLW

; F_6
F_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
F_6__0__MASK EQU 0x20
F_6__0__PC EQU CYREG_PRT3_PC5
F_6__0__PORT EQU 3
F_6__0__SHIFT EQU 5
F_6__AG EQU CYREG_PRT3_AG
F_6__AMUX EQU CYREG_PRT3_AMUX
F_6__BIE EQU CYREG_PRT3_BIE
F_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_6__BYP EQU CYREG_PRT3_BYP
F_6__CTL EQU CYREG_PRT3_CTL
F_6__DM0 EQU CYREG_PRT3_DM0
F_6__DM1 EQU CYREG_PRT3_DM1
F_6__DM2 EQU CYREG_PRT3_DM2
F_6__DR EQU CYREG_PRT3_DR
F_6__INP_DIS EQU CYREG_PRT3_INP_DIS
F_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_6__LCD_EN EQU CYREG_PRT3_LCD_EN
F_6__MASK EQU 0x20
F_6__PORT EQU 3
F_6__PRT EQU CYREG_PRT3_PRT
F_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_6__PS EQU CYREG_PRT3_PS
F_6__SHIFT EQU 5
F_6__SLW EQU CYREG_PRT3_SLW

; F_7
F_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
F_7__0__MASK EQU 0x40
F_7__0__PC EQU CYREG_PRT3_PC6
F_7__0__PORT EQU 3
F_7__0__SHIFT EQU 6
F_7__AG EQU CYREG_PRT3_AG
F_7__AMUX EQU CYREG_PRT3_AMUX
F_7__BIE EQU CYREG_PRT3_BIE
F_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_7__BYP EQU CYREG_PRT3_BYP
F_7__CTL EQU CYREG_PRT3_CTL
F_7__DM0 EQU CYREG_PRT3_DM0
F_7__DM1 EQU CYREG_PRT3_DM1
F_7__DM2 EQU CYREG_PRT3_DM2
F_7__DR EQU CYREG_PRT3_DR
F_7__INP_DIS EQU CYREG_PRT3_INP_DIS
F_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_7__LCD_EN EQU CYREG_PRT3_LCD_EN
F_7__MASK EQU 0x40
F_7__PORT EQU 3
F_7__PRT EQU CYREG_PRT3_PRT
F_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_7__PS EQU CYREG_PRT3_PS
F_7__SHIFT EQU 6
F_7__SLW EQU CYREG_PRT3_SLW

; F_8
F_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
F_8__0__MASK EQU 0x80
F_8__0__PC EQU CYREG_PRT3_PC7
F_8__0__PORT EQU 3
F_8__0__SHIFT EQU 7
F_8__AG EQU CYREG_PRT3_AG
F_8__AMUX EQU CYREG_PRT3_AMUX
F_8__BIE EQU CYREG_PRT3_BIE
F_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
F_8__BYP EQU CYREG_PRT3_BYP
F_8__CTL EQU CYREG_PRT3_CTL
F_8__DM0 EQU CYREG_PRT3_DM0
F_8__DM1 EQU CYREG_PRT3_DM1
F_8__DM2 EQU CYREG_PRT3_DM2
F_8__DR EQU CYREG_PRT3_DR
F_8__INP_DIS EQU CYREG_PRT3_INP_DIS
F_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
F_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
F_8__LCD_EN EQU CYREG_PRT3_LCD_EN
F_8__MASK EQU 0x80
F_8__PORT EQU 3
F_8__PRT EQU CYREG_PRT3_PRT
F_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
F_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
F_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
F_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
F_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
F_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
F_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
F_8__PS EQU CYREG_PRT3_PS
F_8__SHIFT EQU 7
F_8__SLW EQU CYREG_PRT3_SLW

; F_9
F_9__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
F_9__0__MASK EQU 0x01
F_9__0__PC EQU CYREG_IO_PC_PRT15_PC0
F_9__0__PORT EQU 15
F_9__0__SHIFT EQU 0
F_9__AG EQU CYREG_PRT15_AG
F_9__AMUX EQU CYREG_PRT15_AMUX
F_9__BIE EQU CYREG_PRT15_BIE
F_9__BIT_MASK EQU CYREG_PRT15_BIT_MASK
F_9__BYP EQU CYREG_PRT15_BYP
F_9__CTL EQU CYREG_PRT15_CTL
F_9__DM0 EQU CYREG_PRT15_DM0
F_9__DM1 EQU CYREG_PRT15_DM1
F_9__DM2 EQU CYREG_PRT15_DM2
F_9__DR EQU CYREG_PRT15_DR
F_9__INP_DIS EQU CYREG_PRT15_INP_DIS
F_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
F_9__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
F_9__LCD_EN EQU CYREG_PRT15_LCD_EN
F_9__MASK EQU 0x01
F_9__PORT EQU 15
F_9__PRT EQU CYREG_PRT15_PRT
F_9__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
F_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
F_9__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
F_9__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
F_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
F_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
F_9__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
F_9__PS EQU CYREG_PRT15_PS
F_9__SHIFT EQU 0
F_9__SLW EQU CYREG_PRT15_SLW

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; com
com__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
com__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
com__INTC_MASK EQU 0x02
com__INTC_NUMBER EQU 1
com__INTC_PRIOR_NUM EQU 7
com__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
com__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
com__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MODE
MODE__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
MODE__0__MASK EQU 0x20
MODE__0__PC EQU CYREG_IO_PC_PRT15_PC5
MODE__0__PORT EQU 15
MODE__0__SHIFT EQU 5
MODE__AG EQU CYREG_PRT15_AG
MODE__AMUX EQU CYREG_PRT15_AMUX
MODE__BIE EQU CYREG_PRT15_BIE
MODE__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MODE__BYP EQU CYREG_PRT15_BYP
MODE__CTL EQU CYREG_PRT15_CTL
MODE__DM0 EQU CYREG_PRT15_DM0
MODE__DM1 EQU CYREG_PRT15_DM1
MODE__DM2 EQU CYREG_PRT15_DM2
MODE__DR EQU CYREG_PRT15_DR
MODE__INP_DIS EQU CYREG_PRT15_INP_DIS
MODE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MODE__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MODE__LCD_EN EQU CYREG_PRT15_LCD_EN
MODE__MASK EQU 0x20
MODE__PORT EQU 15
MODE__PRT EQU CYREG_PRT15_PRT
MODE__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MODE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MODE__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MODE__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MODE__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MODE__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MODE__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MODE__PS EQU CYREG_PRT15_PS
MODE__SHIFT EQU 5
MODE__SLW EQU CYREG_PRT15_SLW

; POT1
POT1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
POT1__0__MASK EQU 0x01
POT1__0__PC EQU CYREG_PRT0_PC0
POT1__0__PORT EQU 0
POT1__0__SHIFT EQU 0
POT1__AG EQU CYREG_PRT0_AG
POT1__AMUX EQU CYREG_PRT0_AMUX
POT1__BIE EQU CYREG_PRT0_BIE
POT1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT1__BYP EQU CYREG_PRT0_BYP
POT1__CTL EQU CYREG_PRT0_CTL
POT1__DM0 EQU CYREG_PRT0_DM0
POT1__DM1 EQU CYREG_PRT0_DM1
POT1__DM2 EQU CYREG_PRT0_DM2
POT1__DR EQU CYREG_PRT0_DR
POT1__INP_DIS EQU CYREG_PRT0_INP_DIS
POT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT1__LCD_EN EQU CYREG_PRT0_LCD_EN
POT1__MASK EQU 0x01
POT1__PORT EQU 0
POT1__PRT EQU CYREG_PRT0_PRT
POT1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT1__PS EQU CYREG_PRT0_PS
POT1__SHIFT EQU 0
POT1__SLW EQU CYREG_PRT0_SLW

; POT2
POT2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
POT2__0__MASK EQU 0x02
POT2__0__PC EQU CYREG_PRT0_PC1
POT2__0__PORT EQU 0
POT2__0__SHIFT EQU 1
POT2__AG EQU CYREG_PRT0_AG
POT2__AMUX EQU CYREG_PRT0_AMUX
POT2__BIE EQU CYREG_PRT0_BIE
POT2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT2__BYP EQU CYREG_PRT0_BYP
POT2__CTL EQU CYREG_PRT0_CTL
POT2__DM0 EQU CYREG_PRT0_DM0
POT2__DM1 EQU CYREG_PRT0_DM1
POT2__DM2 EQU CYREG_PRT0_DM2
POT2__DR EQU CYREG_PRT0_DR
POT2__INP_DIS EQU CYREG_PRT0_INP_DIS
POT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT2__LCD_EN EQU CYREG_PRT0_LCD_EN
POT2__MASK EQU 0x02
POT2__PORT EQU 0
POT2__PRT EQU CYREG_PRT0_PRT
POT2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT2__PS EQU CYREG_PRT0_PS
POT2__SHIFT EQU 1
POT2__SLW EQU CYREG_PRT0_SLW

; POT3
POT3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
POT3__0__MASK EQU 0x04
POT3__0__PC EQU CYREG_PRT0_PC2
POT3__0__PORT EQU 0
POT3__0__SHIFT EQU 2
POT3__AG EQU CYREG_PRT0_AG
POT3__AMUX EQU CYREG_PRT0_AMUX
POT3__BIE EQU CYREG_PRT0_BIE
POT3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT3__BYP EQU CYREG_PRT0_BYP
POT3__CTL EQU CYREG_PRT0_CTL
POT3__DM0 EQU CYREG_PRT0_DM0
POT3__DM1 EQU CYREG_PRT0_DM1
POT3__DM2 EQU CYREG_PRT0_DM2
POT3__DR EQU CYREG_PRT0_DR
POT3__INP_DIS EQU CYREG_PRT0_INP_DIS
POT3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT3__LCD_EN EQU CYREG_PRT0_LCD_EN
POT3__MASK EQU 0x04
POT3__PORT EQU 0
POT3__PRT EQU CYREG_PRT0_PRT
POT3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT3__PS EQU CYREG_PRT0_PS
POT3__SHIFT EQU 2
POT3__SLW EQU CYREG_PRT0_SLW

; POT4
POT4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
POT4__0__MASK EQU 0x08
POT4__0__PC EQU CYREG_PRT0_PC3
POT4__0__PORT EQU 0
POT4__0__SHIFT EQU 3
POT4__AG EQU CYREG_PRT0_AG
POT4__AMUX EQU CYREG_PRT0_AMUX
POT4__BIE EQU CYREG_PRT0_BIE
POT4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT4__BYP EQU CYREG_PRT0_BYP
POT4__CTL EQU CYREG_PRT0_CTL
POT4__DM0 EQU CYREG_PRT0_DM0
POT4__DM1 EQU CYREG_PRT0_DM1
POT4__DM2 EQU CYREG_PRT0_DM2
POT4__DR EQU CYREG_PRT0_DR
POT4__INP_DIS EQU CYREG_PRT0_INP_DIS
POT4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT4__LCD_EN EQU CYREG_PRT0_LCD_EN
POT4__MASK EQU 0x08
POT4__PORT EQU 0
POT4__PRT EQU CYREG_PRT0_PRT
POT4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT4__PS EQU CYREG_PRT0_PS
POT4__SHIFT EQU 3
POT4__SLW EQU CYREG_PRT0_SLW

; POT5
POT5__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
POT5__0__MASK EQU 0x10
POT5__0__PC EQU CYREG_PRT0_PC4
POT5__0__PORT EQU 0
POT5__0__SHIFT EQU 4
POT5__AG EQU CYREG_PRT0_AG
POT5__AMUX EQU CYREG_PRT0_AMUX
POT5__BIE EQU CYREG_PRT0_BIE
POT5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT5__BYP EQU CYREG_PRT0_BYP
POT5__CTL EQU CYREG_PRT0_CTL
POT5__DM0 EQU CYREG_PRT0_DM0
POT5__DM1 EQU CYREG_PRT0_DM1
POT5__DM2 EQU CYREG_PRT0_DM2
POT5__DR EQU CYREG_PRT0_DR
POT5__INP_DIS EQU CYREG_PRT0_INP_DIS
POT5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT5__LCD_EN EQU CYREG_PRT0_LCD_EN
POT5__MASK EQU 0x10
POT5__PORT EQU 0
POT5__PRT EQU CYREG_PRT0_PRT
POT5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT5__PS EQU CYREG_PRT0_PS
POT5__SHIFT EQU 4
POT5__SLW EQU CYREG_PRT0_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; PWM_2
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; PWM_3
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; PWM_4
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM_4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_4_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

; PWM_5
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_5_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_5_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_5_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_5_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_5_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_5_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_5_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_5_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

; PWM_6
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_6_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_6_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_6_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_6_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_6_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_6_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_6_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_6_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1

; PWM_7
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_7_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_7_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_7_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_7_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_7_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_7_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_7_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_7_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; PWM_8
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_8_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_8_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_8_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_8_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_8_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_8_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_8_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_8_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

; PWM_9
PWM_9_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_9_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_9_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_9_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_9_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_9_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_9_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_9_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_9_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_9_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_9_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_9_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_9_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_9_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_9_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_9_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_9_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_9_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_9_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_9_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_9_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_9_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_9_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_9_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_9_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_9_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_9_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_9_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_9_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_9_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_9_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM_9_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM_9_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_9_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM_9_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM_9_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_9_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_9_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM_9_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
PWM_9_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_9_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
