

================================================================
== Vitis HLS Report for 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s'
================================================================
* Date:           Fri Jul 18 13:03:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    27650|    27650|  0.277 ms|  0.277 ms|  27649|  27649|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4  |    27648|    27648|         3|          3|          4|  9216|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [cnn_layer.cpp:31]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [cnn_layer.cpp:30]   --->   Operation 7 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [cnn_layer.cpp:28]   --->   Operation 9 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [cnn_layer.cpp:26]   --->   Operation 11 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln26_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln26"   --->   Operation 13 'read' 'sext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln26_cast = sext i31 %sext_ln26_read"   --->   Operation 14 'sext' 'sext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem6, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten35"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln26 = store i6 0, i6 %oc" [cnn_layer.cpp:26]   --->   Operation 17 'store' 'store_ln26' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln28 = store i6 0, i6 %ic" [cnn_layer.cpp:28]   --->   Operation 19 'store' 'store_ln28' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln30 = store i2 0, i2 %m" [cnn_layer.cpp:30]   --->   Operation 21 'store' 'store_ln30' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln31 = store i2 0, i2 %n" [cnn_layer.cpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i14 %indvar_flatten35" [cnn_layer.cpp:26]   --->   Operation 24 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.52ns)   --->   "%icmp_ln26 = icmp_eq  i14 %indvar_flatten35_load, i14 9216" [cnn_layer.cpp:26]   --->   Operation 25 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.52ns)   --->   "%add_ln26_1 = add i14 %indvar_flatten35_load, i14 1" [cnn_layer.cpp:26]   --->   Operation 26 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc34, void %for.inc47.lr.ph.exitStub" [cnn_layer.cpp:26]   --->   Operation 27 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [cnn_layer.cpp:30]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [cnn_layer.cpp:28]   --->   Operation 29 'load' 'indvar_flatten12_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem6_addr = getelementptr i16 %gmem6, i32 %sext_ln26_cast" [cnn_layer.cpp:26]   --->   Operation 30 'getelementptr' 'gmem6_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.41ns)   --->   "%icmp_ln28 = icmp_eq  i10 %indvar_flatten12_load, i10 288" [cnn_layer.cpp:28]   --->   Operation 31 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%xor_ln26 = xor i1 %icmp_ln28, i1 1" [cnn_layer.cpp:26]   --->   Operation 32 'xor' 'xor_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln30 = icmp_eq  i4 %indvar_flatten_load, i4 9" [cnn_layer.cpp:30]   --->   Operation 33 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%and_ln26_1 = and i1 %icmp_ln30, i1 %xor_ln26" [cnn_layer.cpp:26]   --->   Operation 34 'and' 'and_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.80ns)   --->   "%empty = or i1 %and_ln26_1, i1 %icmp_ln28" [cnn_layer.cpp:26]   --->   Operation 35 'or' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%add_ln30_1 = add i4 %indvar_flatten_load, i4 1" [cnn_layer.cpp:30]   --->   Operation 36 'add' 'add_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.83ns)   --->   "%select_ln30_1 = select i1 %empty, i4 1, i4 %add_ln30_1" [cnn_layer.cpp:30]   --->   Operation 37 'select' 'select_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.41ns)   --->   "%add_ln28_1 = add i10 %indvar_flatten12_load, i10 1" [cnn_layer.cpp:28]   --->   Operation 38 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln28_1 = select i1 %icmp_ln28, i10 1, i10 %add_ln28_1" [cnn_layer.cpp:28]   --->   Operation 39 'select' 'select_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln26 = store i14 %add_ln26_1, i14 %indvar_flatten35" [cnn_layer.cpp:26]   --->   Operation 40 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.29>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln28 = store i10 %select_ln28_1, i10 %indvar_flatten12" [cnn_layer.cpp:28]   --->   Operation 41 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.29>
ST_1 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln30 = store i4 %select_ln30_1, i4 %indvar_flatten" [cnn_layer.cpp:30]   --->   Operation 42 'store' 'store_ln30' <Predicate = (!icmp_ln26)> <Delay = 1.29>
ST_1 : Operation 89 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%n_load = load i2 %n" [cnn_layer.cpp:31]   --->   Operation 43 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%m_load = load i2 %m"   --->   Operation 44 'load' 'm_load' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic" [cnn_layer.cpp:26]   --->   Operation 45 'load' 'ic_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%oc_load = load i6 %oc" [cnn_layer.cpp:26]   --->   Operation 46 'load' 'oc_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.28ns)   --->   "%add_ln26 = add i6 %oc_load, i6 1" [cnn_layer.cpp:26]   --->   Operation 47 'add' 'add_ln26' <Predicate = (icmp_ln28)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i6 0, i6 %ic_load" [cnn_layer.cpp:26]   --->   Operation 48 'select' 'select_ln26' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln31 = icmp_eq  i2 %n_load, i2 3" [cnn_layer.cpp:31]   --->   Operation 49 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%select_ln26_1 = select i1 %icmp_ln28, i6 %add_ln26, i6 %oc_load" [cnn_layer.cpp:26]   --->   Operation 50 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.28ns)   --->   "%add_ln28 = add i6 %select_ln26, i6 1" [cnn_layer.cpp:28]   --->   Operation 51 'add' 'add_ln28' <Predicate = (and_ln26_1)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.81ns)   --->   "%m_mid26 = select i1 %empty, i2 0, i2 %m_load" [cnn_layer.cpp:26]   --->   Operation 52 'select' 'm_mid26' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln31_mid211)   --->   "%exitcond_flatten_not = xor i1 %icmp_ln30, i1 1" [cnn_layer.cpp:30]   --->   Operation 53 'xor' 'exitcond_flatten_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln31_mid211)   --->   "%not_exitcond_flatten_mid234 = or i1 %icmp_ln28, i1 %exitcond_flatten_not" [cnn_layer.cpp:28]   --->   Operation 54 'or' 'not_exitcond_flatten_mid234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln31_mid211)   --->   "%and_ln26 = and i1 %not_exitcond_flatten_mid234, i1 %xor_ln26" [cnn_layer.cpp:26]   --->   Operation 55 'and' 'and_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.80ns) (out node of the LUT)   --->   "%icmp_ln31_mid211 = and i1 %and_ln26, i1 %icmp_ln31" [cnn_layer.cpp:26]   --->   Operation 56 'and' 'icmp_ln31_mid211' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%select_ln28 = select i1 %and_ln26_1, i6 %add_ln28, i6 %select_ln26" [cnn_layer.cpp:28]   --->   Operation 57 'select' 'select_ln28' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.63ns)   --->   "%add_ln30 = add i2 %m_mid26, i2 1" [cnn_layer.cpp:30]   --->   Operation 58 'add' 'add_ln30' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_51 = or i1 %icmp_ln31_mid211, i1 %and_ln26_1" [cnn_layer.cpp:26]   --->   Operation 59 'or' 'empty_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_52 = or i1 %empty_51, i1 %icmp_ln28" [cnn_layer.cpp:26]   --->   Operation 60 'or' 'empty_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.81ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %empty_52, i2 0, i2 %n_load" [cnn_layer.cpp:26]   --->   Operation 61 'select' 'n_mid2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.81ns)   --->   "%select_ln30 = select i1 %icmp_ln31_mid211, i2 %add_ln30, i2 %m_mid26" [cnn_layer.cpp:30]   --->   Operation 62 'select' 'select_ln30' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i6 %select_ln26_1" [cnn_layer.cpp:34]   --->   Operation 63 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i6 %select_ln28" [cnn_layer.cpp:34]   --->   Operation 64 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln34, i5 %trunc_ln34_1" [cnn_layer.cpp:34]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %tmp_s" [cnn_layer.cpp:34]   --->   Operation 66 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %trunc_ln34, i5 %trunc_ln34_1, i2 0" [cnn_layer.cpp:34]   --->   Operation 67 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i12 %p_shl1, i12 %zext_ln34" [cnn_layer.cpp:34]   --->   Operation 68 'sub' 'sub_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln30" [cnn_layer.cpp:34]   --->   Operation 69 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i12 %sub_ln34, i12 %zext_ln34_1" [cnn_layer.cpp:34]   --->   Operation 70 'add' 'add_ln34' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (7.30ns)   --->   "%gmem6_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem6_addr" [cnn_layer.cpp:34]   --->   Operation 71 'read' 'gmem6_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 72 [1/1] (0.63ns)   --->   "%add_ln31 = add i2 %n_mid2, i2 1" [cnn_layer.cpp:31]   --->   Operation 72 'add' 'add_ln31' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln26 = store i6 %select_ln26_1, i6 %oc" [cnn_layer.cpp:26]   --->   Operation 73 'store' 'store_ln26' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln28 = store i6 %select_ln28, i6 %ic" [cnn_layer.cpp:28]   --->   Operation 74 'store' 'store_ln28' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln30 = store i2 %select_ln30, i2 %m" [cnn_layer.cpp:30]   --->   Operation 75 'store' 'store_ln30' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln31 = store i2 %add_ln31, i2 %n" [cnn_layer.cpp:31]   --->   Operation 76 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.90>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i12 %add_ln34" [cnn_layer.cpp:34]   --->   Operation 79 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln34, i2 0" [cnn_layer.cpp:34]   --->   Operation 80 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34_1 = sub i14 %p_shl, i14 %zext_ln34_2" [cnn_layer.cpp:34]   --->   Operation 81 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:32]   --->   Operation 82 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i2 %n_mid2" [cnn_layer.cpp:34]   --->   Operation 83 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i14 %sub_ln34_1, i14 %zext_ln34_3" [cnn_layer.cpp:34]   --->   Operation 84 'add' 'add_ln34_1' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i14 %add_ln34_1" [cnn_layer.cpp:34]   --->   Operation 85 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i16 %local_weights, i32 0, i32 %zext_ln34_4" [cnn_layer.cpp:34]   --->   Operation 86 'getelementptr' 'local_weights_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln34 = store i16 %gmem6_addr_read, i14 %local_weights_addr" [cnn_layer.cpp:34]   --->   Operation 87 'store' 'store_ln34' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc" [cnn_layer.cpp:31]   --->   Operation 88 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.249ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [16]  (1.298 ns)
	'load' operation 10 bit ('indvar_flatten12_load', cnn_layer.cpp:28) on local variable 'indvar_flatten12' [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', cnn_layer.cpp:28) [38]  (1.417 ns)
	'xor' operation 1 bit ('xor_ln26', cnn_layer.cpp:26) [40]  (0.800 ns)
	'and' operation 1 bit ('and_ln26_1', cnn_layer.cpp:26) [43]  (0.800 ns)
	'or' operation 1 bit ('empty', cnn_layer.cpp:26) [46]  (0.800 ns)
	'select' operation 4 bit ('select_ln30_1', cnn_layer.cpp:30) [78]  (0.836 ns)
	'store' operation 0 bit ('store_ln30', cnn_layer.cpp:30) of variable 'select_ln30_1', cnn_layer.cpp:30 on local variable 'indvar_flatten' [85]  (1.298 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem6_addr_read', cnn_layer.cpp:34) on port 'gmem6' (cnn_layer.cpp:34) [70]  (7.300 ns)

 <State 3>: 5.902ns
The critical path consists of the following:
	'sub' operation 14 bit ('sub_ln34_1', cnn_layer.cpp:34) [68]  (0.000 ns)
	'add' operation 14 bit ('add_ln34_1', cnn_layer.cpp:34) [72]  (3.131 ns)
	'getelementptr' operation 14 bit ('local_weights_addr', cnn_layer.cpp:34) [74]  (0.000 ns)
	'store' operation 0 bit ('store_ln34', cnn_layer.cpp:34) of variable 'gmem6_addr_read', cnn_layer.cpp:34 on array 'local_weights' [75]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
