@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_tx\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_tx\top.v":1:7:1:9|Synthesizing module top in library work.
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_tx\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_tx\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

