*design* DebussyLib (btIdent Verdi_V-2023.12-SP2)
Command arguments:
    +define+verilog
    -sverilog
    -f ../00_src/flist.f
        ../00_src/register.sv
        ../00_src/mux_2to1.sv
        ../00_src/input_buffer.sv
        ../00_src/decode_buf.sv
        ../00_src/decoder_2to4.sv
        ../00_src/mux_4to1.sv
        ../00_src/register_byte_word.sv
        ../00_src/output_buffer.sv
        ../00_src/out_mux.sv
        ../00_src/sram_IS61WV25616_controller_32b_3lr.sv
        ../00_src/LSU.sv
        ../01_tb/testbench.sv
    design_test.fsdb

Highest level modules:
design_test

Total	0 error(s),   0 warning(s)
