{
  "module_name": "regs-mfc-v10.h",
  "hash_id": "3fca91c344fc7614fec33b7225444c43bfd02693b6d62ab6bd8cedf1f326becc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/s5p-mfc/regs-mfc-v10.h",
  "human_readable_source": " \n \n\n#ifndef _REGS_MFC_V10_H\n#define _REGS_MFC_V10_H\n\n#include <linux/sizes.h>\n#include \"regs-mfc-v8.h\"\n\n \n#define S5P_FIMV_MFC_CLOCK_OFF_V10\t\t\t0x7120\n#define S5P_FIMV_MFC_STATE_V10\t\t\t\t0x7124\n#define S5P_FIMV_D_STATIC_BUFFER_ADDR_V10\t\t0xF570\n#define S5P_FIMV_D_STATIC_BUFFER_SIZE_V10\t\t0xF574\n#define S5P_FIMV_E_NUM_T_LAYER_V10\t\t\t0xFBAC\n#define S5P_FIMV_E_HIERARCHICAL_QP_LAYER0_V10\t\t0xFBB0\n#define S5P_FIMV_E_HIERARCHICAL_QP_LAYER1_V10\t\t0xFBB4\n#define S5P_FIMV_E_HIERARCHICAL_QP_LAYER2_V10\t\t0xFBB8\n#define S5P_FIMV_E_HIERARCHICAL_QP_LAYER3_V10\t\t0xFBBC\n#define S5P_FIMV_E_HIERARCHICAL_QP_LAYER4_V10\t\t0xFBC0\n#define S5P_FIMV_E_HIERARCHICAL_QP_LAYER5_V10\t\t0xFBC4\n#define S5P_FIMV_E_HIERARCHICAL_QP_LAYER6_V10\t\t0xFBC8\n#define S5P_FIMV_E_HIERARCHICAL_BIT_RATE_LAYER0_V10\t0xFD18\n#define S5P_FIMV_E_HIERARCHICAL_BIT_RATE_LAYER1_V10\t0xFD1C\n#define S5P_FIMV_E_HIERARCHICAL_BIT_RATE_LAYER2_V10\t0xFD20\n#define S5P_FIMV_E_HIERARCHICAL_BIT_RATE_LAYER3_V10\t0xFD24\n#define S5P_FIMV_E_HIERARCHICAL_BIT_RATE_LAYER4_V10\t0xFD28\n#define S5P_FIMV_E_HIERARCHICAL_BIT_RATE_LAYER5_V10\t0xFD2C\n#define S5P_FIMV_E_HIERARCHICAL_BIT_RATE_LAYER6_V10\t0xFD30\n#define S5P_FIMV_E_HEVC_OPTIONS_V10\t\t\t0xFDD4\n#define S5P_FIMV_E_HEVC_REFRESH_PERIOD_V10\t\t0xFDD8\n#define S5P_FIMV_E_HEVC_CHROMA_QP_OFFSET_V10\t\t0xFDDC\n#define S5P_FIMV_E_HEVC_LF_BETA_OFFSET_DIV2_V10\t\t0xFDE0\n#define S5P_FIMV_E_HEVC_LF_TC_OFFSET_DIV2_V10\t\t0xFDE4\n#define S5P_FIMV_E_HEVC_NAL_CONTROL_V10\t\t\t0xFDE8\n\n \n#define MFC_CTX_BUF_SIZE_V10\t\t(30 * SZ_1K)\n#define MFC_H264_DEC_CTX_BUF_SIZE_V10\t(2 * SZ_1M)\n#define MFC_OTHER_DEC_CTX_BUF_SIZE_V10\t(20 * SZ_1K)\n#define MFC_H264_ENC_CTX_BUF_SIZE_V10\t(100 * SZ_1K)\n#define MFC_HEVC_ENC_CTX_BUF_SIZE_V10\t(30 * SZ_1K)\n#define MFC_OTHER_ENC_CTX_BUF_SIZE_V10  (15 * SZ_1K)\n\n \n#define MAX_FW_SIZE_V10\t\t(SZ_1M)\n#define MAX_CPB_SIZE_V10\t(3 * SZ_1M)\n#define MFC_VERSION_V10\t\t0xA0\n#define MFC_NUM_PORTS_V10\t1\n\n \n#define S5P_FIMV_CODEC_HEVC_DEC\t\t17\n#define S5P_FIMV_CODEC_VP9_DEC\t\t18\n#define S5P_FIMV_CODEC_HEVC_ENC         26\n\n \n#define DEC_VP9_STATIC_BUFFER_SIZE\t20480\n\n \n#define ENC_V100_BASE_SIZE(x, y) \\\n\t(((x + 3) * (y + 3) * 8) \\\n\t+  ((y * 64) + 1280) * DIV_ROUND_UP(x, 8))\n\n#define ENC_V100_H264_ME_SIZE(x, y) \\\n\t(ENC_V100_BASE_SIZE(x, y) \\\n\t+ (DIV_ROUND_UP(x * y, 64) * 32))\n\n#define ENC_V100_MPEG4_ME_SIZE(x, y) \\\n\t(ENC_V100_BASE_SIZE(x, y) \\\n\t+ (DIV_ROUND_UP(x * y, 128) * 16))\n\n#define ENC_V100_VP8_ME_SIZE(x, y) \\\n\tENC_V100_BASE_SIZE(x, y)\n\n#define ENC_V100_HEVC_ME_SIZE(x, y)\t\\\n\t(((x + 3) * (y + 3) * 32)\t\\\n\t + ((y * 128) + 1280) * DIV_ROUND_UP(x, 4))\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}