INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 26 14:45:11 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 addf0/inner/ip/roundingAdder/X_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speculator0/one_slot_break_r/inner/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 2.031ns (21.770%)  route 7.299ns (78.230%))
  Logic Levels:           28  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3567, unset)         1.398     1.398    addf0/inner/ip/roundingAdder/clk
    SLICE_X35Y80         FDRE                                         r  addf0/inner/ip/roundingAdder/X_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.204     1.602 r  addf0/inner/ip/roundingAdder/X_1_d1_reg[1]/Q
                         net (fo=2, routed)           0.369     1.971    addf0/inner/ip/roundingAdder/X_1_d1_reg_n_0_[1]
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.393     2.364 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.364    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_27_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.417 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.417    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_26_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.470 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.470    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_27_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.523 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.523    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_25_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.576 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.576    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_24_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.629    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_11_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.682 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.682    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_18_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.735 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.735    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_21_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.901 f  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_22/O[1]
                         net (fo=4, routed)           0.419     3.320    addf0/inner/ip/roundingAdder/RoundedExpFrac[33]
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.123     3.443 r  addf0/inner/ip/roundingAdder/dataReg[2]_i_9/O
                         net (fo=19, routed)          0.434     3.877    addf0/inner/ip/roundingAdder/dataReg[2]_i_9_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I2_O)        0.043     3.920 r  addf0/inner/ip/roundingAdder/dataReg[3]_i_17/O
                         net (fo=1, routed)           0.349     4.270    addf0/inner/ip/roundingAdder/addf0_result[11]
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.043     4.313 f  addf0/inner/ip/roundingAdder/dataReg[3]_i_10/O
                         net (fo=2, routed)           0.450     4.762    addf0/inner/ip/roundingAdder/dataReg[3]_i_10_n_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.043     4.805 f  addf0/inner/ip/roundingAdder/dataReg[2]_i_5/O
                         net (fo=1, routed)           0.291     5.097    addf0/inner/ip/roundingAdder/cmpf0/inner/operator/ieee2nfloat_0/eqOp__21
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.043     5.140 r  addf0/inner/ip/roundingAdder/dataReg[2]_i_3/O
                         net (fo=8, routed)           0.209     5.349    speculator0/predFifo0/cmpf0_result
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.043     5.392 r  speculator0/predFifo0/dataReg[2]_i_1/O
                         net (fo=4, routed)           0.292     5.684    speculator0/one_slot_break_r/inner/control/D[1]
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.043     5.727 r  speculator0/one_slot_break_r/inner/control/branch_ready_i_5/O
                         net (fo=16, routed)          0.384     6.110    speculator0/one_slot_break_r/inner/control/one_slot_break_r_control_outs[1]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043     6.153 f  speculator0/one_slot_break_r/inner/control/outs_i_8/O
                         net (fo=9, routed)           0.385     6.538    speculator0/one_slot_break_r/inner/control/outs_i_8_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.043     6.581 f  speculator0/one_slot_break_r/inner/control/minus_trace_storeEn_INST_0_i_6/O
                         net (fo=1, routed)           0.329     6.910    speculator0/one_slot_break_r/inner/control/fork8_outs_1_valid
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.043     6.953 f  speculator0/one_slot_break_r/inner/control/minus_trace_storeEn_INST_0_i_4/O
                         net (fo=2, routed)           0.282     7.235    speculator0/one_slot_break_r/inner/control/minus_trace_storeEn_INST_0_i_4_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.043     7.278 f  speculator0/one_slot_break_r/inner/control/minus_trace_storeEn_INST_0_i_2/O
                         net (fo=2, routed)           0.378     7.655    buffer27/inner/fifo/control/minus_trace_storeAddr_0_sn_1
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.043     7.698 r  buffer27/inner/fifo/control/minus_trace_storeEn_INST_0_i_1/O
                         net (fo=48, routed)          0.293     7.992    buffer29/inner/fifo/control/outputValid_reg_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.043     8.035 r  buffer29/inner/fifo/control/transmitValue_i_2__11/O
                         net (fo=6, routed)           0.293     8.328    buffer6/inner/control/transmitValue_i_2__1
    SLICE_X34Y89         LUT6 (Prop_lut6_I2_O)        0.043     8.371 f  buffer6/inner/control/Head[0]_i_9__0/O
                         net (fo=5, routed)           0.483     8.854    speculator0/one_slot_break_r/inner/control/spec_save_commit1_outs_ready
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.043     8.897 f  speculator0/one_slot_break_r/inner/control/fullReg_i_15/O
                         net (fo=1, routed)           0.361     9.258    speculator0/one_slot_break_r/inner/control/fullReg_i_15_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I5_O)        0.043     9.301 f  speculator0/one_slot_break_r/inner/control/fullReg_i_7/O
                         net (fo=4, routed)           0.349     9.650    speculator0/one_slot_break_r/inner/control/fullReg_i_7_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I0_O)        0.043     9.693 r  speculator0/one_slot_break_r/inner/control/fullReg_i_9/O
                         net (fo=1, routed)           0.273     9.966    speculator0/one_slot_break_r/inner/control/fullReg_i_9_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.043    10.009 r  speculator0/one_slot_break_r/inner/control/fullReg_i_4/O
                         net (fo=6, routed)           0.333    10.342    speculator0/one_slot_break_r/inner/control/fork0/control/blockStopArray[1]
    SLICE_X36Y88         LUT6 (Prop_lut6_I4_O)        0.043    10.385 r  speculator0/one_slot_break_r/inner/control/dataReg[4]_i_1/O
                         net (fo=5, routed)           0.342    10.728    speculator0/one_slot_break_r/inner/regEnable
    SLICE_X36Y88         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3567, unset)         1.273    11.273    speculator0/one_slot_break_r/inner/clk
    SLICE_X36Y88         FDRE                                         r  speculator0/one_slot_break_r/inner/dataReg_reg[1]/C
                         clock pessimism              0.087    11.360    
                         clock uncertainty           -0.035    11.325    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.201    11.124    speculator0/one_slot_break_r/inner/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  0.396    




