
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.49

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[6]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.39    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/A (BUF_X1)
     1    5.89    0.01    0.03    0.23 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.23 v _089_/A (INV_X4)
    10   23.81    0.02    0.02    0.25 ^ _089_/ZN (INV_X4)
                                         _000_ (net)
                  0.02    0.00    0.25 ^ counter[6]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.20    0.20   library removal time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
     4    6.93    0.01    0.09    0.09 v counter[6]$_DFFE_PP0P_/Q (DFFR_X1)
                                         counter[6] (net)
                  0.01    0.00    0.09 v _125_/A1 (NAND2_X1)
     1    1.94    0.01    0.02    0.11 ^ _125_/ZN (NAND2_X1)
                                         _041_ (net)
                  0.01    0.00    0.11 ^ _129_/A (OAI21_X1)
     1    1.16    0.01    0.01    0.12 v _129_/ZN (OAI21_X1)
                                         _007_ (net)
                  0.01    0.00    0.12 v counter[6]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.39    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/A (BUF_X1)
     1    5.89    0.01    0.03    0.23 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.23 v _089_/A (INV_X4)
    10   23.81    0.02    0.02    0.25 ^ _089_/ZN (INV_X4)
                                         _000_ (net)
                  0.02    0.00    0.25 ^ counter[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.25   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: counter[7]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.26    0.00    0.00    0.20 ^ signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 ^ input2/A (BUF_X1)
     2    5.79    0.02    0.03    0.23 ^ input2/Z (BUF_X1)
                                         net2 (net)
                  0.02    0.00    0.23 ^ _091_/A (BUF_X4)
     7   17.56    0.01    0.03    0.26 ^ _091_/Z (BUF_X4)
                                         _013_ (net)
                  0.01    0.00    0.26 ^ _111_/A1 (NAND2_X1)
     1    3.28    0.01    0.02    0.28 v _111_/ZN (NAND2_X1)
                                         _030_ (net)
                  0.01    0.00    0.28 v _112_/B (AOI211_X2)
     3    5.58    0.04    0.07    0.35 ^ _112_/ZN (AOI211_X2)
                                         _031_ (net)
                  0.04    0.00    0.35 ^ _130_/A4 (NAND4_X1)
     1    2.55    0.02    0.04    0.39 v _130_/ZN (NAND4_X1)
                                         _045_ (net)
                  0.02    0.00    0.39 v _131_/B (XOR2_X1)
     1    1.72    0.01    0.06    0.45 v _131_/Z (XOR2_X1)
                                         _046_ (net)
                  0.01    0.00    0.45 v _132_/A2 (NOR2_X1)
     1    1.25    0.01    0.03    0.47 ^ _132_/ZN (NOR2_X1)
                                         _008_ (net)
                  0.01    0.00    0.47 ^ counter[7]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.47   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.39    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/A (BUF_X1)
     1    5.89    0.01    0.03    0.23 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.23 v _089_/A (INV_X4)
    10   23.81    0.02    0.02    0.25 ^ _089_/ZN (INV_X4)
                                         _000_ (net)
                  0.02    0.00    0.25 ^ counter[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.25   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.05    1.05   library recovery time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: counter[7]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.26    0.00    0.00    0.20 ^ signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 ^ input2/A (BUF_X1)
     2    5.79    0.02    0.03    0.23 ^ input2/Z (BUF_X1)
                                         net2 (net)
                  0.02    0.00    0.23 ^ _091_/A (BUF_X4)
     7   17.56    0.01    0.03    0.26 ^ _091_/Z (BUF_X4)
                                         _013_ (net)
                  0.01    0.00    0.26 ^ _111_/A1 (NAND2_X1)
     1    3.28    0.01    0.02    0.28 v _111_/ZN (NAND2_X1)
                                         _030_ (net)
                  0.01    0.00    0.28 v _112_/B (AOI211_X2)
     3    5.58    0.04    0.07    0.35 ^ _112_/ZN (AOI211_X2)
                                         _031_ (net)
                  0.04    0.00    0.35 ^ _130_/A4 (NAND4_X1)
     1    2.55    0.02    0.04    0.39 v _130_/ZN (NAND4_X1)
                                         _045_ (net)
                  0.02    0.00    0.39 v _131_/B (XOR2_X1)
     1    1.72    0.01    0.06    0.45 v _131_/Z (XOR2_X1)
                                         _046_ (net)
                  0.01    0.00    0.45 v _132_/A2 (NOR2_X1)
     1    1.25    0.01    0.03    0.47 ^ _132_/ZN (NOR2_X1)
                                         _008_ (net)
                  0.01    0.00    0.47 ^ counter[7]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.47   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_DFFE_PP0P_/CK (DFFR_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.15409111976623535

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7761

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
14.169440269470215

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8844

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[0]$_DFFE_PP0P_/CK (DFFR_X2)
   0.14    0.14 ^ counter[0]$_DFFE_PP0P_/Q (DFFR_X2)
   0.04    0.18 ^ _158_/CO (HA_X1)
   0.07    0.25 ^ _095_/ZN (AND3_X1)
   0.05    0.30 ^ _098_/ZN (AND2_X1)
   0.06    0.36 v _101_/Z (MUX2_X1)
   0.04    0.40 ^ _103_/ZN (AOI22_X1)
   0.01    0.41 v _104_/ZN (INV_X1)
   0.00    0.41 v counter[1]$_DFFE_PP0P_/D (DFFR_X1)
           0.41   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter[1]$_DFFE_PP0P_/CK (DFFR_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
   0.09    0.09 v counter[6]$_DFFE_PP0P_/Q (DFFR_X1)
   0.02    0.11 ^ _125_/ZN (NAND2_X1)
   0.01    0.12 v _129_/ZN (OAI21_X1)
   0.00    0.12 v counter[6]$_DFFE_PP0P_/D (DFFR_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4725

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.4932

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
104.380952

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.27e-05   3.73e-06   8.88e-07   7.73e-05  68.1%
Combinational          1.93e-05   1.47e-05   2.31e-06   3.63e-05  31.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.20e-05   1.84e-05   3.19e-06   1.14e-04 100.0%
                          81.0%      16.2%       2.8%
