// Seed: 819320086
module module_0 (
    output wand id_0,
    input  tri0 id_1
);
  assign id_0 = id_1 - 1'b0;
  supply1 id_3;
  logic [7:0] id_4;
  wire id_5;
  always if (id_4[1&1]);
  wire id_6;
  wor  id_7;
  assign id_7 = 1;
  uwire id_8;
  id_9 :
  assert property (@(posedge id_8) id_3) id_4[""] <= 1 - id_3 - 1;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri id_4
);
  wire id_6;
  wire id_7, id_8;
  module_0(
      id_2, id_0
  );
  wire id_9 = id_6;
  wire id_10;
endmodule
