{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Register File\n",
    "Magma has an experimental feature introducing a register file primitive.\n",
    "\n",
    "To use this, first install the magma branch:\n",
    "```shell\n",
    "git clone https://github.com/phanrahan/magma\n",
    "cd magma\n",
    "git checkout regfile-primitive\n",
    "pip install -e .\n",
    "```\n",
    "\n",
    "The `RegisterFile` primitive is a `Generator` that takes in arguments `height, data_width`.  This will create `height` registers each storing a `Bits[data_width]`.  \n",
    "\n",
    "To read from a register, you can use the `__getitem__` syntax, such as `reg_file[addr]` where `addr` is a magma value of type `Bits[clog2(height)]`.  This will add a read port to the generated register file.  \n",
    "\n",
    "Simililarly, to write to a register, you can use the `__setitem__` syntax, such as `reg_file[addr] = data` where `addr` is a magma value of type `Bits[clog2(height)]` and `data` is a magma value of type `Bits[data_width]`.  This will add a write port to the generated register file.  **NOTE** that this uses `=` (assignment) instead of `@=` which is normally used for wiring.\n",
    "\n",
    "The `RegisterFile` uses last connect (write) semantics.  If two statements write to the register file, and their dynamic address values match, the value written by the last executed statement will take priority.\n",
    "\n",
    "The `RegisterFile` forwards writes within the same cycle (combinational writes), so if a read statement reads from the same dynamic address as a write statement, the read value will equal the write value.\n",
    "\n",
    "Planned features (feedback welcome):\n",
    "* Support imatmul (@=) syntax to be consistent with `wire`\n",
    "* Optional write forwarding (writes have a one cycle delay)\n",
    "* Integration with sequential syntax\n",
    "* Convenient syntax for enable logic (when)\n",
    "* Generate verilog always blocks\n",
    "\n",
    "Here's a basic example and test"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import magma as m\n",
    "from magma.primitives.register_file import RegisterFile\n",
    "\n",
    "height = 4\n",
    "data_width = 4\n",
    "addr_width = m.bitutils.clog2(height)\n",
    "\n",
    "class Main(m.Circuit):\n",
    "    io = m.IO(\n",
    "        write_addr=m.In(m.Bits[addr_width]),\n",
    "        write_data=m.In(m.Bits[data_width]),\n",
    "        read_addr=m.In(m.Bits[addr_width]),\n",
    "        read_data=m.Out(m.Bits[data_width])\n",
    "    ) + m.ClockIO(has_async_reset=True)\n",
    "    \n",
    "    reg_file = RegisterFile(height, data_width)\n",
    "    reg_file[io.write_addr] = io.write_data\n",
    "    io.read_data @= reg_file[io.read_addr]\n",
    "\n",
    "m.compile(\"build/test_register_file_primitive_basic\", Main, inline=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import fault\n",
    "import tempfile\n",
    "tester = fault.Tester(Main, Main.CLK)\n",
    "tester.circuit.CLK = 0\n",
    "for i in range(4):\n",
    "    tester.circuit.write_addr = i\n",
    "    tester.circuit.write_data = i\n",
    "    tester.step(2)\n",
    "for i in range(4):\n",
    "    tester.circuit.read_addr = i\n",
    "    tester.eval()\n",
    "    tester.circuit.read_data.expect(i)\n",
    "    \n",
    "# Test combinational write\n",
    "tester.circuit.read_addr = 1\n",
    "tester.eval()\n",
    "tester.circuit.read_data.expect(1)\n",
    "tester.circuit.write_addr = 1\n",
    "tester.circuit.write_data = 2\n",
    "tester.eval()\n",
    "tester.circuit.read_data.expect(2)\n",
    "\n",
    "\n",
    "with tempfile.TemporaryDirectory() as dir_:\n",
    "    tester.compile_and_run(\"verilator\", directory=dir_, flags=['-Wno-unused'])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Here's an example and test that demonstrates the \"last connect/write\" semantics"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import magma as m\n",
    "from magma.primitives.register_file import RegisterFile\n",
    "\n",
    "height = 4\n",
    "data_width = 4\n",
    "addr_width = m.bitutils.clog2(height)\n",
    "\n",
    "class Main2(m.Circuit):\n",
    "    io = m.IO(\n",
    "        write_addr0=m.In(m.Bits[addr_width]),\n",
    "        write_data0=m.In(m.Bits[data_width]),\n",
    "        write_addr1=m.In(m.Bits[addr_width]),\n",
    "        write_data1=m.In(m.Bits[data_width]),\n",
    "        read_addr0=m.In(m.Bits[addr_width]),\n",
    "        read_data0=m.Out(m.Bits[data_width]),\n",
    "        read_addr1=m.In(m.Bits[addr_width]),\n",
    "        read_data1=m.Out(m.Bits[data_width])\n",
    "    ) + m.ClockIO(has_async_reset=True)\n",
    "    reg_file = RegisterFile(height, data_width)\n",
    "    reg_file[io.write_addr0] = io.write_data0\n",
    "    io.read_data0 @= reg_file[io.read_addr0]\n",
    "    reg_file[io.write_addr1] = io.write_data1\n",
    "    io.read_data1 @= reg_file[io.read_addr1]\n",
    "\n",
    "m.compile(\"build/test_register_file_primitive_two\", Main2, inline=True)\n",
    "\n",
    "import fault\n",
    "import tempfile\n",
    "tester = fault.Tester(Main2, Main2.CLK)\n",
    "tester.circuit.CLK = 0\n",
    "for i in range(4):\n",
    "    tester.circuit.write_addr0 = i\n",
    "    tester.circuit.write_data0 = 3 - i\n",
    "    tester.circuit.write_addr1 = 3 - i\n",
    "    tester.circuit.write_data1 = i\n",
    "    tester.step(2)\n",
    "for i in range(4):\n",
    "    tester.circuit.read_addr0 = i\n",
    "    tester.circuit.read_addr1 = 3 - i\n",
    "    tester.eval()\n",
    "    tester.circuit.read_data0.expect(3 - i)\n",
    "    tester.circuit.read_data1.expect(i)\n",
    "\n",
    "# Test priority\n",
    "tester.circuit.write_addr0 = 3\n",
    "tester.circuit.write_data0 = 3\n",
    "tester.circuit.write_addr1 = 3\n",
    "tester.circuit.write_data1 = 4\n",
    "tester.step(2)\n",
    "tester.circuit.read_addr0 = 3\n",
    "tester.eval()\n",
    "tester.circuit.read_data0.expect(4)\n",
    "with tempfile.TemporaryDirectory() as dir_:\n",
    "    tester.compile_and_run(\"verilator\", directory=dir_, flags=['-Wno-unused'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
