#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 29 19:28:10 2025
# Process ID: 2114820
# Current directory: /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1
# Command line: vivado -log lab2_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_top.tcl
# Log file: /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1/lab2_top.vds
# Journal file: /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab2_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/daheek/Desktop/lab2_ee108/lab2/hdmi_tx_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top lab2_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2115159 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1989.727 ; gain = 200.652 ; free physical = 113889 ; free virtual = 190701
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_top' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/lab2_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1/.Xil/Vivado-2114820-iron-07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1/.Xil/Vivado-2114820-iron-07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'float_add' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/float_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'big_number_first' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/big_number_first.v:1]
INFO: [Synth 8-6155] done synthesizing module 'big_number_first' (2#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/big_number_first.v:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/shifter.v:1]
INFO: [Synth 8-226] default block is never used [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/shifter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (3#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/shifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'float_add' (5#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/float_add.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (6#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
INFO: [Synth 8-6157] synthesizing module 'dffre' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:34]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffre' (7#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:34]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
	Parameter WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (7#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1/.Xil/Vivado-2114820-iron-07/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (8#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1/.Xil/Vivado-2114820-iron-07/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vga_controller_800x480_60' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/vga_controller_800x480_60.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_800x480_60' (9#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/vga_controller_800x480_60.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (9#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
INFO: [Synth 8-6157] synthesizing module 'fpa_vga_driver' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/fpa_vga_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'tcgrom' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/tcgrom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tcgrom' (10#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/tcgrom.v:4]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (10#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fpa_vga_driver' (11#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/fpa_vga_driver.v:22]
WARNING: [Synth 8-689] width (11) of port connection 'YPos' does not match port width (10) of module 'fpa_vga_driver' [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/lab2_top.v:191]
INFO: [Synth 8-6155] done synthesizing module 'lab2_top' (12#1) [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/lab2_top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2053.477 ; gain = 264.402 ; free physical = 113863 ; free virtual = 190676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2053.477 ; gain = 264.402 ; free physical = 113871 ; free virtual = 190684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2053.477 ; gain = 264.402 ; free physical = 113871 ; free virtual = 190684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.477 ; gain = 0.000 ; free physical = 113871 ; free virtual = 190683
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'U3'
Parsing XDC File [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Parsing XDC File [/home/users/daheek/Desktop/lab2_ee108/lab2/src/lab2.xdc]
Finished Parsing XDC File [/home/users/daheek/Desktop/lab2_ee108/lab2/src/lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/daheek/Desktop/lab2_ee108/lab2/src/lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.227 ; gain = 0.000 ; free physical = 113841 ; free virtual = 190654
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2221.227 ; gain = 0.000 ; free physical = 113841 ; free virtual = 190654
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113900 ; free virtual = 190713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113900 ; free virtual = 190713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/users/daheek/Desktop/lab2_ee108/lab2/lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for U3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113901 ; free virtual = 190713
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "char_selection" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113901 ; free virtual = 190714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab2_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
Module big_number_first 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module float_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dffre 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module vga_controller_800x480_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module dff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fpa_vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'y_dff/q_reg' and it is trimmed from '11' to '10' bits. [/home/users/daheek/Desktop/lab2_ee108/lab2/src/design/ff_lib.v:10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113895 ; free virtual = 190711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|tcgrom      | data                   | 512x8         | LUT            | 
|lab2_top    | fpa_vga/tcgrom/data    | 512x8         | Block RAM      | 
|lab2_top    | fpa_vga/char_selection | 32x6          | LUT            | 
+------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113805 ; free virtual = 190621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113789 ; free virtual = 190606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113789 ; free virtual = 190605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113790 ; free virtual = 190606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113790 ; free virtual = 190606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113790 ; free virtual = 190606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113790 ; free virtual = 190606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113790 ; free virtual = 190606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113790 ; free virtual = 190606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |hdmi_tx_0  |     1|
|3     |CARRY4     |    10|
|4     |LUT1       |     3|
|5     |LUT2       |    20|
|6     |LUT3       |    25|
|7     |LUT4       |    37|
|8     |LUT5       |    35|
|9     |LUT6       |    76|
|10    |MUXF7      |     3|
|11    |RAMB18E1_2 |     1|
|12    |FDRE       |   102|
|13    |FDSE       |    12|
|14    |IBUF       |    11|
|15    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |   351|
|2     |  ain_reg            |dffre                     |    18|
|3     |  bin_reg            |dffre_0                   |    72|
|4     |  fpa                |float_add                 |     1|
|5     |    big_1            |big_number_first          |     1|
|6     |  fpa_vga            |fpa_vga_driver            |    14|
|7     |    char_color_2_reg |dff__parameterized2_2     |     6|
|8     |    char_color_reg   |dff__parameterized2_3     |     6|
|9     |  led_div            |dff__parameterized0       |    35|
|10    |  result_reg         |dff                       |    13|
|11    |  rgb_dff            |dff__parameterized2       |     6|
|12    |  vga_control        |vga_controller_800x480_60 |    65|
|13    |  x_dff              |dff__parameterized1       |    58|
|14    |  y_dff              |dff__parameterized1_1     |    41|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113790 ; free virtual = 190606
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2221.227 ; gain = 264.402 ; free physical = 113801 ; free virtual = 190618
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2221.227 ; gain = 432.152 ; free physical = 113802 ; free virtual = 190619
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.227 ; gain = 0.000 ; free physical = 113873 ; free virtual = 190690
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.227 ; gain = 0.000 ; free physical = 113820 ; free virtual = 190636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 2221.227 ; gain = 686.871 ; free physical = 113949 ; free virtual = 190765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.227 ; gain = 0.000 ; free physical = 113949 ; free virtual = 190765
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/daheek/Desktop/lab2_ee108/lab2/lab2.runs/synth_1/lab2_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_top_utilization_synth.rpt -pb lab2_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 19:29:34 2025...
