[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15276       tick       2474791       1107412       1060482       2474791 
      2  15276       tick       4541818       2169604       2154086       4541818 
      3  15276       tick       4543122       2170681       2155131       4543122 
      4  15276       tick       4544630       2172003       2157150       4544630 
      5  15276       tick       4543784       2169689       2148751       4543784 
      6  15276       tick       4371391       2087920       2071567       4371391 
      7  15276       tick       4713164       2252331       2231170       4713164 
      8  15276       tick       4544960       2169904       2152408       4544960 
      9  15276       tick       4546186       2170666       2149777       4546186 
     10  15276       tick       4543783       2170466       2154864       4543783 
     11  15276       tick       4541114       2167722       2150080       4541114 
     12  15276       tick       4542975       2169561       2154198       4542975 
     13  15276       tick       4542259       2169058       2150403       4542259 
     14  15276       tick       4544265       2171662       2150709       4544265 
     15  15276       tick       4543967       2171976       2155844       4543967 
     16  15276       tick       4540026       2167901       2150435       4540026 
     17  15276       tick       4541762       2170349       2148681       4541762 
     18  15276       tick       4546941       2173104       2155349       4546941 
     19  15276       tick       4540893       2169298       2153077       4540893 
     20  15276       exit       3210704       1533320       1518839       3210704 
