%TF.GenerationSoftware,KiCad,Pcbnew,9.0.4*%
%TF.CreationDate,2025-11-27T13:39:18+01:00*%
%TF.ProjectId,iCEBrainstorm,69434542-7261-4696-9e73-746f726d2e6b,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.4) date 2025-11-27 13:39:18*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMFreePoly0*
4,1,23,0.500000,-0.750000,0.000000,-0.750000,0.000000,-0.745722,-0.065263,-0.745722,-0.191342,-0.711940,-0.304381,-0.646677,-0.396677,-0.554381,-0.461940,-0.441342,-0.495722,-0.315263,-0.495722,-0.250000,-0.500000,-0.250000,-0.500000,0.250000,-0.495722,0.250000,-0.495722,0.315263,-0.461940,0.441342,-0.396677,0.554381,-0.304381,0.646677,-0.191342,0.711940,-0.065263,0.745722,0.000000,0.745722,
0.000000,0.750000,0.500000,0.750000,0.500000,-0.750000,0.500000,-0.750000,$1*%
%AMFreePoly1*
4,1,23,0.000000,0.745722,0.065263,0.745722,0.191342,0.711940,0.304381,0.646677,0.396677,0.554381,0.461940,0.441342,0.495722,0.315263,0.495722,0.250000,0.500000,0.250000,0.500000,-0.250000,0.495722,-0.250000,0.495722,-0.315263,0.461940,-0.441342,0.396677,-0.554381,0.304381,-0.646677,0.191342,-0.711940,0.065263,-0.745722,0.000000,-0.745722,0.000000,-0.750000,-0.500000,-0.750000,
-0.500000,0.750000,0.000000,0.750000,0.000000,0.745722,0.000000,0.745722,$1*%
G04 Aperture macros list end*
%TA.AperFunction,EtchedComponent*%
%ADD10C,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.242500X0.457500X-0.242500X0.457500X0.242500X-0.457500X0.242500X-0.457500X-0.242500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.250000X-0.250000X-0.475000X0.250000X-0.475000X0.250000X0.475000X-0.250000X0.475000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15O,2.250000X0.630000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.250000X1.000000X0.300000X-1.000000X0.300000X-1.000000X-0.300000X1.000000X-0.300000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.250000X0.920000X1.550000X-0.920000X1.550000X-0.920000X-1.550000X0.920000X-1.550000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.250000X-0.475000X0.250000X-0.475000X-0.250000X0.475000X-0.250000X0.475000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22C,5.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.242500X0.242500X0.457500X-0.242500X0.457500X-0.242500X-0.457500X0.242500X-0.457500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25FreePoly0,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26FreePoly1,0.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD27R,1.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD28C,1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.250000X0.475000X-0.250000X0.475000X0.250000X-0.475000X0.250000X-0.475000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30RoundRect,0.250000X-0.600000X-0.250000X0.600000X-0.250000X0.600000X0.250000X-0.600000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31RoundRect,0.250000X0.250000X0.475000X-0.250000X0.475000X-0.250000X-0.475000X0.250000X-0.475000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD33RoundRect,0.250000X-0.550000X-0.550000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD34C,1.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36RoundRect,0.250000X-1.000000X-0.300000X1.000000X-0.300000X1.000000X0.300000X-1.000000X0.300000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37RoundRect,0.250000X-0.920000X-1.550000X0.920000X-1.550000X0.920000X1.550000X-0.920000X1.550000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.062500X0.375000X0.062500X-0.375000X0.062500X-0.375000X-0.062500X0.375000X-0.062500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RoundRect,0.062500X0.062500X0.375000X-0.062500X0.375000X-0.062500X-0.375000X0.062500X-0.375000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD40R,5.600000X5.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41RoundRect,0.250000X-0.350000X0.450000X-0.350000X-0.450000X0.350000X-0.450000X0.350000X0.450000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD42RoundRect,0.150000X0.150000X-0.590000X0.150000X0.590000X-0.150000X0.590000X-0.150000X-0.590000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD43R,0.300000X1.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD44R,0.500000X1.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD45O,1.300000X2.300000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD46O,1.300000X2.100000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD47RoundRect,0.500000X2.000000X1.000000X-2.000000X1.000000X-2.000000X-1.000000X2.000000X-1.000000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD48FreePoly0,90.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD49FreePoly1,90.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD50RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD51FreePoly0,270.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD52FreePoly1,270.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD53RoundRect,0.075000X-0.700000X-0.075000X0.700000X-0.075000X0.700000X0.075000X-0.700000X0.075000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD54RoundRect,0.075000X-0.075000X-0.700000X0.075000X-0.700000X0.075000X0.700000X-0.075000X0.700000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD55RoundRect,0.250000X0.600000X0.250000X-0.600000X0.250000X-0.600000X-0.250000X0.600000X-0.250000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD56RoundRect,0.250000X0.550000X0.550000X-0.550000X0.550000X-0.550000X-0.550000X0.550000X-0.550000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD57RoundRect,0.220000X-0.380000X0.220000X-0.380000X-0.220000X0.380000X-0.220000X0.380000X0.220000X0*%
%TD*%
G04 APERTURE END LIST*
D10*
%TA.AperFunction,EtchedComponent*%
%TO.C,JP1*%
G36*
X130780000Y-143900000D02*
G01*
X130280000Y-143900000D01*
X130280000Y-143300000D01*
X130780000Y-143300000D01*
X130780000Y-143900000D01*
G37*
%TD.AperFunction*%
%TA.AperFunction,EtchedComponent*%
%TO.C,JP2*%
G36*
X122800000Y-147150000D02*
G01*
X122200000Y-147150000D01*
X122200000Y-146650000D01*
X122800000Y-146650000D01*
X122800000Y-147150000D01*
G37*
%TD.AperFunction*%
%TA.AperFunction,EtchedComponent*%
%TO.C,JP5*%
G36*
X114300000Y-147150000D02*
G01*
X113700000Y-147150000D01*
X113700000Y-146650000D01*
X114300000Y-146650000D01*
X114300000Y-147150000D01*
G37*
%TD.AperFunction*%
%TA.AperFunction,EtchedComponent*%
%TO.C,JP3*%
G36*
X120050000Y-147150000D02*
G01*
X119450000Y-147150000D01*
X119450000Y-146650000D01*
X120050000Y-146650000D01*
X120050000Y-147150000D01*
G37*
%TD.AperFunction*%
%TA.AperFunction,EtchedComponent*%
%TO.C,JP4*%
G36*
X117200000Y-147150000D02*
G01*
X116600000Y-147150000D01*
X116600000Y-146650000D01*
X117200000Y-146650000D01*
X117200000Y-147150000D01*
G37*
%TD.AperFunction*%
%TD*%
D11*
%TO.P,D4,1*%
%TO.N,Net-(D4-Pad1)*%
X96250000Y-78000000D03*
%TO.P,D4,2*%
%TO.N,VBUS*%
X96250000Y-76120000D03*
%TD*%
D12*
%TO.P,R24,1*%
%TO.N,/IN_GND*%
X167320000Y-112500000D03*
%TO.P,R24,2*%
%TO.N,/IN0*%
X165680000Y-112500000D03*
%TD*%
D13*
%TO.P,C26,1*%
%TO.N,+3V3*%
X121900000Y-163650000D03*
%TO.P,C26,2*%
%TO.N,GND*%
X123800000Y-163650000D03*
%TD*%
D14*
%TO.P,R13,1*%
%TO.N,Net-(R13-Pad1)*%
X35400000Y-90400000D03*
%TO.P,R13,2*%
%TO.N,GND*%
X37040000Y-90400000D03*
%TD*%
%TO.P,R22,1*%
%TO.N,+3V3*%
X21260000Y-90900000D03*
%TO.P,R22,2*%
%TO.N,/FPGA_BOOT*%
X22900000Y-90900000D03*
%TD*%
D12*
%TO.P,R31,1*%
%TO.N,/IN_GND*%
X166820000Y-95000000D03*
%TO.P,R31,2*%
%TO.N,/IN7*%
X165180000Y-95000000D03*
%TD*%
D15*
%TO.P,U5,1,CS#*%
%TO.N,/FPGA_SPI_CS*%
X105780000Y-100160000D03*
%TO.P,U5,2,DO*%
%TO.N,/FPGA_SPI_SI*%
X105780000Y-98890000D03*
%TO.P,U5,3,IO2*%
%TO.N,Net-(U5-IO2)*%
X105780000Y-97610000D03*
%TO.P,U5,4,GND*%
%TO.N,GND*%
X105780000Y-96340000D03*
%TO.P,U5,5,DI*%
%TO.N,/FPGA_SPI_SO*%
X98720000Y-96340000D03*
%TO.P,U5,6,CLK*%
%TO.N,/FPGA_SPI_SCK*%
X98720000Y-97610000D03*
%TO.P,U5,7,IO3*%
%TO.N,Net-(U5-IO3)*%
X98720000Y-98890000D03*
%TO.P,U5,8,VCC*%
%TO.N,+3V3*%
X98720000Y-100160000D03*
%TD*%
D16*
%TO.P,C11,1*%
%TO.N,/NRST*%
X42250000Y-137720000D03*
%TO.P,C11,2*%
%TO.N,GND*%
X42250000Y-139280000D03*
%TD*%
D12*
%TO.P,R30,1*%
%TO.N,/IN_GND*%
X166500000Y-97500000D03*
%TO.P,R30,2*%
%TO.N,/IN6*%
X164860000Y-97500000D03*
%TD*%
D17*
%TO.P,U2,1,GND*%
%TO.N,GND*%
X149030000Y-78200000D03*
%TO.P,U2,2,VOUT*%
%TO.N,+1V2*%
X149030000Y-80500000D03*
%TO.P,U2,3,VIN*%
%TO.N,VBUS*%
X149030000Y-82800000D03*
D18*
%TO.P,U2,4,VOUT*%
%TO.N,+1V2*%
X155000000Y-81500000D03*
X155000000Y-80500000D03*
D19*
X155000000Y-80500000D03*
D18*
X155000000Y-79500000D03*
%TD*%
D20*
%TO.P,C8,1*%
%TO.N,GND*%
X146000000Y-77600000D03*
%TO.P,C8,2*%
%TO.N,+1V2*%
X146000000Y-79500000D03*
%TD*%
D21*
%TO.P,C31,1*%
%TO.N,/BTN2*%
X204020000Y-152900000D03*
%TO.P,C31,2*%
%TO.N,GND*%
X205580000Y-152900000D03*
%TD*%
D22*
%TO.P,H2,1,1*%
%TO.N,unconnected-(H2-Pad1)*%
X130000000Y-130000000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,/BOOT0*%
X23470000Y-85150000D03*
%TO.P,R1,2*%
%TO.N,GND*%
X21830000Y-85150000D03*
%TD*%
D14*
%TO.P,R12,1*%
%TO.N,+3V3*%
X130110000Y-160250000D03*
%TO.P,R12,2*%
%TO.N,/FPGA_NRST*%
X131750000Y-160250000D03*
%TD*%
D23*
%TO.P,C23,1*%
%TO.N,+3V3*%
X111710000Y-160150000D03*
%TO.P,C23,2*%
%TO.N,GND*%
X110150000Y-160150000D03*
%TD*%
D24*
%TO.P,D1,1*%
%TO.N,Net-(D1-Pad1)*%
X192940000Y-117685000D03*
%TO.P,D1,2*%
%TO.N,/OUT0*%
X191060000Y-117685000D03*
%TD*%
D25*
%TO.P,JP1,1,A*%
%TO.N,+3V3*%
X129880000Y-143600000D03*
D26*
%TO.P,JP1,2,B*%
%TO.N,+2V5*%
X131180000Y-143600000D03*
%TD*%
D27*
%TO.P,J11,1,Pin_1*%
%TO.N,/IN0*%
X171500000Y-106520000D03*
D28*
%TO.P,J11,2,Pin_2*%
%TO.N,/IN1*%
X171500000Y-105250000D03*
%TO.P,J11,3,Pin_3*%
%TO.N,/IN2*%
X171500000Y-103980000D03*
%TO.P,J11,4,Pin_4*%
%TO.N,/IN3*%
X171500000Y-102710000D03*
%TO.P,J11,5,Pin_5*%
%TO.N,/IN4*%
X171500000Y-101440000D03*
%TO.P,J11,6,Pin_6*%
%TO.N,/IN5*%
X171500000Y-100170000D03*
%TO.P,J11,7,Pin_7*%
%TO.N,/IN6*%
X171500000Y-98900000D03*
%TO.P,J11,8,Pin_8*%
%TO.N,/IN7*%
X171500000Y-97630000D03*
%TD*%
D14*
%TO.P,R32,1*%
%TO.N,Net-(D1-Pad1)*%
X195030000Y-117845000D03*
%TO.P,R32,2*%
%TO.N,/LED_GND*%
X196670000Y-117845000D03*
%TD*%
D12*
%TO.P,R63,1*%
%TO.N,+3V3*%
X206370000Y-159850000D03*
%TO.P,R63,2*%
%TO.N,Net-(S6-B)*%
X204730000Y-159850000D03*
%TD*%
%TO.P,R59,1*%
%TO.N,+3V3*%
X191820000Y-151250000D03*
%TO.P,R59,2*%
%TO.N,Net-(S4-B)*%
X190180000Y-151250000D03*
%TD*%
D29*
%TO.P,C4,1*%
%TO.N,GND*%
X64250000Y-77950000D03*
%TO.P,C4,2*%
%TO.N,VBUS*%
X64250000Y-76050000D03*
%TD*%
D30*
%TO.P,S6,1,A*%
%TO.N,unconnected-(S6-A-Pad1)*%
X196250000Y-159750000D03*
%TO.P,S6,2,B*%
%TO.N,Net-(S6-B)*%
X202850000Y-159750000D03*
%TO.P,S6,3,C*%
%TO.N,unconnected-(S6-C-Pad3)*%
X196250000Y-163450000D03*
%TO.P,S6,4,D*%
%TO.N,/BTN3*%
X202850000Y-163450000D03*
%TD*%
D21*
%TO.P,C27,1*%
%TO.N,+3V3*%
X121870000Y-161650000D03*
%TO.P,C27,2*%
%TO.N,GND*%
X123430000Y-161650000D03*
%TD*%
D31*
%TO.P,C22,1*%
%TO.N,+3V3*%
X111850000Y-162400000D03*
%TO.P,C22,2*%
%TO.N,GND*%
X109950000Y-162400000D03*
%TD*%
D24*
%TO.P,D11,1*%
%TO.N,Net-(D11-Pad1)*%
X192940000Y-99265000D03*
%TO.P,D11,2*%
%TO.N,/OUT6*%
X191060000Y-99265000D03*
%TD*%
D22*
%TO.P,H1,1,1*%
%TO.N,unconnected-(H1-Pad1)*%
X70000000Y-130000000D03*
%TD*%
D16*
%TO.P,C1,1*%
%TO.N,+2V5*%
X124500000Y-92970000D03*
%TO.P,C1,2*%
%TO.N,GND*%
X124500000Y-94530000D03*
%TD*%
D11*
%TO.P,D3,1*%
%TO.N,Net-(D3-Pad1)*%
X98850000Y-77880000D03*
%TO.P,D3,2*%
%TO.N,+3V3*%
X98850000Y-76000000D03*
%TD*%
D32*
%TO.P,R18,1*%
%TO.N,/FPGA_USB_D-*%
X111000000Y-81180000D03*
%TO.P,R18,2*%
%TO.N,/FUD-*%
X111000000Y-82820000D03*
%TD*%
D20*
%TO.P,C5,1*%
%TO.N,GND*%
X146000000Y-81600000D03*
%TO.P,C5,2*%
%TO.N,VBUS*%
X146000000Y-83500000D03*
%TD*%
D12*
%TO.P,R15,1*%
%TO.N,Net-(J3-CC2)*%
X107320000Y-79500000D03*
%TO.P,R15,2*%
%TO.N,GND*%
X105680000Y-79500000D03*
%TD*%
D27*
%TO.P,J8,1,Pin_1*%
%TO.N,/RGB0*%
X111980000Y-176500000D03*
D28*
%TO.P,J8,2,Pin_2*%
%TO.N,/RGB1*%
X113250000Y-176500000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/RGB2*%
X114520000Y-176500000D03*
%TD*%
D32*
%TO.P,R10,1*%
%TO.N,Net-(D3-Pad1)*%
X98850000Y-80425000D03*
%TO.P,R10,2*%
%TO.N,GND*%
X98850000Y-82065000D03*
%TD*%
D24*
%TO.P,D12,1*%
%TO.N,Net-(D12-Pad1)*%
X192940000Y-96195000D03*
%TO.P,D12,2*%
%TO.N,/OUT7*%
X191060000Y-96195000D03*
%TD*%
D23*
%TO.P,C19,1*%
%TO.N,+3V3*%
X81780000Y-162940000D03*
%TO.P,C19,2*%
%TO.N,GND*%
X80220000Y-162940000D03*
%TD*%
D14*
%TO.P,R3,1*%
%TO.N,Net-(J1-CC1)*%
X92680000Y-79500000D03*
%TO.P,R3,2*%
%TO.N,GND*%
X94320000Y-79500000D03*
%TD*%
D23*
%TO.P,C29,1*%
%TO.N,/BTN1*%
X191800000Y-161100000D03*
%TO.P,C29,2*%
%TO.N,GND*%
X190240000Y-161100000D03*
%TD*%
D33*
%TO.P,SW1,1*%
%TO.N,/BOOT0*%
X25500000Y-85300000D03*
D34*
%TO.P,SW1,2*%
%TO.N,/BOOT1*%
X25500000Y-87840000D03*
%TO.P,SW1,3*%
%TO.N,/FPGA_BOOT*%
X25500000Y-90380000D03*
%TO.P,SW1,4*%
%TO.N,/FPGA_SPI_CS*%
X25500000Y-92920000D03*
%TO.P,SW1,5*%
%TO.N,unconnected-(SW1-Pad5)*%
X25500000Y-95460000D03*
%TO.P,SW1,6*%
%TO.N,unconnected-(SW1-Pad6)*%
X25500000Y-98000000D03*
%TO.P,SW1,7*%
%TO.N,/IN_GND*%
X25500000Y-100540000D03*
%TO.P,SW1,8*%
%TO.N,/LED_GND*%
X25500000Y-103080000D03*
%TO.P,SW1,9*%
%TO.N,GND*%
X33120000Y-103080000D03*
%TO.P,SW1,10*%
X33120000Y-100540000D03*
%TO.P,SW1,11*%
%TO.N,unconnected-(SW1-Pad11)*%
X33120000Y-98000000D03*
%TO.P,SW1,12*%
%TO.N,unconnected-(SW1-Pad12)*%
X33120000Y-95460000D03*
%TO.P,SW1,13*%
%TO.N,Net-(R23-Pad1)*%
X33120000Y-92920000D03*
%TO.P,SW1,14*%
%TO.N,Net-(R13-Pad1)*%
X33120000Y-90380000D03*
%TO.P,SW1,15*%
%TO.N,Net-(R7-Pad1)*%
X33120000Y-87840000D03*
%TO.P,SW1,16*%
%TO.N,Net-(R6-Pad1)*%
X33120000Y-85300000D03*
%TD*%
D32*
%TO.P,R11,1*%
%TO.N,Net-(D4-Pad1)*%
X96250000Y-79485000D03*
%TO.P,R11,2*%
%TO.N,GND*%
X96250000Y-81125000D03*
%TD*%
D24*
%TO.P,D9,1*%
%TO.N,Net-(D9-Pad1)*%
X192940000Y-105405000D03*
%TO.P,D9,2*%
%TO.N,/OUT4*%
X191060000Y-105405000D03*
%TD*%
D35*
%TO.P,R19,1*%
%TO.N,+3V3*%
X108000000Y-100250000D03*
%TO.P,R19,2*%
%TO.N,Net-(U5-IO2)*%
X108000000Y-98610000D03*
%TD*%
D24*
%TO.P,D7,1*%
%TO.N,Net-(D7-Pad1)*%
X192940000Y-111545000D03*
%TO.P,D7,2*%
%TO.N,/OUT2*%
X191060000Y-111545000D03*
%TD*%
D21*
%TO.P,C32,1*%
%TO.N,/BTN3*%
X204770000Y-161600000D03*
%TO.P,C32,2*%
%TO.N,GND*%
X206330000Y-161600000D03*
%TD*%
D11*
%TO.P,D5,1*%
%TO.N,GND*%
X103750000Y-77940000D03*
%TO.P,D5,2*%
%TO.N,Net-(U4B-CDONE)*%
X103750000Y-76060000D03*
%TD*%
D14*
%TO.P,R36,1*%
%TO.N,Net-(D9-Pad1)*%
X194850000Y-105345000D03*
%TO.P,R36,2*%
%TO.N,/LED_GND*%
X196490000Y-105345000D03*
%TD*%
D22*
%TO.P,H4,1,1*%
%TO.N,unconnected-(H4-Pad1)*%
X130000000Y-70000000D03*
%TD*%
D30*
%TO.P,S4,1,A*%
%TO.N,unconnected-(S4-A-Pad1)*%
X181400000Y-151250000D03*
%TO.P,S4,2,B*%
%TO.N,Net-(S4-B)*%
X188000000Y-151250000D03*
%TO.P,S4,3,C*%
%TO.N,unconnected-(S4-C-Pad3)*%
X181400000Y-154950000D03*
%TO.P,S4,4,D*%
%TO.N,/BTN0*%
X188000000Y-154950000D03*
%TD*%
D21*
%TO.P,C28,1*%
%TO.N,+3V3*%
X98720000Y-102000000D03*
%TO.P,C28,2*%
%TO.N,GND*%
X100280000Y-102000000D03*
%TD*%
D23*
%TO.P,C15,1*%
%TO.N,+3V3*%
X98560000Y-162000000D03*
%TO.P,C15,2*%
%TO.N,GND*%
X97000000Y-162000000D03*
%TD*%
D36*
%TO.P,U1,1,GND*%
%TO.N,GND*%
X61220000Y-81300000D03*
%TO.P,U1,2,VOUT*%
%TO.N,+3V3*%
X61220000Y-79000000D03*
%TO.P,U1,3,VIN*%
%TO.N,VBUS*%
X61220000Y-76700000D03*
D18*
%TO.P,U1,4,VOUT*%
%TO.N,+3V3*%
X55250000Y-78000000D03*
X55250000Y-79000000D03*
D37*
X55250000Y-79000000D03*
D18*
X55250000Y-80000000D03*
%TD*%
D23*
%TO.P,C12,1*%
%TO.N,+3V3*%
X90780000Y-162000000D03*
%TO.P,C12,2*%
%TO.N,GND*%
X89220000Y-162000000D03*
%TD*%
D12*
%TO.P,R57,1*%
%TO.N,+3V3*%
X191620000Y-159100000D03*
%TO.P,R57,2*%
%TO.N,Net-(S3-B)*%
X189980000Y-159100000D03*
%TD*%
D14*
%TO.P,R38,1*%
%TO.N,Net-(D11-Pad1)*%
X194850000Y-99345000D03*
%TO.P,R38,2*%
%TO.N,/LED_GND*%
X196490000Y-99345000D03*
%TD*%
D12*
%TO.P,R62,1*%
%TO.N,GND*%
X206370000Y-163350000D03*
%TO.P,R62,2*%
%TO.N,/BTN3*%
X204730000Y-163350000D03*
%TD*%
D30*
%TO.P,S2,1,A*%
%TO.N,unconnected-(S2-A-Pad1)*%
X32950000Y-136400000D03*
%TO.P,S2,2,B*%
%TO.N,/NRST*%
X39550000Y-136400000D03*
%TO.P,S2,3,C*%
%TO.N,unconnected-(S2-C-Pad3)*%
X32950000Y-140100000D03*
%TO.P,S2,4,D*%
%TO.N,GND*%
X39550000Y-140100000D03*
%TD*%
D23*
%TO.P,C20,1*%
%TO.N,+3.3VA*%
X82000000Y-158000000D03*
%TO.P,C20,2*%
%TO.N,GND*%
X80440000Y-158000000D03*
%TD*%
D35*
%TO.P,R21,1*%
%TO.N,+3V3*%
X103600000Y-82080000D03*
%TO.P,R21,2*%
%TO.N,Net-(U4B-CDONE)*%
X103600000Y-80440000D03*
%TD*%
D14*
%TO.P,R34,1*%
%TO.N,Net-(D7-Pad1)*%
X194850000Y-111845000D03*
%TO.P,R34,2*%
%TO.N,/LED_GND*%
X196490000Y-111845000D03*
%TD*%
D30*
%TO.P,S3,1,A*%
%TO.N,unconnected-(S3-A-Pad1)*%
X181200000Y-159150000D03*
%TO.P,S3,2,B*%
%TO.N,Net-(S3-B)*%
X187800000Y-159150000D03*
%TO.P,S3,3,C*%
%TO.N,unconnected-(S3-C-Pad3)*%
X181200000Y-162850000D03*
%TO.P,S3,4,D*%
%TO.N,/BTN1*%
X187800000Y-162850000D03*
%TD*%
D14*
%TO.P,R35,1*%
%TO.N,Net-(D8-Pad1)*%
X194850000Y-108345000D03*
%TO.P,R35,2*%
%TO.N,/LED_GND*%
X196490000Y-108345000D03*
%TD*%
%TO.P,R37,1*%
%TO.N,Net-(D10-Pad1)*%
X195030000Y-102345000D03*
%TO.P,R37,2*%
%TO.N,/LED_GND*%
X196670000Y-102345000D03*
%TD*%
D22*
%TO.P,H3,1,1*%
%TO.N,unconnected-(H3-Pad1)*%
X70000000Y-70000000D03*
%TD*%
D38*
%TO.P,U4,1,VCCIO_2*%
%TO.N,+3V3*%
X120337500Y-161650000D03*
%TO.P,U4,2,IOB_6a*%
%TO.N,/OUT1*%
X120337500Y-161150000D03*
%TO.P,U4,3,IOB_9b*%
%TO.N,/OUT0*%
X120337500Y-160650000D03*
%TO.P,U4,4,IOB_8a*%
%TO.N,/IN7*%
X120337500Y-160150000D03*
%TO.P,U4,5,VCC*%
%TO.N,+1V2*%
X120337500Y-159650000D03*
%TO.P,U4,6,IOB_13b*%
%TO.N,/IN6*%
X120337500Y-159150000D03*
%TO.P,U4,7,CDONE*%
%TO.N,Net-(U4B-CDONE)*%
X120337500Y-158650000D03*
%TO.P,U4,8,~{CRESET}*%
%TO.N,/FPGA_NRST*%
X120337500Y-158150000D03*
%TO.P,U4,9,IOB_16a*%
%TO.N,/FPGA_BOOT*%
X120337500Y-157650000D03*
%TO.P,U4,10,IOB_18a*%
%TO.N,/IN4*%
X120337500Y-157150000D03*
%TO.P,U4,11,IOB_20a*%
%TO.N,/IN5*%
X120337500Y-156650000D03*
%TO.P,U4,12,IOB_22a*%
%TO.N,Net-(U4B-IOB_22a)*%
X120337500Y-156150000D03*
D39*
%TO.P,U4,13,IOB_24a*%
%TO.N,/FUD-*%
X119650000Y-155462500D03*
%TO.P,U4,14,IOB_32a_SPI_SO*%
%TO.N,Net-(JP2-B)*%
X119150000Y-155462500D03*
%TO.P,U4,15,IOB_34a_SPI_SCK*%
%TO.N,Net-(JP4-B)*%
X118650000Y-155462500D03*
%TO.P,U4,16,IOB_35b_SPI_SS*%
%TO.N,Net-(JP5-B)*%
X118150000Y-155462500D03*
%TO.P,U4,17,IOB_33b_SPI_SI*%
%TO.N,Net-(JP3-B)*%
X117650000Y-155462500D03*
%TO.P,U4,18,IOB_31b*%
%TO.N,/I2C1_SDA*%
X117150000Y-155462500D03*
%TO.P,U4,19,IOB_29b*%
%TO.N,/I2C1_SCL*%
X116650000Y-155462500D03*
%TO.P,U4,20,IOB_25b_G3*%
%TO.N,/FPGA_GLOBAL_3*%
X116150000Y-155462500D03*
%TO.P,U4,21,IOB_23b*%
%TO.N,/FUD+*%
X115650000Y-155462500D03*
%TO.P,U4,22,SPI_VCCIO1*%
%TO.N,+3V3*%
X115150000Y-155462500D03*
%TO.P,U4,23,IOT_37a*%
%TO.N,/FPGA_BUS0*%
X114650000Y-155462500D03*
%TO.P,U4,24,VPP_2V5*%
%TO.N,+2V5*%
X114150000Y-155462500D03*
D38*
%TO.P,U4,25,IOT_36b*%
%TO.N,/FPGA_BUS1*%
X113462500Y-156150000D03*
%TO.P,U4,26,IOT_39a*%
%TO.N,/USART1_RX*%
X113462500Y-156650000D03*
%TO.P,U4,27,IOT_38b*%
%TO.N,/USART1_TX*%
X113462500Y-157150000D03*
%TO.P,U4,28,IOT_41a*%
%TO.N,/SPI2_MOSI*%
X113462500Y-157650000D03*
%TO.P,U4,29,VCCPLL*%
%TO.N,/VCCPLL*%
X113462500Y-158150000D03*
%TO.P,U4,30,VCC*%
%TO.N,+1V2*%
X113462500Y-158650000D03*
%TO.P,U4,31,IOT_42b*%
%TO.N,/SPI2_MISO*%
X113462500Y-159150000D03*
%TO.P,U4,32,IOT_43a*%
%TO.N,/SPI2_SCK*%
X113462500Y-159650000D03*
%TO.P,U4,33,VCCIO_0*%
%TO.N,+3V3*%
X113462500Y-160150000D03*
%TO.P,U4,34,IOT_44b*%
%TO.N,/SPI2_NSS*%
X113462500Y-160650000D03*
%TO.P,U4,35,IOT_46b_G0*%
%TO.N,/FPGA_CLK*%
X113462500Y-161150000D03*
%TO.P,U4,36,IOT_48b*%
%TO.N,/BTN1*%
X113462500Y-161650000D03*
D39*
%TO.P,U4,37,IOT_45a_G1*%
%TO.N,/FPGA_GLOBAL_1*%
X114150000Y-162337500D03*
%TO.P,U4,38,IOT_50b*%
%TO.N,/BTN2*%
X114650000Y-162337500D03*
%TO.P,U4,39,RGB0*%
%TO.N,/RGB0*%
X115150000Y-162337500D03*
%TO.P,U4,40,RGB1*%
%TO.N,/RGB1*%
X115650000Y-162337500D03*
%TO.P,U4,41,RGB2*%
%TO.N,/RGB2*%
X116150000Y-162337500D03*
%TO.P,U4,42,IOT_51a*%
%TO.N,/OUT7*%
X116650000Y-162337500D03*
%TO.P,U4,43,IOT_49a*%
%TO.N,/OUT6*%
X117150000Y-162337500D03*
%TO.P,U4,44,IOB_3b_G6*%
%TO.N,/FPGA_GLOBAL_6*%
X117650000Y-162337500D03*
%TO.P,U4,45,IOB_5b*%
%TO.N,/OUT5*%
X118150000Y-162337500D03*
%TO.P,U4,46,IOB_0a*%
%TO.N,/OUT4*%
X118650000Y-162337500D03*
%TO.P,U4,47,IOB_2a*%
%TO.N,/OUT3*%
X119150000Y-162337500D03*
%TO.P,U4,48,IOB_4a*%
%TO.N,/OUT2*%
X119650000Y-162337500D03*
D40*
%TO.P,U4,49,GND*%
%TO.N,GND*%
X116900000Y-158900000D03*
%TD*%
D41*
%TO.P,X1,1,OSC*%
%TO.N,/OSC_IN*%
X78120000Y-150900000D03*
%TO.P,X1,2,GND*%
%TO.N,GND*%
X78120000Y-153100000D03*
%TO.P,X1,3,OSC*%
%TO.N,/OSC_OUT*%
X79880000Y-153100000D03*
%TO.P,X1,4,GND*%
%TO.N,GND*%
X79880000Y-150900000D03*
%TD*%
D42*
%TO.P,Q1,1,G*%
%TO.N,+1V2*%
X100300000Y-85880000D03*
%TO.P,Q1,2,S*%
%TO.N,GND*%
X102200000Y-85880000D03*
%TO.P,Q1,3,D*%
%TO.N,Net-(Q1-D)*%
X101250000Y-84000000D03*
%TD*%
D29*
%TO.P,C2,1*%
%TO.N,+2V5*%
X125000000Y-98700000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X125000000Y-96800000D03*
%TD*%
D43*
%TO.P,J3,A5,CC1*%
%TO.N,Net-(J3-CC1)*%
X116250000Y-72500000D03*
%TO.P,J3,A6,D+*%
%TO.N,/FPGA_USB_D+*%
X115250000Y-72500000D03*
%TO.P,J3,A7,D-*%
%TO.N,/FPGA_USB_D-*%
X114750000Y-72500000D03*
%TO.P,J3,A8,SBU1*%
%TO.N,unconnected-(J3-SBU1-PadA8)*%
X113750000Y-72500000D03*
D44*
%TO.P,J3,A9B4,VBUS*%
%TO.N,VBUS*%
X112600000Y-72500000D03*
%TO.P,J3,A12B1,GND*%
%TO.N,GND*%
X111800000Y-72500000D03*
D43*
%TO.P,J3,B5,CC2*%
%TO.N,Net-(J3-CC2)*%
X113250000Y-72500000D03*
%TO.P,J3,B6,D+*%
%TO.N,/FPGA_USB_D+*%
X114250000Y-72500000D03*
%TO.P,J3,B7,D-*%
%TO.N,/FPGA_USB_D-*%
X115750000Y-72500000D03*
%TO.P,J3,B8,SBU2*%
%TO.N,unconnected-(J3-SBU2-PadB8)*%
X116750000Y-72500000D03*
D44*
%TO.P,J3,B9A4,VBUS*%
%TO.N,VBUS*%
X117400000Y-72500000D03*
%TO.P,J3,B12A1,GND*%
%TO.N,GND*%
X118200000Y-72500000D03*
D45*
%TO.P,J3,S1,SHIELD*%
X119330000Y-71820000D03*
D46*
X119330000Y-67620000D03*
D18*
X117000000Y-69000000D03*
X117000000Y-67000000D03*
D47*
X115000000Y-68000000D03*
D18*
X113000000Y-69000000D03*
X113000000Y-67000000D03*
D45*
X110670000Y-71820000D03*
D46*
X110670000Y-67620000D03*
%TD*%
D14*
%TO.P,R2,1*%
%TO.N,GND*%
X22080000Y-87400000D03*
%TO.P,R2,2*%
%TO.N,/BOOT1*%
X23720000Y-87400000D03*
%TD*%
D27*
%TO.P,J10,1,Pin_1*%
%TO.N,/FPGA_GLOBAL_3*%
X118730000Y-176500000D03*
D28*
%TO.P,J10,2,Pin_2*%
%TO.N,/FPGA_GLOBAL_6*%
X120000000Y-176500000D03*
%TD*%
D27*
%TO.P,J4,1,Pin_1*%
%TO.N,/PC0*%
X70750000Y-160560000D03*
D28*
%TO.P,J4,2,Pin_2*%
%TO.N,/PC1*%
X70750000Y-159290000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/PC2*%
X70750000Y-158020000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/PC3*%
X70750000Y-156750000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/PC4*%
X70750000Y-155480000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/PC5*%
X70750000Y-154210000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/PC6*%
X70750000Y-152940000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/PC7*%
X70750000Y-151670000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/PC8*%
X70750000Y-150400000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,+3V3*%
X70750000Y-149130000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,/PC10*%
X70750000Y-147860000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,/PC11*%
X70750000Y-146590000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,/PC12*%
X70750000Y-145320000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,/PC13*%
X70750000Y-144050000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,/PC14*%
X70750000Y-142780000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,/PC15*%
X70750000Y-141510000D03*
%TD*%
D14*
%TO.P,R40,1*%
%TO.N,Net-(D13-Pad1)*%
X194930000Y-120655000D03*
%TO.P,R40,2*%
%TO.N,GND*%
X196570000Y-120655000D03*
%TD*%
D20*
%TO.P,C7,1*%
%TO.N,GND*%
X64250000Y-80050000D03*
%TO.P,C7,2*%
%TO.N,+3V3*%
X64250000Y-81950000D03*
%TD*%
D14*
%TO.P,R7,1*%
%TO.N,Net-(R7-Pad1)*%
X34830000Y-87650000D03*
%TO.P,R7,2*%
%TO.N,+3V3*%
X36470000Y-87650000D03*
%TD*%
D24*
%TO.P,D8,1*%
%TO.N,Net-(D8-Pad1)*%
X192940000Y-108475000D03*
%TO.P,D8,2*%
%TO.N,/OUT3*%
X191060000Y-108475000D03*
%TD*%
D48*
%TO.P,JP2,1,A*%
%TO.N,/FPGA_SPI_SO*%
X122500000Y-147550000D03*
D49*
%TO.P,JP2,2,B*%
%TO.N,Net-(JP2-B)*%
X122500000Y-146250000D03*
%TD*%
D21*
%TO.P,C16,1*%
%TO.N,+3V3*%
X88720000Y-146000000D03*
%TO.P,C16,2*%
%TO.N,GND*%
X90280000Y-146000000D03*
%TD*%
D14*
%TO.P,R6,1*%
%TO.N,Net-(R6-Pad1)*%
X35080000Y-85150000D03*
%TO.P,R6,2*%
%TO.N,+3V3*%
X36720000Y-85150000D03*
%TD*%
D32*
%TO.P,R9,1*%
%TO.N,Net-(D2-Pad1)*%
X101350000Y-80440000D03*
%TO.P,R9,2*%
%TO.N,Net-(Q1-D)*%
X101350000Y-82080000D03*
%TD*%
D21*
%TO.P,C30,1*%
%TO.N,/BTN0*%
X190220000Y-153000000D03*
%TO.P,C30,2*%
%TO.N,GND*%
X191780000Y-153000000D03*
%TD*%
D50*
%TO.P,C21,1*%
%TO.N,+3.3VA*%
X85500000Y-157280000D03*
%TO.P,C21,2*%
%TO.N,GND*%
X85500000Y-155720000D03*
%TD*%
D11*
%TO.P,D2,1*%
%TO.N,Net-(D2-Pad1)*%
X101350000Y-77880000D03*
%TO.P,D2,2*%
%TO.N,VBUS*%
X101350000Y-76000000D03*
%TD*%
D12*
%TO.P,R28,1*%
%TO.N,/IN_GND*%
X166320000Y-102500000D03*
%TO.P,R28,2*%
%TO.N,/IN4*%
X164680000Y-102500000D03*
%TD*%
D24*
%TO.P,D6,1*%
%TO.N,Net-(D6-Pad1)*%
X192940000Y-114615000D03*
%TO.P,D6,2*%
%TO.N,/OUT1*%
X191060000Y-114615000D03*
%TD*%
D51*
%TO.P,JP7,1,A*%
%TO.N,/SPI1_SCK*%
X92000000Y-167000000D03*
D52*
%TO.P,JP7,2,B*%
%TO.N,/FPGA_SPI_SCK*%
X92000000Y-168300000D03*
%TD*%
D50*
%TO.P,C25,1*%
%TO.N,+3V3*%
X122400000Y-157180000D03*
%TO.P,C25,2*%
%TO.N,GND*%
X122400000Y-155620000D03*
%TD*%
D12*
%TO.P,R25,1*%
%TO.N,/IN_GND*%
X167320000Y-110000000D03*
%TO.P,R25,2*%
%TO.N,/IN1*%
X165680000Y-110000000D03*
%TD*%
D29*
%TO.P,C24,1*%
%TO.N,+3V3*%
X124400000Y-157350000D03*
%TO.P,C24,2*%
%TO.N,GND*%
X124400000Y-155450000D03*
%TD*%
D48*
%TO.P,JP5,1,A*%
%TO.N,/FPGA_SPI_CS*%
X114000000Y-147550000D03*
D49*
%TO.P,JP5,2,B*%
%TO.N,Net-(JP5-B)*%
X114000000Y-146250000D03*
%TD*%
D20*
%TO.P,C18,1*%
%TO.N,+3V3*%
X103400000Y-146400000D03*
%TO.P,C18,2*%
%TO.N,GND*%
X103400000Y-148300000D03*
%TD*%
D14*
%TO.P,R23,1*%
%TO.N,Net-(R23-Pad1)*%
X35430000Y-93250000D03*
%TO.P,R23,2*%
%TO.N,GND*%
X37070000Y-93250000D03*
%TD*%
D53*
%TO.P,U3,1,VBAT*%
%TO.N,+3V3*%
X87825000Y-150250000D03*
%TO.P,U3,2,PC13*%
%TO.N,/PC13*%
X87825000Y-150750000D03*
%TO.P,U3,3,PC14*%
%TO.N,/PC14*%
X87825000Y-151250000D03*
%TO.P,U3,4,PC15*%
%TO.N,/PC15*%
X87825000Y-151750000D03*
%TO.P,U3,5,PH0*%
%TO.N,/OSC_IN*%
X87825000Y-152250000D03*
%TO.P,U3,6,PH1*%
%TO.N,/OSC_OUT*%
X87825000Y-152750000D03*
%TO.P,U3,7,NRST*%
%TO.N,/NRST*%
X87825000Y-153250000D03*
%TO.P,U3,8,PC0*%
%TO.N,/PC0*%
X87825000Y-153750000D03*
%TO.P,U3,9,PC1*%
%TO.N,/PC1*%
X87825000Y-154250000D03*
%TO.P,U3,10,PC2*%
%TO.N,/PC2*%
X87825000Y-154750000D03*
%TO.P,U3,11,PC3*%
%TO.N,/PC3*%
X87825000Y-155250000D03*
%TO.P,U3,12,VSSA*%
%TO.N,GND*%
X87825000Y-155750000D03*
%TO.P,U3,13,VDDA*%
%TO.N,+3.3VA*%
X87825000Y-156250000D03*
%TO.P,U3,14,PA0*%
%TO.N,/IN0*%
X87825000Y-156750000D03*
%TO.P,U3,15,PA1*%
%TO.N,/IN1*%
X87825000Y-157250000D03*
%TO.P,U3,16,PA2*%
%TO.N,/USART2_TX*%
X87825000Y-157750000D03*
D54*
%TO.P,U3,17,PA3*%
%TO.N,/USART2_RX*%
X89750000Y-159675000D03*
%TO.P,U3,18,VSS*%
%TO.N,GND*%
X90250000Y-159675000D03*
%TO.P,U3,19,VDD*%
%TO.N,+3V3*%
X90750000Y-159675000D03*
%TO.P,U3,20,PA4*%
%TO.N,Net-(JP6-A)*%
X91250000Y-159675000D03*
%TO.P,U3,21,PA5*%
%TO.N,/SPI1_SCK*%
X91750000Y-159675000D03*
%TO.P,U3,22,PA6*%
%TO.N,/SPI1_MISO*%
X92250000Y-159675000D03*
%TO.P,U3,23,PA7*%
%TO.N,/SPI1_MOSI*%
X92750000Y-159675000D03*
%TO.P,U3,24,PC4*%
%TO.N,/PC4*%
X93250000Y-159675000D03*
%TO.P,U3,25,PC5*%
%TO.N,/PC5*%
X93750000Y-159675000D03*
%TO.P,U3,26,PB0*%
%TO.N,/I2S5_CK*%
X94250000Y-159675000D03*
%TO.P,U3,27,PB1*%
%TO.N,/I2S5_WS*%
X94750000Y-159675000D03*
%TO.P,U3,28,PB2*%
%TO.N,/BOOT1*%
X95250000Y-159675000D03*
%TO.P,U3,29,PB10*%
%TO.N,/FPGA_CLK*%
X95750000Y-159675000D03*
%TO.P,U3,30,VCAP_1*%
%TO.N,Net-(U3-VCAP_1)*%
X96250000Y-159675000D03*
%TO.P,U3,31,VSS*%
%TO.N,GND*%
X96750000Y-159675000D03*
%TO.P,U3,32,VDD*%
%TO.N,+3V3*%
X97250000Y-159675000D03*
D53*
%TO.P,U3,33,PB12*%
%TO.N,/SPI2_NSS*%
X99175000Y-157750000D03*
%TO.P,U3,34,PB13*%
%TO.N,/SPI2_SCK*%
X99175000Y-157250000D03*
%TO.P,U3,35,PB14*%
%TO.N,/SPI2_MISO*%
X99175000Y-156750000D03*
%TO.P,U3,36,PB15*%
%TO.N,/SPI2_MOSI*%
X99175000Y-156250000D03*
%TO.P,U3,37,PC6*%
%TO.N,/PC6*%
X99175000Y-155750000D03*
%TO.P,U3,38,PC7*%
%TO.N,/PC7*%
X99175000Y-155250000D03*
%TO.P,U3,39,PC8*%
%TO.N,/PC8*%
X99175000Y-154750000D03*
%TO.P,U3,40,PC9*%
%TO.N,/FPGA_CLK*%
X99175000Y-154250000D03*
%TO.P,U3,41,PA8*%
%TO.N,/FPGA_GLOBAL_1*%
X99175000Y-153750000D03*
%TO.P,U3,42,PA9*%
%TO.N,/USART1_TX*%
X99175000Y-153250000D03*
%TO.P,U3,43,PA10*%
%TO.N,/USART1_RX*%
X99175000Y-152750000D03*
%TO.P,U3,44,PA11*%
%TO.N,/USB_D-*%
X99175000Y-152250000D03*
%TO.P,U3,45,PA12*%
%TO.N,/USB_D+*%
X99175000Y-151750000D03*
%TO.P,U3,46,PA13*%
%TO.N,/SWDIO*%
X99175000Y-151250000D03*
%TO.P,U3,47,VSS*%
%TO.N,GND*%
X99175000Y-150750000D03*
%TO.P,U3,48,VDD*%
%TO.N,+3V3*%
X99175000Y-150250000D03*
D54*
%TO.P,U3,49,PA14*%
%TO.N,/SWCLK*%
X97250000Y-148325000D03*
%TO.P,U3,50,PA15*%
%TO.N,/FPGA_BUS0*%
X96750000Y-148325000D03*
%TO.P,U3,51,PC10*%
%TO.N,/PC10*%
X96250000Y-148325000D03*
%TO.P,U3,52,PC11*%
%TO.N,/PC11*%
X95750000Y-148325000D03*
%TO.P,U3,53,PC12*%
%TO.N,/PC12*%
X95250000Y-148325000D03*
%TO.P,U3,54,PD2*%
%TO.N,/FPGA_BUS1*%
X94750000Y-148325000D03*
%TO.P,U3,55,PB3*%
%TO.N,/SWO*%
X94250000Y-148325000D03*
%TO.P,U3,56,PB4*%
%TO.N,/IN3*%
X93750000Y-148325000D03*
%TO.P,U3,57,PB5*%
%TO.N,/OUT8*%
X93250000Y-148325000D03*
%TO.P,U3,58,PB6*%
%TO.N,/I2C1_SCL*%
X92750000Y-148325000D03*
%TO.P,U3,59,PB7*%
%TO.N,/I2C1_SDA*%
X92250000Y-148325000D03*
%TO.P,U3,60,BOOT0*%
%TO.N,/BOOT0*%
X91750000Y-148325000D03*
%TO.P,U3,61,PB8*%
%TO.N,/I2S5_SD*%
X91250000Y-148325000D03*
%TO.P,U3,62,PB9*%
%TO.N,/BTN0*%
X90750000Y-148325000D03*
%TO.P,U3,63,VSS*%
%TO.N,GND*%
X90250000Y-148325000D03*
%TO.P,U3,64,VDD*%
%TO.N,+3V3*%
X89750000Y-148325000D03*
%TD*%
D48*
%TO.P,JP3,1,A*%
%TO.N,/FPGA_SPI_SI*%
X119750000Y-147550000D03*
D49*
%TO.P,JP3,2,B*%
%TO.N,Net-(JP3-B)*%
X119750000Y-146250000D03*
%TD*%
D27*
%TO.P,J5,1,Pin_1*%
%TO.N,+3V3*%
X106560000Y-104500000D03*
D28*
%TO.P,J5,2,Pin_2*%
%TO.N,/FPGA_SPI_CS*%
X105290000Y-104500000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA_SPI_SI*%
X104020000Y-104500000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/FPGA_SPI_SO*%
X102750000Y-104500000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA_SPI_SCK*%
X101480000Y-104500000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,GND*%
X100210000Y-104500000D03*
%TD*%
D31*
%TO.P,C6,1*%
%TO.N,/VCCPLL*%
X120750000Y-103750000D03*
%TO.P,C6,2*%
%TO.N,GND*%
X118850000Y-103750000D03*
%TD*%
D21*
%TO.P,C17,1*%
%TO.N,GND*%
X93970000Y-162000000D03*
%TO.P,C17,2*%
%TO.N,Net-(U3-VCAP_1)*%
X95530000Y-162000000D03*
%TD*%
D14*
%TO.P,R8,1*%
%TO.N,+1V2*%
X100180000Y-87800000D03*
%TO.P,R8,2*%
%TO.N,GND*%
X101820000Y-87800000D03*
%TD*%
D27*
%TO.P,J9,1,Pin_1*%
%TO.N,/USART2_TX*%
X70500000Y-166500000D03*
D28*
%TO.P,J9,2,Pin_2*%
%TO.N,/USART2_RX*%
X70500000Y-167770000D03*
%TD*%
D24*
%TO.P,D13,1*%
%TO.N,Net-(D13-Pad1)*%
X193000000Y-120655000D03*
%TO.P,D13,2*%
%TO.N,/OUT8*%
X191120000Y-120655000D03*
%TD*%
D27*
%TO.P,J6,1,Pin_1*%
%TO.N,/I2C1_SCL*%
X100500000Y-179230000D03*
D28*
%TO.P,J6,2,Pin_2*%
%TO.N,/I2C1_SDA*%
X100500000Y-180500000D03*
%TD*%
D43*
%TO.P,J1,A5,CC1*%
%TO.N,Net-(J1-CC1)*%
X86250000Y-72500000D03*
%TO.P,J1,A6,D+*%
%TO.N,/USB_D+*%
X85250000Y-72500000D03*
%TO.P,J1,A7,D-*%
%TO.N,/USB_D-*%
X84750000Y-72500000D03*
%TO.P,J1,A8,SBU1*%
%TO.N,unconnected-(J1-SBU1-PadA8)*%
X83750000Y-72500000D03*
D44*
%TO.P,J1,A9B4,VBUS*%
%TO.N,VBUS*%
X82600000Y-72500000D03*
%TO.P,J1,A12B1,GND*%
%TO.N,GND*%
X81800000Y-72500000D03*
D43*
%TO.P,J1,B5,CC2*%
%TO.N,Net-(J1-CC2)*%
X83250000Y-72500000D03*
%TO.P,J1,B6,D+*%
%TO.N,/USB_D+*%
X84250000Y-72500000D03*
%TO.P,J1,B7,D-*%
%TO.N,/USB_D-*%
X85750000Y-72500000D03*
%TO.P,J1,B8,SBU2*%
%TO.N,unconnected-(J1-SBU2-PadB8)*%
X86750000Y-72500000D03*
D44*
%TO.P,J1,B9A4,VBUS*%
%TO.N,VBUS*%
X87400000Y-72500000D03*
%TO.P,J1,B12A1,GND*%
%TO.N,GND*%
X88200000Y-72500000D03*
D45*
%TO.P,J1,S1,SHIELD*%
X89330000Y-71820000D03*
D46*
X89330000Y-67620000D03*
D18*
X87000000Y-69000000D03*
X87000000Y-67000000D03*
D47*
X85000000Y-68000000D03*
D18*
X83000000Y-69000000D03*
X83000000Y-67000000D03*
D45*
X80670000Y-71820000D03*
D46*
X80670000Y-67620000D03*
%TD*%
D27*
%TO.P,J7,1,Pin_1*%
%TO.N,/I2S5_CK*%
X93000000Y-174250000D03*
D28*
%TO.P,J7,2,Pin_2*%
%TO.N,/I2S5_WS*%
X93000000Y-175520000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,/I2S5_SD*%
X93000000Y-176790000D03*
%TD*%
D55*
%TO.P,S1,1,A*%
%TO.N,unconnected-(S1-A-Pad1)*%
X154500000Y-152250000D03*
%TO.P,S1,2,B*%
%TO.N,/FPGA_NRST*%
X147900000Y-152250000D03*
%TO.P,S1,3,C*%
%TO.N,unconnected-(S1-C-Pad3)*%
X154500000Y-148550000D03*
%TO.P,S1,4,D*%
%TO.N,GND*%
X147900000Y-148550000D03*
%TD*%
D14*
%TO.P,R5,1*%
%TO.N,/VCCPLL*%
X122480000Y-103750000D03*
%TO.P,R5,2*%
%TO.N,+1V2*%
X124120000Y-103750000D03*
%TD*%
D35*
%TO.P,R20,1*%
%TO.N,+3V3*%
X96500000Y-100070000D03*
%TO.P,R20,2*%
%TO.N,Net-(U5-IO3)*%
X96500000Y-98430000D03*
%TD*%
D12*
%TO.P,R26,1*%
%TO.N,/IN_GND*%
X166820000Y-107500000D03*
%TO.P,R26,2*%
%TO.N,/IN2*%
X165180000Y-107500000D03*
%TD*%
D32*
%TO.P,R17,1*%
%TO.N,/FPGA_USB_D+*%
X109500000Y-81180000D03*
%TO.P,R17,2*%
%TO.N,/FUD+*%
X109500000Y-82820000D03*
%TD*%
D12*
%TO.P,R29,1*%
%TO.N,/IN_GND*%
X166820000Y-100000000D03*
%TO.P,R29,2*%
%TO.N,/IN5*%
X165180000Y-100000000D03*
%TD*%
%TO.P,R58,1*%
%TO.N,GND*%
X191820000Y-154750000D03*
%TO.P,R58,2*%
%TO.N,/BTN0*%
X190180000Y-154750000D03*
%TD*%
D16*
%TO.P,C13,1*%
%TO.N,/OSC_OUT*%
X82000000Y-153220000D03*
%TO.P,C13,2*%
%TO.N,GND*%
X82000000Y-154780000D03*
%TD*%
D51*
%TO.P,JP9,1,A*%
%TO.N,/SPI1_MOSI*%
X98000000Y-167000000D03*
D52*
%TO.P,JP9,2,B*%
%TO.N,/FPGA_SPI_SI*%
X98000000Y-168300000D03*
%TD*%
D12*
%TO.P,R27,1*%
%TO.N,/IN_GND*%
X166820000Y-105000000D03*
%TO.P,R27,2*%
%TO.N,/IN3*%
X165180000Y-105000000D03*
%TD*%
D51*
%TO.P,JP8,1,A*%
%TO.N,/SPI1_MISO*%
X95000000Y-167000000D03*
D52*
%TO.P,JP8,2,B*%
%TO.N,/FPGA_SPI_SO*%
X95000000Y-168300000D03*
%TD*%
D14*
%TO.P,R16,1*%
%TO.N,Net-(U4B-IOB_22a)*%
X105930000Y-81500000D03*
%TO.P,R16,2*%
%TO.N,/FPGA_USB_D+*%
X107570000Y-81500000D03*
%TD*%
D23*
%TO.P,C3,1*%
%TO.N,/VCCPLL*%
X111710000Y-158150000D03*
%TO.P,C3,2*%
%TO.N,GND*%
X110150000Y-158150000D03*
%TD*%
D27*
%TO.P,J2,1,Pin_1*%
%TO.N,+3V3*%
X94830000Y-140000000D03*
D28*
%TO.P,J2,2,Pin_2*%
%TO.N,/SWCLK*%
X93560000Y-140000000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/SWDIO*%
X92290000Y-140000000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/SWO*%
X91020000Y-140000000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/NRST*%
X89750000Y-140000000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,GND*%
X88480000Y-140000000D03*
%TD*%
D50*
%TO.P,C10,1*%
%TO.N,/FPGA_NRST*%
X145500000Y-152080000D03*
%TO.P,C10,2*%
%TO.N,GND*%
X145500000Y-150520000D03*
%TD*%
D16*
%TO.P,C9,1*%
%TO.N,GND*%
X82000000Y-149220000D03*
%TO.P,C9,2*%
%TO.N,/OSC_IN*%
X82000000Y-150780000D03*
%TD*%
D12*
%TO.P,R60,1*%
%TO.N,GND*%
X205620000Y-154900000D03*
%TO.P,R60,2*%
%TO.N,/BTN2*%
X203980000Y-154900000D03*
%TD*%
D14*
%TO.P,R39,1*%
%TO.N,Net-(D12-Pad1)*%
X195030000Y-96345000D03*
%TO.P,R39,2*%
%TO.N,/LED_GND*%
X196670000Y-96345000D03*
%TD*%
D12*
%TO.P,R61,1*%
%TO.N,+3V3*%
X205620000Y-150900000D03*
%TO.P,R61,2*%
%TO.N,Net-(S5-B)*%
X203980000Y-150900000D03*
%TD*%
D51*
%TO.P,JP6,1,A*%
%TO.N,Net-(JP6-A)*%
X89000000Y-167000000D03*
D52*
%TO.P,JP6,2,B*%
%TO.N,/FPGA_SPI_CS*%
X89000000Y-168300000D03*
%TD*%
D14*
%TO.P,R56,1*%
%TO.N,GND*%
X189980000Y-162850000D03*
%TO.P,R56,2*%
%TO.N,/BTN1*%
X191620000Y-162850000D03*
%TD*%
D56*
%TO.P,SW2,1*%
%TO.N,/IN0*%
X162305000Y-112877500D03*
D34*
%TO.P,SW2,2*%
%TO.N,/IN1*%
X162305000Y-110337500D03*
%TO.P,SW2,3*%
%TO.N,/IN2*%
X162305000Y-107797500D03*
%TO.P,SW2,4*%
%TO.N,/IN3*%
X162305000Y-105257500D03*
%TO.P,SW2,5*%
%TO.N,/IN4*%
X162305000Y-102717500D03*
%TO.P,SW2,6*%
%TO.N,/IN5*%
X162305000Y-100177500D03*
%TO.P,SW2,7*%
%TO.N,/IN6*%
X162305000Y-97637500D03*
%TO.P,SW2,8*%
%TO.N,/IN7*%
X162305000Y-95097500D03*
%TO.P,SW2,9*%
%TO.N,+3V3*%
X154685000Y-95097500D03*
%TO.P,SW2,10*%
X154685000Y-97637500D03*
%TO.P,SW2,11*%
X154685000Y-100177500D03*
%TO.P,SW2,12*%
X154685000Y-102717500D03*
%TO.P,SW2,13*%
X154685000Y-105257500D03*
%TO.P,SW2,14*%
X154685000Y-107797500D03*
%TO.P,SW2,15*%
X154685000Y-110337500D03*
%TO.P,SW2,16*%
X154685000Y-112877500D03*
%TD*%
D48*
%TO.P,JP4,1,A*%
%TO.N,/FPGA_SPI_SCK*%
X116900000Y-147550000D03*
D49*
%TO.P,JP4,2,B*%
%TO.N,Net-(JP4-B)*%
X116900000Y-146250000D03*
%TD*%
D30*
%TO.P,S5,1,A*%
%TO.N,unconnected-(S5-A-Pad1)*%
X195450000Y-151150000D03*
%TO.P,S5,2,B*%
%TO.N,Net-(S5-B)*%
X202050000Y-151150000D03*
%TO.P,S5,3,C*%
%TO.N,unconnected-(S5-C-Pad3)*%
X195450000Y-154850000D03*
%TO.P,S5,4,D*%
%TO.N,/BTN2*%
X202050000Y-154850000D03*
%TD*%
D16*
%TO.P,C14,1*%
%TO.N,+3V3*%
X101500000Y-147070000D03*
%TO.P,C14,2*%
%TO.N,GND*%
X101500000Y-148630000D03*
%TD*%
D14*
%TO.P,R14,1*%
%TO.N,Net-(J3-CC1)*%
X112680000Y-79500000D03*
%TO.P,R14,2*%
%TO.N,GND*%
X114320000Y-79500000D03*
%TD*%
%TO.P,R33,1*%
%TO.N,Net-(D6-Pad1)*%
X194850000Y-114845000D03*
%TO.P,R33,2*%
%TO.N,/LED_GND*%
X196490000Y-114845000D03*
%TD*%
D57*
%TO.P,FB1,1*%
%TO.N,+3.3VA*%
X82000000Y-159440000D03*
%TO.P,FB1,2*%
%TO.N,+3V3*%
X82000000Y-161560000D03*
%TD*%
D24*
%TO.P,D10,1*%
%TO.N,Net-(D10-Pad1)*%
X192940000Y-102335000D03*
%TO.P,D10,2*%
%TO.N,/OUT5*%
X191060000Y-102335000D03*
%TD*%
D12*
%TO.P,R4,1*%
%TO.N,Net-(J1-CC2)*%
X86820000Y-79000000D03*
%TO.P,R4,2*%
%TO.N,GND*%
X85180000Y-79000000D03*
%TD*%
D27*
%TO.P,J12,1,Pin_1*%
%TO.N,/OUT0*%
X185750000Y-111310000D03*
D28*
%TO.P,J12,2,Pin_2*%
%TO.N,/OUT1*%
X185750000Y-110040000D03*
%TO.P,J12,3,Pin_3*%
%TO.N,/OUT2*%
X185750000Y-108770000D03*
%TO.P,J12,4,Pin_4*%
%TO.N,/OUT3*%
X185750000Y-107500000D03*
%TO.P,J12,5,Pin_5*%
%TO.N,/OUT4*%
X185750000Y-106230000D03*
%TO.P,J12,6,Pin_6*%
%TO.N,/OUT5*%
X185750000Y-104960000D03*
%TO.P,J12,7,Pin_7*%
%TO.N,/OUT6*%
X185750000Y-103690000D03*
%TO.P,J12,8,Pin_8*%
%TO.N,/OUT7*%
X185750000Y-102420000D03*
%TD*%
M02*
