
---------- Begin Simulation Statistics ----------
final_tick                               1245874255500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 473494                       # Simulator instruction rate (inst/s)
host_mem_usage                               17258528                       # Number of bytes of host memory used
host_op_rate                                   572925                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.86                       # Real time elapsed on the host
host_tick_rate                             3306934797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27870547                       # Number of instructions simulated
sim_ops                                      33723218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194651                       # Number of seconds simulated
sim_ticks                                194651231000                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            6                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                4                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              2                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       4                       # DTB read accesses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         2                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0              2    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                        2                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                    2                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0    -1043962020    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1           9000     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.write_accesses                      2                       # DTB write accesses
system.cpu0.dtb.write_hits                          2                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                           16                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                               12                       # DTB hits
system.cpu0.itb.inst_accesses                      16                       # ITB inst accesses
system.cpu0.itb.inst_hits                          12                       # ITB inst hits
system.cpu0.itb.inst_misses                         4                       # ITB inst misses
system.cpu0.itb.misses                              4                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkPageSizes::4K            4    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            4                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            8                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              4    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        4                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    4                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0    -1043962520    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1           9500     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     171                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_int_register_reads                 22                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     70.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     20.00%     90.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu1.itb.accesses                            1                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         1                       # ITB inst misses
system.cpu1.itb.misses                              1                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        1                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     647                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              2102445961.989069                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                108.010931                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.itb.accesses                            1                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                        1                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     715                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              2102445961.989069                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                108.010931                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests         2422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        80204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        183631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes          819200                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages          200                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs               200                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          341504                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages           83                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                85                       # Number of DMA write transactions.
system.switch_cpus0.Branches                   784769                       # Number of branches fetched
system.switch_cpus0.committedInsts            3852280                       # Number of instructions committed
system.switch_cpus0.committedOps              4728428                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses              1624224                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries             401                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid          600                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                  1622566                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                   1658                       # DTB misses
system.switch_cpus0.dtb.perms_faults               48                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults           423                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses          874800                       # DTB read accesses
system.switch_cpus0.dtb.read_hits              873497                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1303                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkCompletionTime::samples         1516                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 238572.559367                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean 161486.462908                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 117983.718233                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535          204     13.46%     13.46% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071          164     10.82%     24.27% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143          160     10.55%     34.83% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679          942     62.14%     96.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215            5      0.33%     97.30% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-458751            5      0.33%     97.63% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-524287           29      1.91%     99.54% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823            3      0.20%     99.74% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::589824-655359            2      0.13%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-720895            1      0.07%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::720896-786431            1      0.07%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total         1516                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkPageSizes::4K         1461     96.44%     96.44% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::2M           36      2.38%     98.81% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1G           18      1.19%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total         1515                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data         1658                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total         1658                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data         1515                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total         1515                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total         3173                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkWaitTime::samples         1656                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0         1656    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total         1656                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walks             1658                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksLong         1658                       # Table walker walks initiated with long descriptors
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level1           18                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level2           36                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level3         1460                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksPending::samples   -608107408                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean    -0.552556                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0   -944120520    155.26%    155.26% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::1    336013112    -55.26%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total   -608107408                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksSquashedBefore            2                       # Table walks squashed before starting
system.switch_cpus0.dtb.write_accesses         749424                       # DTB write accesses
system.switch_cpus0.dtb.write_hits             749069                       # DTB write hits
system.switch_cpus0.dtb.write_misses              355                       # DTB write misses
system.switch_cpus0.idle_fraction            0.842469                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses              3857530                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries             379                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid          600                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                  3853017                       # DTB hits
system.switch_cpus0.itb.inst_accesses         3857530                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits             3853017                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              4513                       # ITB inst misses
system.switch_cpus0.itb.misses                   4513                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4478                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 293155.984815                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean 279830.722811                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 54997.489728                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535           46      1.03%      1.03% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          176      3.93%      4.96% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143          143      3.19%      8.15% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679         4050     90.44%     98.59% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            6      0.13%     98.73% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751           12      0.27%     99.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::458752-524287           42      0.94%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::589824-655359            2      0.04%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::655360-720895            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4478                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkPageSizes::4K         4446     99.29%     99.29% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::2M           32      0.71%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         4478                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         4513                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         4513                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         4478                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         4478                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total         8991                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkWaitTime::samples         4513                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0         4513    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         4513                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walks             4513                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksLong         4513                       # Table walker walks initiated with long descriptors
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level2           32                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level3         4446                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.157531                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               388843247                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      61254882.004080                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads       926455                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       909120                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       519802                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             231656                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      327588364.995920                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      4412579                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             4412579                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      5978635                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      3557200                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             871505                       # Number of load instructions
system.switch_cpus0.num_mem_refs              1620641                       # number of memory refs
system.switch_cpus0.num_store_insts            749136                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses         2749                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                2749                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads         2169                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes          624                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         1163      0.02%      0.02% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          3093513     65.41%     65.44% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           11960      0.25%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             1803      0.04%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc            68      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               5      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               4      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               4      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              4      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     65.73% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          871505     18.43%     84.16% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         749136     15.84%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           4729165                       # Class of executed instruction
system.switch_cpus1.Branches                  2050677                       # Number of branches fetched
system.switch_cpus1.committedInsts            9604053                       # Number of instructions committed
system.switch_cpus1.committedOps             11672566                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses              3874808                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries             173                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid          600                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                  3874207                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                    601                       # DTB misses
system.switch_cpus1.dtb.perms_faults               20                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults          1343                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses         2122661                       # DTB read accesses
system.switch_cpus1.dtb.read_hits             2122155                       # DTB read hits
system.switch_cpus1.dtb.read_misses               506                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkCompletionTime::samples          539                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 254110.389610                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 176569.190373                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 111030.268838                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-32767           70     12.99%     12.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::98304-131071           31      5.75%     18.74% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-229375           25      4.64%     23.38% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::229376-262143            2      0.37%     23.75% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::294912-327679          398     73.84%     97.59% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::425984-458751            2      0.37%     97.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-491519           10      1.86%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::491520-524287            1      0.19%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total          539                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkPageSizes::4K          518     96.10%     96.10% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::2M           11      2.04%     98.14% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1G           10      1.86%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total          539                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data          601                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total          601                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data          539                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total          539                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total         1140                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkWaitTime::samples          601                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0          601    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total          601                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walks              601                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksLong          601                       # Table walker walks initiated with long descriptors
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level1           10                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level2           11                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level3          518                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksPending::samples  -1041929520                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0  -1041929520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total  -1041929520                       # Table walker pending requests distribution
system.switch_cpus1.dtb.write_accesses        1752147                       # DTB write accesses
system.switch_cpus1.dtb.write_hits            1752052                       # DTB write hits
system.switch_cpus1.dtb.write_misses               95                       # DTB write misses
system.switch_cpus1.idle_fraction            0.748500                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses              9626545                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries             192                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid          600                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                  9606697                       # DTB hits
system.switch_cpus1.itb.inst_accesses         9626545                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits             9606697                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             19848                       # ITB inst misses
system.switch_cpus1.itb.misses                  19848                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkCompletionTime::samples        19824                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 300845.263317                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 298401.369731                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 23131.703346                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-65535           41      0.21%      0.21% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-131071           13      0.07%      0.27% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-262143          629      3.17%      3.45% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-327679        19132     96.51%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-458751            4      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::458752-524287            4      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        19824                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkPageSizes::4K        19199     96.85%     96.85% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::2M          625      3.15%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        19824                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        19848                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        19848                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        19824                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        19824                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        39672                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkWaitTime::samples        19848                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0        19848    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        19848                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walks            19848                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksLong        19848                       # Table walker walks initiated with long descriptors
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level2          625                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level3        19199                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.251500                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               388800507                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      97783457.563095                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      1976496                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      1959213                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1160175                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             786311                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      291017049.436905                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     10912292                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            10912292                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     14532551                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      8768147                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            2120094                       # Number of load instructions
system.switch_cpus1.num_mem_refs              3872164                       # number of memory refs
system.switch_cpus1.num_store_insts           1752070                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses        52336                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts               52336                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads        51576                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes          760                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2439      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          7741760     66.31%     66.33% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           49671      0.43%     66.76% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             7976      0.07%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc          1200      0.01%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2120094     18.16%     84.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        1752070     15.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          11675210                       # Class of executed instruction
system.switch_cpus2.Branches                  3080216                       # Number of branches fetched
system.switch_cpus2.committedInsts           14414196                       # Number of instructions committed
system.switch_cpus2.committedOps             17322202                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses              5753489                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries             295                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid          600                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                  5747723                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                   5766                       # DTB misses
system.switch_cpus2.dtb.perms_faults               43                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults          1953                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses         3208132                       # DTB read accesses
system.switch_cpus2.dtb.read_hits             3202895                       # DTB read hits
system.switch_cpus2.dtb.read_misses              5237                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkCompletionTime::samples         5667                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 283005.999647                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean 264912.939652                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 63999.374412                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535           85      1.50%      1.50% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071          288      5.08%      6.58% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          512      9.03%     15.62% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679         4729     83.45%     99.06% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215            1      0.02%     99.08% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751            8      0.14%     99.22% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287           40      0.71%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359            2      0.04%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::720896-786431            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::786432-851967            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total         5667                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkPageSizes::4K         5486     97.70%     97.70% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::2M           34      0.61%     98.31% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1G           95      1.69%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total         5615                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data         5766                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total         5766                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data         5615                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total         5615                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total        11381                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkWaitTime::samples         5714                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0         5714    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total         5714                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walks             5766                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksLong         5766                       # Table walker walks initiated with long descriptors
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level1           95                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level2           34                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level3         5486                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksPending::samples  18454065908                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     1.048635                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0   -897507020     -4.86%     -4.86% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::1  19351572928    104.86%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total  18454065908                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksSquashedBefore           52                       # Table walks squashed before starting
system.switch_cpus2.dtb.write_accesses        2545357                       # DTB write accesses
system.switch_cpus2.dtb.write_hits            2544828                       # DTB write hits
system.switch_cpus2.dtb.write_misses              529                       # DTB write misses
system.switch_cpus2.idle_fraction            0.561256                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses             14448094                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries             256                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid          600                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                 14417881                       # DTB hits
system.switch_cpus2.itb.inst_accesses        14448094                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits            14417881                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             30213                       # ITB inst misses
system.switch_cpus2.itb.misses                  30213                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkCompletionTime::samples        30183                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 300151.989531                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean 297690.265635                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 25619.405135                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-65535           47      0.16%      0.16% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-131071          118      0.39%      0.55% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-262143         1051      3.48%      4.03% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-327679        28942     95.89%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-458751            5      0.02%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::458752-524287           17      0.06%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::589824-655359            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        30183                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkPageSizes::4K        29507     97.76%     97.76% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::2M          676      2.24%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        30183                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst        30213                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total        30213                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        30183                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        30183                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        60396                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkWaitTime::samples        30213                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0        30213    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total        30213                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walks            30213                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksLong        30213                       # Table walker walks initiated with long descriptors
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level2          676                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level3        29507                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.438744                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               389302442                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      170804291.934233                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      3214466                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      3165489                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1852043                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1075201                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      218498150.065767                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     16133592                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            16133592                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     21638025                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     12943358                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3198322                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5743135                       # number of memory refs
system.switch_cpus2.num_store_insts           2544813                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses        61121                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts               61121                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads        59179                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes         1994                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         4245      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         11499554     66.37%     66.40% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           67198      0.39%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            10264      0.06%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc          1473      0.01%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               5      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               4      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               4      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              4      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.85% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3198322     18.46%     85.31% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2544813     14.69%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          17325886                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       524945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           99                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       764375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1813                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1837451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1912                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4999                       # Transaction distribution
system.membus.trans_dist::ReadResp              54783                       # Transaction distribution
system.membus.trans_dist::WriteReq               3587                       # Transaction distribution
system.membus.trans_dist::WriteResp              3587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43516                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7919                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22716                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22546                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32603                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        36889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        36889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         9864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       216616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       233788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1159680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4226                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        19728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6098496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6122450                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7282130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8054                       # Total snoops (count)
system.membus.snoopTraffic                     155968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            121674                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.020037                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.140128                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  119236     98.00%     98.00% # Request fanout histogram
system.membus.snoop_fanout::1                    2438      2.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              121674                       # Request fanout histogram
system.membus.reqLayer7.occupancy           359460776                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6474500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             8067000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          397086500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1620647                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide          18453                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18453                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide         18453                       # number of overall misses
system.iocache.overall_misses::total            18453                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide   2184523153                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2184523153                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide   2184523153                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2184523153                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide        18453                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18453                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide        18453                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18453                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 118383.089633                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118383.089633                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 118383.089633                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118383.089633                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           379                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.535714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18120                       # number of writebacks
system.iocache.writebacks::total                18120                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide        18453                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18453                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide        18453                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18453                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide   1260277017                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1260277017                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide   1260277017                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1260277017                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 68296.592261                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68296.592261                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 68296.592261                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68296.592261                       # average overall mshr miss latency
system.iocache.replacements                     18436                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           317                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              317                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     67858331                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     67858331                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          317                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            317                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 214064.135647                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 214064.135647                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          317                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          317                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     52008331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     52008331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 164064.135647                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 164064.135647                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide        18136                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18136                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide   2116664822                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2116664822                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide        18136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18136                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 116710.676114                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116710.676114                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide        18136                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18136                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   1208268686                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1208268686                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 66622.666850                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66622.666850                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               14.070505                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18453                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18453                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1074695030000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide    14.070505                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.879407                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.879407                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               166077                       # Number of tag accesses
system.iocache.tags.data_accesses              166077                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions         1431                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          715                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 152795903.001399                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 313047148.655954                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows           18      2.52%      2.52% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          697     97.48%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value   3929900620                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          715                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON  85330227854                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 109249070646                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF     71932500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          342                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          171                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 958991869.526316                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 4575875316.979101                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows            5      2.92%      2.92% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          166     97.08%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value  43978440000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          171                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON  29842224811                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 163987609689                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF    821396500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1294                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          647                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 225187590.870170                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 616458834.093953                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows           13      2.01%      2.01% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          634     97.99%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value   7770396860                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          647                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON  48882926707                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 145696371293                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF     71933000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             190957                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1033280                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3587                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3587                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       113791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       726124                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           12910                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9903                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            83                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45967                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45967                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        727660                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       114719                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        20672                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19737                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       176639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       261461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        26381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         8409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       759589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        68460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       117644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         3129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1245203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       241738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       179136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        32543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3120332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7525632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      7359726                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       102904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        28208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     32398144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1783606                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       469808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        10864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     53117568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6588078                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       713360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       125128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110223026                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           80326                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2736656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1186096                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.465202                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.724793                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 798289     67.30%     67.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 223872     18.87%     86.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 163903     13.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     32      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1186096                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1847018597                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         622911385                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy         16902998                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         89988448                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1775491                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          58931466                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119248954                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          88598422                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4879994                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          13510988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          35333970                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           468838                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         380113368                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         107671474                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  194651221000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.switch_cpus2.inst     14002641                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14002641                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     14002641                       # number of overall hits
system.cpu2.icache.overall_hits::total       14002641                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       415240                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        415241                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       415240                       # number of overall misses
system.cpu2.icache.overall_misses::total       415241                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  44312187000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  44312187000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  44312187000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  44312187000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     14417881                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14417882                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     14417881                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14417882                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.028800                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.028800                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.028800                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.028800                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 106714.639726                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 106714.382732                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 106714.639726                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 106714.382732                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       414729                       # number of writebacks
system.cpu2.icache.writebacks::total           414729                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       415240                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       415240                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       415240                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       415240                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  43896947000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  43896947000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  43896947000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  43896947000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.028800                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.028800                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.028800                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.028800                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 105714.639726                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 105714.639726                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 105714.639726                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 105714.639726                       # average overall mshr miss latency
system.cpu2.icache.replacements                414729                       # number of replacements
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     14002641                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14002641                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       415240                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       415241                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  44312187000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  44312187000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     14417881                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14417882                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.028800                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.028800                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 106714.639726                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 106714.382732                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       415240                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       415240                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  43896947000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  43896947000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.028800                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.028800                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 105714.639726                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 105714.639726                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           79.746540                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14417882                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           415241                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            34.721721                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.000575                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    79.745966                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.155754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.155755                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29251005                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29251005                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.switch_cpus2.data      5525360                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5525360                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data      5562621                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5562621                       # number of overall hits
system.cpu2.dcache.demand_misses::.switch_cpus2.data        73608                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         73608                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        77348                       # number of overall misses
system.cpu2.dcache.overall_misses::total        77348                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   9318874500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9318874500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   9318874500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9318874500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.switch_cpus2.data      5598968                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5598968                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data      5639969                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5639969                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.013147                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013147                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.013714                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013714                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 126601.381643                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 126601.381643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 120479.837876                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120479.837876                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        38352                       # number of writebacks
system.cpu2.dcache.writebacks::total            38352                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        73607                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73607                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        77347                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77347                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         4095                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4095                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9245242500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9245242500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9542685500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9542685500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    586674000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    586674000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013147                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013147                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013714                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013714                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 125602.761966                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125602.761966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 123374.991920                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123374.991920                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 143265.934066                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 143265.934066                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 67044                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      3065424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3065424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        49642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        49642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   5850229500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5850229500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data      3115066                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3115066                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015936                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015936                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 117848.384433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 117848.384433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        49642                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49642                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2212                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2212                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   5800587500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5800587500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    586674000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    586674000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015936                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015936                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 116848.384433                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116848.384433                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 265223.327306                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 265223.327306                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2458448                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2458448                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16025                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16025                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   2012634000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2012634000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2474473                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2474473                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006476                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006476                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 125593.385335                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 125593.385335                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16024                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16024                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         1883                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1883                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1996585000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1996585000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006476                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006476                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 124599.663005                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124599.663005                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data          264                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          264                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          599                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          599                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data          863                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          863                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.694090                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.694090                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          599                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          599                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     94468500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     94468500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.694090                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.694090                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 157710.350584                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 157710.350584                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.switch_cpus2.data        36997                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        36997                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.switch_cpus2.data         3141                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total         3141                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.switch_cpus2.data        40138                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        40138                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.switch_cpus2.data     0.078255                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.078255                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.switch_cpus2.data         3141                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total         3141                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus2.data    202974500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total    202974500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus2.data     0.078255                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.078255                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus2.data 64620.980579                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 64620.980579                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.switch_cpus2.data         1488                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1488                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.switch_cpus2.data         7941                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         7941                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.switch_cpus2.data   1456011000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total   1456011000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.switch_cpus2.data         9429                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         9429                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.switch_cpus2.data     0.842189                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.842189                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.switch_cpus2.data 183353.607858                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 183353.607858                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_misses::.switch_cpus2.data         7941                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total         7941                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus2.data   1448070000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total   1448070000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus2.data     0.842189                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.842189                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus2.data 182353.607858                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 182353.607858                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        41142                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        41142                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         3474                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3474                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    244026500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    244026500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data        44616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        44616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.077864                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.077864                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 70243.667242                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 70243.667242                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data         3111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          363                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          363                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data     45406000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     45406000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.008136                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.008136                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 125085.399449                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 125085.399449                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data        44567                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        44567                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           31                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      1971500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1971500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data        44598                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        44598                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.000695                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000695                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 63596.774194                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 63596.774194                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           31                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      1940500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1940500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.000695                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000695                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 62596.774194                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 62596.774194                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.switch_cpus2.data     37931000                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total     37931000                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.switch_cpus2.data        14400                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total        14400                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus2.data     44959933                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total     44959933                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus2.data  3122.217569                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  3122.217569                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          151.074942                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5731922                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            73093                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            78.419575                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     1051225804500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   151.074942                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.147534                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.147534                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          802                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11560259                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11560259                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  194651221000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           11                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      3793971                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3793982                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           11                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      3793971                       # number of overall hits
system.cpu0.icache.overall_hits::total        3793982                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        59046                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         59051                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        59046                       # number of overall misses
system.cpu0.icache.overall_misses::total        59051                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   7075874500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7075874500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   7075874500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7075874500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      3853017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3853033                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      3853017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3853033                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.312500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015325                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015326                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.312500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015325                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015326                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 119836.644311                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 119826.497434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 119836.644311                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 119826.497434                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        58539                       # number of writebacks
system.cpu0.icache.writebacks::total            58539                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        59046                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        59046                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        59046                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        59046                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   7016828500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7016828500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   7016828500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7016828500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015325                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015325                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015325                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015325                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 118836.644311                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 118836.644311                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 118836.644311                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 118836.644311                       # average overall mshr miss latency
system.cpu0.icache.replacements                 58539                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           11                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      3793971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3793982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        59046                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        59051                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   7075874500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7075874500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      3853017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3853033                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.312500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 119836.644311                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 119826.497434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        59046                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        59046                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   7016828500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7016828500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 118836.644311                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 118836.644311                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           79.858946                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3853033                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            59051                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.249242                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1051223025000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.002105                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    79.856841                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000004                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.155970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.155975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7765117                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7765117                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data      1475282                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1475286                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data      1491370                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1491374                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        86254                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         86256                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        88034                       # number of overall misses
system.cpu0.dcache.overall_misses::total        88036                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  15885253500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15885253500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  15885253500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15885253500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data      1561536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1561542                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data      1579404                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1579410                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.055237                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.055238                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.055739                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.055740                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 184168.311035                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 184164.040762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 180444.527115                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 180440.427780                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        40760                       # number of writebacks
system.cpu0.dcache.writebacks::total            40760                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        86254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        86254                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        88034                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        88034                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         1852                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1852                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15798999500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15798999500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15945189500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15945189500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    381711500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    381711500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.055237                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055236                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.055739                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055739                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 183168.311035                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 183168.311035                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 181125.354976                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 181125.354976                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 206107.721382                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 206107.721382                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                 78696                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       788941                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         788943                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data        47208                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        47210                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   8382960000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8382960000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       836149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       836153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.056459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.056461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 177574.987290                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 177567.464520                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        47208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        47208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         1203                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1203                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   8335752000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8335752000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    381711500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    381711500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.056459                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.056459                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 176574.987290                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 176574.987290                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 317299.667498                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 317299.667498                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       681902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        681904                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        28189                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        28189                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   5592540500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5592540500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       710091                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710093                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.039698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.039698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 198394.426904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 198394.426904                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        28189                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        28189                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          649                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          649                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   5564351500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5564351500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.039698                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039698                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 197394.426904                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 197394.426904                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           90                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           90                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          281                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          281                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          371                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          371                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.757412                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.757412                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          281                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          281                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     56661500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     56661500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.757412                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.757412                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 201642.348754                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 201642.348754                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.switch_cpus0.data        15998                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total        15998                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.switch_cpus0.data         1499                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total         1499                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.switch_cpus0.data        17497                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total        17497                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.switch_cpus0.data     0.085672                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.085672                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.switch_cpus0.data         1499                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total         1499                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus0.data     89528500                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total     89528500                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus0.data     0.085672                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.085672                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus0.data 59725.483656                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 59725.483656                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.switch_cpus0.data         4439                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total         4439                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.switch_cpus0.data        10857                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total        10857                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.switch_cpus0.data   1909753000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total   1909753000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.switch_cpus0.data        15296                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total        15296                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.switch_cpus0.data     0.709793                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.709793                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.switch_cpus0.data 175900.617113                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 175900.617113                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_misses::.switch_cpus0.data        10857                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total        10857                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus0.data   1898896000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total   1898896000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus0.data     0.709793                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.709793                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus0.data 174900.617113                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 174900.617113                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        16843                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16843                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         1434                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1434                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data     97197500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     97197500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        18277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.078459                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.078459                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 67780.683403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 67780.683403                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           91                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     10181000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     10181000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.004979                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004979                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 111879.120879                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 111879.120879                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        18211                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        18211                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           37                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      1976500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1976500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        18248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        18248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.002028                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002028                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 53418.918919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 53418.918919                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           37                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           37                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      1939500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1939500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.002028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.002028                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 52418.918919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 52418.918919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_miss_latency::.switch_cpus0.data     18783000                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_miss_latency::total     18783000                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus0.data          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_mshr_misses::.switch_cpus0.data         4736                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_misses::total         4736                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus0.data     11932107                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::total     11932107                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus0.data  2519.448269                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::total  2519.448269                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          148.006805                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1619668                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            84290                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.215423                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1051223025500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.003197                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   148.003608                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000003                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.144535                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.144538                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          693                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3325632                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3325632                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  194651221000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.switch_cpus1.inst      9353330                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9353330                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      9353330                       # number of overall hits
system.cpu1.icache.overall_hits::total        9353330                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       253367                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        253368                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       253367                       # number of overall misses
system.cpu1.icache.overall_misses::total       253368                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  26431248000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  26431248000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  26431248000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  26431248000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      9606697                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9606698                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      9606697                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9606698                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.026374                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.026374                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.026374                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.026374                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 104320.010104                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 104319.598371                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 104320.010104                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 104319.598371                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       252856                       # number of writebacks
system.cpu1.icache.writebacks::total           252856                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       253367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       253367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       253367                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       253367                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst  26177881000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  26177881000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst  26177881000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  26177881000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.026374                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.026374                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.026374                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.026374                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103320.010104                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 103320.010104                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103320.010104                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 103320.010104                       # average overall mshr miss latency
system.cpu1.icache.replacements                252856                       # number of replacements
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      9353330                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9353330                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       253367                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       253368                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  26431248000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  26431248000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      9606697                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9606698                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.026374                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.026374                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 104320.010104                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 104319.598371                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       253367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       253367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst  26177881000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  26177881000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.026374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.026374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 103320.010104                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 103320.010104                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           79.204570                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9606698                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           253368                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            37.915988                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.001929                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    79.202641                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.154693                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.154696                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19466764                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19466764                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data      3776078                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3776078                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data      3796322                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3796322                       # number of overall hits
system.cpu1.dcache.demand_misses::.switch_cpus1.data        22381                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22381                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        24127                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24127                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data   2475161500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2475161500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data   2475161500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2475161500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.switch_cpus1.data      3798459                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3798459                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data      3820449                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3820449                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005892                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005892                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006315                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 110592.087038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110592.087038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 102588.863099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102588.863099                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks         9283                       # number of writebacks
system.cpu1.dcache.writebacks::total             9283                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        22381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        24127                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        24127                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         2639                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2639                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   2452780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2452780500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   2529565000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2529565000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data    383629000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    383629000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.005892                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005892                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006315                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006315                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 109592.087038                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109592.087038                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 104843.743524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104843.743524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 145369.079197                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 145369.079197                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                 16999                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data      2057752                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2057752                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        16039                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16039                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   1675229000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1675229000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data      2073791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2073791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.007734                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007734                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 104447.222395                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104447.222395                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        16039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data         1584                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         1584                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   1659190000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1659190000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data    383629000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    383629000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007734                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 103447.222395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103447.222395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 242190.025253                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 242190.025253                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      1717886                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1717886                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         5403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    640350500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    640350500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      1723289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1723289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.003135                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003135                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 118517.582824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118517.582824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         5403                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5403                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         1055                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         1055                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    634947500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    634947500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.003135                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003135                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 117517.582824                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117517.582824                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           60                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           60                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          132                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          132                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.687500                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.687500                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          132                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          132                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     17595500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     17595500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.687500                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.687500                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 133299.242424                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 133299.242424                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.switch_cpus1.data        20184                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        20184                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.switch_cpus1.data         1614                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         1614                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.switch_cpus1.data        21798                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        21798                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.switch_cpus1.data     0.074043                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.074043                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.switch_cpus1.data         1614                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total         1614                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus1.data     59189000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total     59189000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus1.data     0.074043                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.074043                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus1.data 36672.242875                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 36672.242875                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.switch_cpus1.data          440                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          440                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.switch_cpus1.data          939                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total          939                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.switch_cpus1.data    159582000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total    159582000                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.switch_cpus1.data         1379                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         1379                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.switch_cpus1.data     0.680928                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.680928                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.switch_cpus1.data 169948.881789                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 169948.881789                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_misses::.switch_cpus1.data          939                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total          939                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus1.data    158643000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total    158643000                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus1.data     0.680928                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.680928                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus1.data 168948.881789                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 168948.881789                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        23162                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23162                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         1628                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1628                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     62699500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     62699500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        24790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.065672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.065672                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 38513.206388                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38513.206388                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data         1583                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1583                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      5391500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5391500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.001815                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001815                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 119811.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 119811.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        24756                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24756                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           15                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       359000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       359000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        24771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        24771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.000606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000606                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 23933.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23933.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           15                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       344000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       344000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.000606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000606                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 22933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.switch_cpus1.data      8822000                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total      8822000                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.switch_cpus1.data         1536                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total         1536                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus1.data      6546497                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total      6546497                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus1.data  4262.042318                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total  4262.042318                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          129.039852                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3870275                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            21896                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           176.757170                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1051225811500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   129.039852                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.126015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.126015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          740                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          617                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          7764988                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         7764988                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.dtb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst        52970                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data        24700                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.dtb.walker         3468                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.itb.walker        12788                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       252277                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data        13866                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.dtb.walker         1344                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.itb.walker        58714                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       406836                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        47622                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.dtb.walker        15583                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.itb.walker        89139                       # number of demand (read+write) hits
system.l2.demand_hits::total                   979319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker            3                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst        52970                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data        24700                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.dtb.walker         3468                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.itb.walker        12788                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       252277                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data        13866                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.dtb.walker         1344                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.itb.walker        58714                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       406836                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        47622                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.dtb.walker        15583                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.itb.walker        89139                       # number of overall hits
system.l2.overall_hits::total                  979319                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         6074                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        43479                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.dtb.walker           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.itb.walker           63                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         1087                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         3015                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.itb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         8396                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        11179                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.dtb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.itb.walker           28                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73475                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                5                       # number of overall misses
system.l2.overall_misses::.cpu0.data                2                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker            6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                1                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         6074                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        43479                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.dtb.walker           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.itb.walker           63                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         1087                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         3015                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.itb.walker            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         8396                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        11179                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.dtb.walker           58                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.itb.walker           28                       # number of overall misses
system.l2.overall_misses::total                 73475                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst   1581725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  11255283500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.dtb.walker     14390000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.itb.walker     17070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    283373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    782604500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.dtb.walker      3709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.itb.walker      2321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst   2185339000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   2901905000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.dtb.walker     15887500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.itb.walker      7438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19051046500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   1581725500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  11255283500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.dtb.walker     14390000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.itb.walker     17070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    283373000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    782604500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.dtb.walker      3709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.itb.walker      2321000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst   2185339000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   2901905000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.dtb.walker     15887500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.itb.walker      7438000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19051046500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst        59044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        68179                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.dtb.walker         3520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.itb.walker        12851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       253364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        16881                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.dtb.walker         1358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.itb.walker        58723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       415232                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        58801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.dtb.walker        15641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.itb.walker        89167                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1052794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst        59044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        68179                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.dtb.walker         3520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.itb.walker        12851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       253364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        16881                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.dtb.walker         1358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.itb.walker        58723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       415232                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        58801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.dtb.walker        15641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.itb.walker        89167                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1052794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.102872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.637718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.dtb.walker     0.014773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.itb.walker     0.004902                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.004290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.178603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.dtb.walker     0.010309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.itb.walker     0.000153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.020220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.190116                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.dtb.walker     0.003708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.itb.walker     0.000314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069790                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.102872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.637718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.dtb.walker     0.014773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.itb.walker     0.004902                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.004290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.178603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.dtb.walker     0.010309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.itb.walker     0.000153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.020220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.190116                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.dtb.walker     0.003708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.itb.walker     0.000314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069790                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 260409.203161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 258867.119759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.dtb.walker 276730.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.itb.walker 270952.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 260692.732291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 259570.315091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.dtb.walker 264964.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.itb.walker 257888.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 260283.349214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 259585.383308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.dtb.walker 273922.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.itb.walker 265642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 259286.104117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 260409.203161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 258867.119759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.dtb.walker 276730.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.itb.walker 270952.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 260692.732291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 259570.315091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.dtb.walker 264964.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.itb.walker 257888.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 260283.349214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 259585.383308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.dtb.walker 273922.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.itb.walker 265642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 259286.104117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25396                       # number of writebacks
system.l2.writebacks::total                     25396                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.itb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 211                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.itb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                211                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst         6031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        43477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.dtb.walker           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.itb.walker           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         1017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         2995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.itb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         8341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        11177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.dtb.walker           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.itb.walker           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         6031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        43477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.dtb.walker           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.itb.walker           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         1017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         2995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.itb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         8341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        11177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.dtb.walker           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.itb.walker           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73243                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         1852                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         2639                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         4095                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         8586                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    967946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data   6907009002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.dtb.walker      9190000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.itb.walker     10305000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    163665500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    477702001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.dtb.walker      1140000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.itb.walker       341000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst   1337206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   1783735000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.dtb.walker     10087500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.itb.walker      4298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11672626003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    967946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data   6907009002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.dtb.walker      9190000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.itb.walker     10305000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    163665500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    477702001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.dtb.walker      1140000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.itb.walker       341000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst   1337206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   1783735000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.dtb.walker     10087500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.itb.walker      4298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11672626003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data    258329500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data    221260500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    359916000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    839506000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.102144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.637689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.014773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.004669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.004014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.177418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.005155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.000034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.020088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.190082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.dtb.walker     0.003708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.itb.walker     0.000292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.102144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.637689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.014773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.004669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.004014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.177418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.005155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.000034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.020088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.190082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.dtb.walker     0.003708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.itb.walker     0.000292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069570                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 160495.108606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 158865.814155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 176730.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker       171750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 160929.695182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 159499.833389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 162857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker       170500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 160317.288095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 159589.782589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 173922.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.itb.walker 165326.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 159368.485767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 160495.108606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 158865.814155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 176730.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker       171750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 160929.695182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 159499.833389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 162857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker       170500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 160317.288095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 159589.782589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 173922.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.itb.walker 165326.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 159368.485767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 139486.771058                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 83842.553998                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 87891.575092                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 97776.147216                       # average overall mshr uncacheable latency
system.l2.replacements                          52782                       # number of replacements
system.l2.ReadReq_hits::.cpu0.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.dtb.walker         3468                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.itb.walker        12788                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.dtb.walker         1344                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.itb.walker        58714                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.dtb.walker        15583                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.itb.walker        89139                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  181047                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu0.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.dtb.walker           52                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.itb.walker           63                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.itb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.dtb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.itb.walker           28                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   237                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.switch_cpus0.dtb.walker     14390000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus0.itb.walker     17070000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.dtb.walker      3709500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.itb.walker      2321000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.dtb.walker     15887500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.itb.walker      7438000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60816000                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.cpu0.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.dtb.walker         3520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.itb.walker        12851                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.dtb.walker         1358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.itb.walker        58723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.dtb.walker        15641                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.itb.walker        89167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              181284                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.dtb.walker     0.014773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.itb.walker     0.004902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.dtb.walker     0.010309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.itb.walker     0.000153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.dtb.walker     0.003708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.itb.walker     0.000314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001307                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.dtb.walker 276730.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.itb.walker 270952.380952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.dtb.walker 264964.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.itb.walker 257888.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.dtb.walker 273922.413793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.itb.walker 265642.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 256607.594937                       # average ReadReq miss latency
system.l2.ReadReq_mshr_hits::.switch_cpus0.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.itb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus2.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_misses::.switch_cpus0.dtb.walker           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus0.itb.walker           60                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.itb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.dtb.walker           58                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.itb.walker           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1203                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data         1584                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2212                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4999                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.dtb.walker      9190000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.itb.walker     10305000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.dtb.walker      1140000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.itb.walker       341000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.dtb.walker     10087500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.itb.walker      4298500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     35362000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    258329500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data    221260500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    359916000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    839506000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.014773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.004669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.005155                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.000034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.dtb.walker     0.003708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.itb.walker     0.000292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 176730.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker       171750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 162857.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker       170500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 173922.413793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.itb.walker 165326.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 172497.560976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 214737.738986                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 139684.659091                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 162710.669078                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 167934.786957                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          649                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         1055                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1883                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3587                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        88395                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88395                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        88395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       392910                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           392910                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       392910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       392910                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks          12910                       # number of WriteClean hits
system.l2.WriteClean_hits::total                12910                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks        12910                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            12910                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          262                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           262                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1154                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          781                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         1300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3235                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          284                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          346                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          856                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1486                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data     50162000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data     54494500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data    164084500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    268741000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         1438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         1127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.197497                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.307010                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.397032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.314764                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 176626.760563                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 157498.554913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 191687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 180848.586810                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          284                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          346                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          856                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1486                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data     30963000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data     37740000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data     93335000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    162038000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.197497                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.307010                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.397032                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.314764                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 109024.647887                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 109075.144509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 109036.214953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 109043.068641                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       838000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data      1461500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2299500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.636364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.392857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data       209500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 208785.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 209045.454545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       438000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       761500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1199500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.636364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.392857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data       109500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 108785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 109045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         6488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         8672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16916                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        18564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         3862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   4775054000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    351178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    981096500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6107328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        25052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         3127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        12534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.741019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.438439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.308122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.584506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 257221.180780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 256147.337710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 254038.451579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 256642.791108                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        18564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         3862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   2918654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    214077501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    594896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3727628001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.741019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.438439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.308122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.584506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 157221.180780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 156146.973742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 154038.451579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 156642.770139                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu2.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst        52970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       252277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       406836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             712084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         6074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         1087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         8396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   1581725500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    283373000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst   2185339000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4050437500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst        59044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       253364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       415232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         727647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.102872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.004290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.020220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 260409.203161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 260692.732291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 260283.349214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 260260.714515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           168                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         6031                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         1017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         8341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    967946000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    163665500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst   1337206500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2468818000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.102144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.004014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.020088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 160495.108606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 160929.695182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 160317.288095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 160427.448177                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data        18212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data        12110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        38950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             69272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.data        24915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         1644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         7317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data   6480229500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data    431426500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data   1920808500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8832464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        43127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data        13754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        46267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        103150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.577712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.119529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.158147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.328434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 260093.497893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 262424.878345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 262513.120131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 260713.870358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           20                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data        24913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         1624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         7315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   3988355002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    263624500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   1188838500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5440818002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.577666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.118075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.158104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.328182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 160091.317866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 162330.357143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 162520.642515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 160723.679605                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus0.data         2938                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus1.data          251                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus2.data         1755                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4944                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus0.data         7597                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus1.data          631                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus2.data         6029                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14257                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus0.data     72159500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus2.data    143738500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    215898000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus0.data        10535                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus1.data          882                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus2.data         7784                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19201                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus0.data     0.721120                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus1.data     0.715420                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus2.data     0.774538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.742513                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus0.data  9498.420429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus2.data 23841.184276                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15143.298029                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.switch_cpus0.data         7597                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus1.data          631                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus2.data         6029                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14257                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus0.data    826950500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus1.data     68770500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus2.data    656479500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1552200500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus0.data     0.721120                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus1.data     0.715420                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus2.data     0.774538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.742513                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus0.data 108852.244307                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus1.data 108986.529319                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus2.data 108886.963012                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 108872.869468                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30807.907039                       # Cycle average of tags in use
system.l2.tags.total_refs                     1616295                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     91388                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.686075                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1051223025000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4314.190284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.902556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.042222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.368748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     0.726341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  2151.129956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 16568.915369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.dtb.walker    25.813953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.itb.walker    38.999698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   517.860107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  1032.057357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.dtb.walker     4.293986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.itb.walker     1.999503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  3019.090182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  3087.192156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.dtb.walker    30.171999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.itb.walker    10.152621                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.131659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.065647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.505643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.dtb.walker     0.000788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.itb.walker     0.001190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.015804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.031496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.dtb.walker     0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.itb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.092135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.094214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.dtb.walker     0.000921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.itb.walker     0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940183                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           129                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28079                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.003937                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.991852                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13132932                       # Number of tag accesses
system.l2.tags.data_accesses                 13132932                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       385984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      2597504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.itb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       187008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.dtb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       533824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       689280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.dtb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.itb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4473152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       385984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        65088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       533824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        985280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2785024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2785024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         6031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        40586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.dtb.walker           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.itb.walker           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         2922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         8341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        10770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.dtb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.itb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             1644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data              658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker         1315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker         1973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst              329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker          986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      1982952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     13344401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.dtb.walker        17097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.itb.walker        19728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       334383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data       960734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.dtb.walker         2302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.itb.walker          658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      2742464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      3541103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.dtb.walker        19070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.itb.walker         8549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22980343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         1644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst          329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      1982952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       334383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      2742464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5061771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14307765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14307765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14307765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            1644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data             658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker         1315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker         1973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst             329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker          986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      1982952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     13344401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.dtb.walker        17097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.itb.walker        19728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       334383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data       960734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.dtb.walker         2302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.itb.walker          658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      2742464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      3541103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.dtb.walker        19070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.itb.walker         8549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37288107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      6030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     40377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.dtb.walker::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.itb.walker::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      2921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.dtb.walker::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.itb.walker::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      8341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     10760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.dtb.walker::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.itb.walker::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.215261518500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              219662                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42166                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69872                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43516                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1598                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    747157500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  348250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2053095000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10727.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29477.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    48963                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32666                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69872                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43516                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     49                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.758274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.449046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.699482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15314     48.59%     48.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7330     23.26%     71.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2741      8.70%     80.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1481      4.70%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1017      3.23%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          751      2.38%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          573      1.82%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          899      2.85%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1409      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31515                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.723902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    272.981430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1751     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.812892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.724113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     16.862603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1371     78.21%     78.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            33      1.88%     80.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            18      1.03%     81.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            25      1.43%     82.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            68      3.88%     86.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            15      0.86%     87.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            14      0.80%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            16      0.91%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            10      0.57%     89.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.11%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.11%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            10      0.57%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            92      5.25%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            21      1.20%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            21      1.20%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            22      1.25%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.34%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            3      0.17%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4457600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2783808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4471808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2785024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  194650775000                       # Total gap between requests
system.mem_ctrls.avgGap                    1716678.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       385920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data      2584128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.dtb.walker         3328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.itb.walker         3840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        65024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       186944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.dtb.walker          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.itb.walker          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       533824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       688640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.dtb.walker         3712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.itb.walker         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2783808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 1982622.961166888243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 13275682.803156789392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.dtb.walker 17097.246099614957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.itb.walker 19727.591653401872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 334053.885330938385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 960404.920326447813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.dtb.walker 2301.552359563552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.itb.walker 657.586388446729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 2742464.033017083537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 3537814.769843402319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.dtb.walker 19070.005264955144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.itb.walker 8548.623049807478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14301517.569133687764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         6031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        40586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.dtb.walker           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.itb.walker           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         1017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         2922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.dtb.walker            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.itb.walker            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         8341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        10770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.dtb.walker           58                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.itb.walker           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43516                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    178219500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data   1174754750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.dtb.walker      2367250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.itb.walker      2441500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     30485000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     87074500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.dtb.walker       221750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.itb.walker        78750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    244890750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    329191250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.dtb.walker      2482000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.itb.walker       888000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4528333293750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29550.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28944.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.dtb.walker     45524.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.itb.walker     40691.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     29975.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     29799.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.dtb.walker     31678.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.itb.walker     39375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     29359.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     30565.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.dtb.walker     42793.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.itb.walker     34153.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 104061340.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115261020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61255095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           243838140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          113581980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15365385360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13448603370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63420758400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        92768683365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        476.589246                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164716264250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6499740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23435216750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            109777500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58344330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           253462860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          113472360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15365385360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13549023690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      63336150240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        92785616340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        476.676237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 164508598750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6499740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23642882250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 1245874255500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2138                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2138                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19969                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19969                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        36906                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        36906                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4226                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1166824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1166824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1171050                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               303500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18962000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5475000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             6171000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy            95189153                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
