

================================================================
== Vivado HLS Report for 'InvCipher'
================================================================
* Date:           Wed May 13 23:30:50 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.821 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      485|      485| 4.850 us | 4.850 us |  485|  485|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_InvMixColumns_fu_981  |InvMixColumns  |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
        |grp_InvSubBytes_fu_1001   |InvSubBytes    |       41|       41|  0.410 us |  0.410 us |   41|   41|   none  |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      441|      441|        49|          -|          -|     9|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     406|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        1|      -|     537|    3085|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     887|    -|
|Register         |        -|      -|     272|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|     809|    4378|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |grp_InvMixColumns_fu_981  |InvMixColumns  |        0|      0|  261|  2497|    0|
    |grp_InvSubBytes_fu_1001   |InvSubBytes    |        1|      0|  276|   588|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |Total                     |               |        1|      0|  537|  3085|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |round_fu_1165_p2         |     +    |      0|  0|  13|           4|           2|
    |icmp_ln464_fu_1139_p2    |   icmp   |      0|  0|   9|           4|           1|
    |xor_ln252_10_fu_1102_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_11_fu_1108_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_12_fu_1114_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_13_fu_1121_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_14_fu_1127_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_15_fu_1133_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_16_fu_1495_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_17_fu_1502_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_18_fu_1509_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_19_fu_1516_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_1_fu_1046_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_20_fu_1523_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_21_fu_1530_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_22_fu_1537_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_23_fu_1544_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_24_fu_1551_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_25_fu_1558_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_26_fu_1565_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_27_fu_1572_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_28_fu_1579_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_29_fu_1586_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_2_fu_1052_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_30_fu_1593_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_31_fu_1600_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_32_fu_1235_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_33_fu_1243_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_34_fu_1251_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_35_fu_1259_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_36_fu_1267_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_37_fu_1275_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_38_fu_1283_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_39_fu_1291_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_3_fu_1058_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_40_fu_1299_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_41_fu_1307_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_42_fu_1315_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_43_fu_1323_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_44_fu_1331_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_45_fu_1339_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_46_fu_1347_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_47_fu_1355_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_4_fu_1064_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_5_fu_1071_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_6_fu_1077_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_7_fu_1083_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_8_fu_1089_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_9_fu_1096_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln252_fu_1039_p2     |    xor   |      0|  0|   8|           8|           8|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 406|         392|         387|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |RoundKey_0_address0         |  21|          4|    4|         16|
    |RoundKey_10_address0        |  21|          4|    4|         16|
    |RoundKey_11_address0        |  21|          4|    4|         16|
    |RoundKey_12_address0        |  21|          4|    4|         16|
    |RoundKey_13_address0        |  21|          4|    4|         16|
    |RoundKey_14_address0        |  21|          4|    4|         16|
    |RoundKey_15_address0        |  21|          4|    4|         16|
    |RoundKey_1_address0         |  21|          4|    4|         16|
    |RoundKey_2_address0         |  21|          4|    4|         16|
    |RoundKey_3_address0         |  21|          4|    4|         16|
    |RoundKey_4_address0         |  21|          4|    4|         16|
    |RoundKey_5_address0         |  21|          4|    4|         16|
    |RoundKey_6_address0         |  21|          4|    4|         16|
    |RoundKey_7_address0         |  21|          4|    4|         16|
    |RoundKey_8_address0         |  21|          4|    4|         16|
    |RoundKey_9_address0         |  21|          4|    4|         16|
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |round_assign_reg_970        |   9|          2|    4|          8|
    |state_0_0_load_4_reg_828    |   9|          2|    8|         16|
    |state_0_0_o                 |  27|          5|    8|         40|
    |state_0_1_o                 |  21|          4|    8|         32|
    |state_0_1_read_ass_reg_948  |   9|          2|    8|         16|
    |state_0_2_o                 |  21|          4|    8|         32|
    |state_0_3_o                 |  21|          4|    8|         32|
    |state_1_0_load_4_reg_818    |   9|          2|    8|         16|
    |state_1_0_o                 |  27|          5|    8|         40|
    |state_1_1_o                 |  21|          4|    8|         32|
    |state_1_1_read_ass_reg_915  |   9|          2|    8|         16|
    |state_1_2_o                 |  21|          4|    8|         32|
    |state_1_3_o                 |  21|          4|    8|         32|
    |state_1_3_read_ass_reg_893  |   9|          2|    8|         16|
    |state_2_0_load_4_reg_808    |   9|          2|    8|         16|
    |state_2_0_o                 |  27|          5|    8|         40|
    |state_2_1_o                 |  21|          4|    8|         32|
    |state_2_1_read_ass_reg_882  |   9|          2|    8|         16|
    |state_2_2_o                 |  21|          4|    8|         32|
    |state_2_2_read_ass_reg_871  |   9|          2|    8|         16|
    |state_2_3_o                 |  21|          4|    8|         32|
    |state_2_3_read_ass_reg_860  |   9|          2|    8|         16|
    |state_3_0_load_4_reg_798    |   9|          2|    8|         16|
    |state_3_0_o                 |  27|          5|    8|         40|
    |state_3_1_o                 |  21|          4|    8|         32|
    |state_3_2_o                 |  21|          4|    8|         32|
    |state_3_2_read_ass_reg_838  |   9|          2|    8|         16|
    |state_3_3_o                 |  21|          4|    8|         32|
    |state_3_3_read_ass_reg_959  |   9|          2|    8|         16|
    |temp_1_reg_937              |   9|          2|    8|         16|
    |temp_2_reg_904              |   9|          2|    8|         16|
    |temp_3_reg_926              |   9|          2|    8|         16|
    |temp_reg_849                |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 887|        173|  325|       1071|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  6|   0|    6|          0|
    |grp_InvMixColumns_fu_981_ap_start_reg  |  1|   0|    1|          0|
    |grp_InvSubBytes_fu_1001_ap_start_reg   |  1|   0|    1|          0|
    |round_assign_reg_970                   |  4|   0|    4|          0|
    |round_reg_1850                         |  4|   0|    4|          0|
    |state_0_0_load_4_reg_828               |  8|   0|    8|          0|
    |state_0_1_read_ass_reg_948             |  8|   0|    8|          0|
    |state_1_0_load_4_reg_818               |  8|   0|    8|          0|
    |state_1_1_read_ass_reg_915             |  8|   0|    8|          0|
    |state_1_3_read_ass_reg_893             |  8|   0|    8|          0|
    |state_2_0_load_4_reg_808               |  8|   0|    8|          0|
    |state_2_1_read_ass_reg_882             |  8|   0|    8|          0|
    |state_2_2_read_ass_reg_871             |  8|   0|    8|          0|
    |state_2_3_read_ass_reg_860             |  8|   0|    8|          0|
    |state_3_0_load_4_reg_798               |  8|   0|    8|          0|
    |state_3_2_read_ass_reg_838             |  8|   0|    8|          0|
    |state_3_3_read_ass_reg_959             |  8|   0|    8|          0|
    |temp_1_reg_937                         |  8|   0|    8|          0|
    |temp_2_reg_904                         |  8|   0|    8|          0|
    |temp_3_reg_926                         |  8|   0|    8|          0|
    |temp_reg_849                           |  8|   0|    8|          0|
    |xor_ln252_32_reg_1935                  |  8|   0|    8|          0|
    |xor_ln252_33_reg_1940                  |  8|   0|    8|          0|
    |xor_ln252_34_reg_1945                  |  8|   0|    8|          0|
    |xor_ln252_35_reg_1950                  |  8|   0|    8|          0|
    |xor_ln252_36_reg_1955                  |  8|   0|    8|          0|
    |xor_ln252_37_reg_1960                  |  8|   0|    8|          0|
    |xor_ln252_38_reg_1965                  |  8|   0|    8|          0|
    |xor_ln252_39_reg_1970                  |  8|   0|    8|          0|
    |xor_ln252_40_reg_1975                  |  8|   0|    8|          0|
    |xor_ln252_41_reg_1980                  |  8|   0|    8|          0|
    |xor_ln252_42_reg_1985                  |  8|   0|    8|          0|
    |xor_ln252_43_reg_1990                  |  8|   0|    8|          0|
    |xor_ln252_44_reg_1995                  |  8|   0|    8|          0|
    |xor_ln252_45_reg_2000                  |  8|   0|    8|          0|
    |xor_ln252_46_reg_2005                  |  8|   0|    8|          0|
    |xor_ln252_47_reg_2010                  |  8|   0|    8|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |272|   0|  272|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   InvCipher  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   InvCipher  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   InvCipher  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   InvCipher  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   InvCipher  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   InvCipher  | return value |
|state_0_0_i           |  in |    8|   ap_ovld  |   state_0_0  |    pointer   |
|state_0_0_o           | out |    8|   ap_ovld  |   state_0_0  |    pointer   |
|state_0_0_o_ap_vld    | out |    1|   ap_ovld  |   state_0_0  |    pointer   |
|state_0_1_i           |  in |    8|   ap_ovld  |   state_0_1  |    pointer   |
|state_0_1_o           | out |    8|   ap_ovld  |   state_0_1  |    pointer   |
|state_0_1_o_ap_vld    | out |    1|   ap_ovld  |   state_0_1  |    pointer   |
|state_0_2_i           |  in |    8|   ap_ovld  |   state_0_2  |    pointer   |
|state_0_2_o           | out |    8|   ap_ovld  |   state_0_2  |    pointer   |
|state_0_2_o_ap_vld    | out |    1|   ap_ovld  |   state_0_2  |    pointer   |
|state_0_3_i           |  in |    8|   ap_ovld  |   state_0_3  |    pointer   |
|state_0_3_o           | out |    8|   ap_ovld  |   state_0_3  |    pointer   |
|state_0_3_o_ap_vld    | out |    1|   ap_ovld  |   state_0_3  |    pointer   |
|state_1_0_i           |  in |    8|   ap_ovld  |   state_1_0  |    pointer   |
|state_1_0_o           | out |    8|   ap_ovld  |   state_1_0  |    pointer   |
|state_1_0_o_ap_vld    | out |    1|   ap_ovld  |   state_1_0  |    pointer   |
|state_1_1_i           |  in |    8|   ap_ovld  |   state_1_1  |    pointer   |
|state_1_1_o           | out |    8|   ap_ovld  |   state_1_1  |    pointer   |
|state_1_1_o_ap_vld    | out |    1|   ap_ovld  |   state_1_1  |    pointer   |
|state_1_2_i           |  in |    8|   ap_ovld  |   state_1_2  |    pointer   |
|state_1_2_o           | out |    8|   ap_ovld  |   state_1_2  |    pointer   |
|state_1_2_o_ap_vld    | out |    1|   ap_ovld  |   state_1_2  |    pointer   |
|state_1_3_i           |  in |    8|   ap_ovld  |   state_1_3  |    pointer   |
|state_1_3_o           | out |    8|   ap_ovld  |   state_1_3  |    pointer   |
|state_1_3_o_ap_vld    | out |    1|   ap_ovld  |   state_1_3  |    pointer   |
|state_2_0_i           |  in |    8|   ap_ovld  |   state_2_0  |    pointer   |
|state_2_0_o           | out |    8|   ap_ovld  |   state_2_0  |    pointer   |
|state_2_0_o_ap_vld    | out |    1|   ap_ovld  |   state_2_0  |    pointer   |
|state_2_1_i           |  in |    8|   ap_ovld  |   state_2_1  |    pointer   |
|state_2_1_o           | out |    8|   ap_ovld  |   state_2_1  |    pointer   |
|state_2_1_o_ap_vld    | out |    1|   ap_ovld  |   state_2_1  |    pointer   |
|state_2_2_i           |  in |    8|   ap_ovld  |   state_2_2  |    pointer   |
|state_2_2_o           | out |    8|   ap_ovld  |   state_2_2  |    pointer   |
|state_2_2_o_ap_vld    | out |    1|   ap_ovld  |   state_2_2  |    pointer   |
|state_2_3_i           |  in |    8|   ap_ovld  |   state_2_3  |    pointer   |
|state_2_3_o           | out |    8|   ap_ovld  |   state_2_3  |    pointer   |
|state_2_3_o_ap_vld    | out |    1|   ap_ovld  |   state_2_3  |    pointer   |
|state_3_0_i           |  in |    8|   ap_ovld  |   state_3_0  |    pointer   |
|state_3_0_o           | out |    8|   ap_ovld  |   state_3_0  |    pointer   |
|state_3_0_o_ap_vld    | out |    1|   ap_ovld  |   state_3_0  |    pointer   |
|state_3_1_i           |  in |    8|   ap_ovld  |   state_3_1  |    pointer   |
|state_3_1_o           | out |    8|   ap_ovld  |   state_3_1  |    pointer   |
|state_3_1_o_ap_vld    | out |    1|   ap_ovld  |   state_3_1  |    pointer   |
|state_3_2_i           |  in |    8|   ap_ovld  |   state_3_2  |    pointer   |
|state_3_2_o           | out |    8|   ap_ovld  |   state_3_2  |    pointer   |
|state_3_2_o_ap_vld    | out |    1|   ap_ovld  |   state_3_2  |    pointer   |
|state_3_3_i           |  in |    8|   ap_ovld  |   state_3_3  |    pointer   |
|state_3_3_o           | out |    8|   ap_ovld  |   state_3_3  |    pointer   |
|state_3_3_o_ap_vld    | out |    1|   ap_ovld  |   state_3_3  |    pointer   |
|RoundKey_0_address0   | out |    4|  ap_memory |  RoundKey_0  |     array    |
|RoundKey_0_ce0        | out |    1|  ap_memory |  RoundKey_0  |     array    |
|RoundKey_0_q0         |  in |    8|  ap_memory |  RoundKey_0  |     array    |
|RoundKey_1_address0   | out |    4|  ap_memory |  RoundKey_1  |     array    |
|RoundKey_1_ce0        | out |    1|  ap_memory |  RoundKey_1  |     array    |
|RoundKey_1_q0         |  in |    8|  ap_memory |  RoundKey_1  |     array    |
|RoundKey_2_address0   | out |    4|  ap_memory |  RoundKey_2  |     array    |
|RoundKey_2_ce0        | out |    1|  ap_memory |  RoundKey_2  |     array    |
|RoundKey_2_q0         |  in |    8|  ap_memory |  RoundKey_2  |     array    |
|RoundKey_3_address0   | out |    4|  ap_memory |  RoundKey_3  |     array    |
|RoundKey_3_ce0        | out |    1|  ap_memory |  RoundKey_3  |     array    |
|RoundKey_3_q0         |  in |    8|  ap_memory |  RoundKey_3  |     array    |
|RoundKey_4_address0   | out |    4|  ap_memory |  RoundKey_4  |     array    |
|RoundKey_4_ce0        | out |    1|  ap_memory |  RoundKey_4  |     array    |
|RoundKey_4_q0         |  in |    8|  ap_memory |  RoundKey_4  |     array    |
|RoundKey_5_address0   | out |    4|  ap_memory |  RoundKey_5  |     array    |
|RoundKey_5_ce0        | out |    1|  ap_memory |  RoundKey_5  |     array    |
|RoundKey_5_q0         |  in |    8|  ap_memory |  RoundKey_5  |     array    |
|RoundKey_6_address0   | out |    4|  ap_memory |  RoundKey_6  |     array    |
|RoundKey_6_ce0        | out |    1|  ap_memory |  RoundKey_6  |     array    |
|RoundKey_6_q0         |  in |    8|  ap_memory |  RoundKey_6  |     array    |
|RoundKey_7_address0   | out |    4|  ap_memory |  RoundKey_7  |     array    |
|RoundKey_7_ce0        | out |    1|  ap_memory |  RoundKey_7  |     array    |
|RoundKey_7_q0         |  in |    8|  ap_memory |  RoundKey_7  |     array    |
|RoundKey_8_address0   | out |    4|  ap_memory |  RoundKey_8  |     array    |
|RoundKey_8_ce0        | out |    1|  ap_memory |  RoundKey_8  |     array    |
|RoundKey_8_q0         |  in |    8|  ap_memory |  RoundKey_8  |     array    |
|RoundKey_9_address0   | out |    4|  ap_memory |  RoundKey_9  |     array    |
|RoundKey_9_ce0        | out |    1|  ap_memory |  RoundKey_9  |     array    |
|RoundKey_9_q0         |  in |    8|  ap_memory |  RoundKey_9  |     array    |
|RoundKey_10_address0  | out |    4|  ap_memory |  RoundKey_10 |     array    |
|RoundKey_10_ce0       | out |    1|  ap_memory |  RoundKey_10 |     array    |
|RoundKey_10_q0        |  in |    8|  ap_memory |  RoundKey_10 |     array    |
|RoundKey_11_address0  | out |    4|  ap_memory |  RoundKey_11 |     array    |
|RoundKey_11_ce0       | out |    1|  ap_memory |  RoundKey_11 |     array    |
|RoundKey_11_q0        |  in |    8|  ap_memory |  RoundKey_11 |     array    |
|RoundKey_12_address0  | out |    4|  ap_memory |  RoundKey_12 |     array    |
|RoundKey_12_ce0       | out |    1|  ap_memory |  RoundKey_12 |     array    |
|RoundKey_12_q0        |  in |    8|  ap_memory |  RoundKey_12 |     array    |
|RoundKey_13_address0  | out |    4|  ap_memory |  RoundKey_13 |     array    |
|RoundKey_13_ce0       | out |    1|  ap_memory |  RoundKey_13 |     array    |
|RoundKey_13_q0        |  in |    8|  ap_memory |  RoundKey_13 |     array    |
|RoundKey_14_address0  | out |    4|  ap_memory |  RoundKey_14 |     array    |
|RoundKey_14_ce0       | out |    1|  ap_memory |  RoundKey_14 |     array    |
|RoundKey_14_q0        |  in |    8|  ap_memory |  RoundKey_14 |     array    |
|RoundKey_15_address0  | out |    4|  ap_memory |  RoundKey_15 |     array    |
|RoundKey_15_ce0       | out |    1|  ap_memory |  RoundKey_15 |     array    |
|RoundKey_15_q0        |  in |    8|  ap_memory |  RoundKey_15 |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

