{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583024959717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583024959717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 29 20:09:19 2020 " "Processing started: Sat Feb 29 20:09:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583024959717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583024959717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583024959717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583024959986 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Reg32.v " "Can't analyze file -- file Reg32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1583024960024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MD_Mux " "Found entity 1: MD_Mux" {  } { { "MD_Mux.v" "" { Text "D:/Elec_374/MD_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583024960027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583024960027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "D:/Elec_374/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583024960029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583024960029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32_to_1 " "Found entity 1: Mux_32_to_1" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583024960030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583024960030 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R0 Mux_32_to_1.v(5) " "Verilog HDL error at Mux_32_to_1.v(5): object \"BusMuxin_R0\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R1 Mux_32_to_1.v(6) " "Verilog HDL error at Mux_32_to_1.v(6): object \"BusMuxin_R1\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R2 Mux_32_to_1.v(7) " "Verilog HDL error at Mux_32_to_1.v(7): object \"BusMuxin_R2\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R3 Mux_32_to_1.v(8) " "Verilog HDL error at Mux_32_to_1.v(8): object \"BusMuxin_R3\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R4 Mux_32_to_1.v(9) " "Verilog HDL error at Mux_32_to_1.v(9): object \"BusMuxin_R4\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R5 Mux_32_to_1.v(10) " "Verilog HDL error at Mux_32_to_1.v(10): object \"BusMuxin_R5\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R6 Mux_32_to_1.v(11) " "Verilog HDL error at Mux_32_to_1.v(11): object \"BusMuxin_R6\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R7 Mux_32_to_1.v(12) " "Verilog HDL error at Mux_32_to_1.v(12): object \"BusMuxin_R7\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R8 Mux_32_to_1.v(13) " "Verilog HDL error at Mux_32_to_1.v(13): object \"BusMuxin_R8\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R9 Mux_32_to_1.v(14) " "Verilog HDL error at Mux_32_to_1.v(14): object \"BusMuxin_R9\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R10 Mux_32_to_1.v(15) " "Verilog HDL error at Mux_32_to_1.v(15): object \"BusMuxin_R10\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R11 Mux_32_to_1.v(16) " "Verilog HDL error at Mux_32_to_1.v(16): object \"BusMuxin_R11\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R12 Mux_32_to_1.v(17) " "Verilog HDL error at Mux_32_to_1.v(17): object \"BusMuxin_R12\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R13 Mux_32_to_1.v(18) " "Verilog HDL error at Mux_32_to_1.v(18): object \"BusMuxin_R13\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R14 Mux_32_to_1.v(19) " "Verilog HDL error at Mux_32_to_1.v(19): object \"BusMuxin_R14\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_R15 Mux_32_to_1.v(20) " "Verilog HDL error at Mux_32_to_1.v(20): object \"BusMuxin_R15\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_HIout Mux_32_to_1.v(21) " "Verilog HDL error at Mux_32_to_1.v(21): object \"BusMuxin_HIout\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_LOout Mux_32_to_1.v(22) " "Verilog HDL error at Mux_32_to_1.v(22): object \"BusMuxin_LOout\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BusMuxin_Zhighout Mux_32_to_1.v(23) " "Verilog HDL error at Mux_32_to_1.v(23): object \"BusMuxin_Zhighout\" is not declared" {  } { { "Mux_32_to_1.v" "" { Text "D:/Elec_374/Mux_32_to_1.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1583024960031 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583024960093 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 29 20:09:20 2020 " "Processing ended: Sat Feb 29 20:09:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583024960093 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583024960093 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583024960093 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583024960093 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583024960672 ""}
