INFO: [VRFC 10-163] Analyzing VHDL file "/home/mar/DTU/dds-23/dds-edge-detector/inverter-0/inverter-0.srcs/sources_1/imports/imports/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mar/DTU/dds-23/dds-edge-detector/inverter-0/inverter-0.srcs/sources_1/imports/imports/acc2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mar/DTU/dds-23/dds-edge-detector/inverter-0/inverter-0.srcs/sources_1/imports/imports/clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mar/DTU/dds-23/dds-edge-detector/inverter-0/inverter-0.srcs/sources_1/imports/imports/memory2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mar/DTU/dds-23/dds-edge-detector/inverter-0/inverter-0.srcs/sim_1/imports/imports/test2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
