TimeQuest Timing Analyzer report for bin2ssd
Wed Oct 23 11:20:46 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK50MHz'
 14. Slow 1200mV 85C Model Hold: 'CLK50MHz'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK50MHz'
 16. Slow 1200mV 85C Model Datasheet Report
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLK50MHz'
 25. Slow 1200mV 0C Model Hold: 'CLK50MHz'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK50MHz'
 27. Slow 1200mV 0C Model Datasheet Report
 28. Slow 1200mV 0C Model Metastability Report
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLK50MHz'
 35. Fast 1200mV 0C Model Hold: 'CLK50MHz'
 36. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK50MHz'
 37. Fast 1200mV 0C Model Datasheet Report
 38. Fast 1200mV 0C Model Metastability Report
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths
 50. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; bin2ssd                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE115F29C7                                                      ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Wed Oct 23 11:20:39 2019 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK50MHz   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50MHz } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 226.76 MHz ; 226.76 MHz      ; CLK50MHz   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLK50MHz ; 15.590 ; 0.000           ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHz ; 0.679 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLK50MHz ; 9.680 ; 0.000                          ;
+----------+-------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50MHz'                                                                                      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 15.590 ; count_up:c3|count[0]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 4.195      ;
; 15.652 ; count_up:c3|count[7]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 4.069      ;
; 15.655 ; count_up:c3|count[1]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 4.130      ;
; 15.722 ; count_up:c3|count[2]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 4.063      ;
; 15.778 ; count_up:c3|count[18] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.901      ;
; 15.779 ; count_up:c3|count[0]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 4.006      ;
; 15.780 ; count_up:c3|count[7]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 3.941      ;
; 15.783 ; count_up:c3|count[1]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 4.002      ;
; 15.786 ; count_up:c3|count[3]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.999      ;
; 15.846 ; count_up:c3|count[7]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 3.875      ;
; 15.849 ; count_up:c3|count[1]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.936      ;
; 15.854 ; count_up:c3|count[18] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.596      ;
; 15.854 ; count_up:c3|count[4]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.931      ;
; 15.857 ; count_up:c3|count[18] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.593      ;
; 15.869 ; count_up:c3|count[0]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.916      ;
; 15.911 ; count_up:c3|count[2]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.874      ;
; 15.914 ; count_up:c3|count[3]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.871      ;
; 15.920 ; count_up:c3|count[5]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.865      ;
; 15.922 ; count_up:c3|count[16] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.757      ;
; 15.980 ; count_up:c3|count[3]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.805      ;
; 15.987 ; count_up:c3|count[6]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.798      ;
; 15.989 ; count_up:c3|count[13] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.978      ;
; 16.000 ; count_up:c3|count[2]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.785      ;
; 16.007 ; count_up:c3|count[16] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.443      ;
; 16.010 ; count_up:c3|count[16] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.440      ;
; 16.031 ; count_up:c3|count[7]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 3.690      ;
; 16.034 ; count_up:c3|count[1]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.751      ;
; 16.043 ; count_up:c3|count[4]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.742      ;
; 16.048 ; count_up:c3|count[5]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.737      ;
; 16.070 ; count_up:c3|count[18] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.609      ;
; 16.071 ; count_up:c3|count[18] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.608      ;
; 16.094 ; count_up:c3|count[11] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.004     ; 3.920      ;
; 16.102 ; count_up:c3|count[18] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.050     ; 3.866      ;
; 16.112 ; count_up:c3|count[24] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.567      ;
; 16.114 ; count_up:c3|count[5]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.671      ;
; 16.117 ; count_up:c3|count[13] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.850      ;
; 16.120 ; count_up:c3|count[0]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.665      ;
; 16.123 ; count_up:c3|count[12] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.844      ;
; 16.133 ; count_up:c3|count[8]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.652      ;
; 16.135 ; count_up:c3|count[18] ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.315      ;
; 16.135 ; count_up:c3|count[4]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.650      ;
; 16.136 ; count_up:c3|count[18] ; count_up:c3|count[13] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.314      ;
; 16.138 ; count_up:c3|count[18] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.312      ;
; 16.138 ; count_up:c3|count[3]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.004     ; 3.876      ;
; 16.139 ; count_up:c3|count[18] ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.311      ;
; 16.139 ; count_up:c3|count[18] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.311      ;
; 16.146 ; count_up:c3|count[7]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 3.575      ;
; 16.148 ; count_up:c3|count[6]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.004     ; 3.866      ;
; 16.149 ; count_up:c3|count[1]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.636      ;
; 16.165 ; count_up:c3|count[3]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.620      ;
; 16.176 ; count_up:c3|count[6]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.609      ;
; 16.179 ; count_up:c3|count[11] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.606      ;
; 16.182 ; count_up:c3|count[11] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.603      ;
; 16.183 ; count_up:c3|count[13] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.784      ;
; 16.185 ; count_up:c3|count[20] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.494      ;
; 16.197 ; count_up:c3|count[24] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.253      ;
; 16.197 ; count_up:c3|count[9]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.588      ;
; 16.199 ; count_up:c3|count[3]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.586      ;
; 16.200 ; count_up:c3|count[24] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.250      ;
; 16.209 ; count_up:c3|count[6]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.576      ;
; 16.214 ; count_up:c3|count[16] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.465      ;
; 16.215 ; count_up:c3|count[16] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.464      ;
; 16.225 ; count_up:c3|count[14] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.742      ;
; 16.235 ; count_up:c3|count[0]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.550      ;
; 16.243 ; count_up:c3|count[20] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.207      ;
; 16.246 ; count_up:c3|count[16] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.050     ; 3.722      ;
; 16.246 ; count_up:c3|count[20] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.204      ;
; 16.251 ; count_up:c3|count[2]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.534      ;
; 16.256 ; count_up:c3|count[4]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.004     ; 3.758      ;
; 16.266 ; count_up:c3|count[10] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.519      ;
; 16.266 ; count_up:c3|count[6]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.519      ;
; 16.277 ; count_up:c3|count[7]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.049     ; 3.692      ;
; 16.278 ; count_up:c3|count[17] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 3.443      ;
; 16.279 ; count_up:c3|count[15] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.688      ;
; 16.280 ; count_up:c3|count[3]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.505      ;
; 16.288 ; count_up:c3|count[16] ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.162      ;
; 16.289 ; count_up:c3|count[16] ; count_up:c3|count[13] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.161      ;
; 16.291 ; count_up:c3|count[16] ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.159      ;
; 16.291 ; count_up:c3|count[16] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.159      ;
; 16.291 ; count_up:c3|count[16] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.568     ; 3.159      ;
; 16.299 ; count_up:c3|count[5]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.486      ;
; 16.312 ; count_up:c3|count[12] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.655      ;
; 16.316 ; count_up:c3|count[11] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.469      ;
; 16.317 ; count_up:c3|count[4]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.468      ;
; 16.322 ; count_up:c3|count[8]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.463      ;
; 16.325 ; count_up:c3|count[9]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.460      ;
; 16.328 ; count_up:c3|count[7]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 3.393      ;
; 16.366 ; count_up:c3|count[2]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.419      ;
; 16.386 ; count_up:c3|count[11] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.004     ; 3.628      ;
; 16.386 ; count_up:c3|count[4]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.399      ;
; 16.387 ; count_up:c3|count[11] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.004     ; 3.627      ;
; 16.389 ; count_up:c3|count[11] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.256      ; 3.885      ;
; 16.391 ; count_up:c3|count[9]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.394      ;
; 16.396 ; count_up:c3|count[18] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.050     ; 3.572      ;
; 16.402 ; count_up:c3|count[22] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.171      ; 3.787      ;
; 16.404 ; count_up:c3|count[24] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.275      ;
; 16.405 ; count_up:c3|count[24] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.339     ; 3.274      ;
; 16.406 ; count_up:c3|count[17] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.297     ; 3.315      ;
; 16.407 ; count_up:c3|count[15] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.051     ; 3.560      ;
; 16.408 ; count_up:c3|count[8]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.233     ; 3.377      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50MHz'                                                                                      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.679 ; count_up:c3|count[8]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679 ; count_up:c3|count[9]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679 ; count_up:c3|count[16] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.908      ;
; 0.679 ; count_up:c3|count[10] ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.908      ;
; 0.681 ; count_up:c3|count[24] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.910      ;
; 0.686 ; count_up:c3|count[3]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.915      ;
; 0.689 ; count_up:c3|count[5]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.918      ;
; 0.692 ; count_up:c3|count[6]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; count_up:c3|count[4]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; count_up:c3|count[1]  ; count_up:c3|count[1]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; count_up:c3|count[2]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; count_up:c3|count[11] ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; count_up:c3|count[18] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.924      ;
; 0.713 ; count_up:c3|count[0]  ; count_up:c3|count[0]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 0.942      ;
; 0.906 ; count_up:c3|count[11] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.492      ;
; 0.906 ; count_up:c3|count[10] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.492      ;
; 0.952 ; count_up:c3|count[14] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.706      ;
; 0.990 ; count_up:c3|count[9]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.225      ;
; 0.998 ; count_up:c3|count[3]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.233      ;
; 1.000 ; count_up:c3|count[5]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.235      ;
; 1.000 ; count_up:c3|count[8]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.235      ;
; 1.000 ; count_up:c3|count[10] ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.235      ;
; 1.002 ; count_up:c3|count[15] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.756      ;
; 1.004 ; count_up:c3|count[16] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.240      ;
; 1.005 ; count_up:c3|count[1]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.240      ;
; 1.005 ; count_up:c3|count[8]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.240      ;
; 1.014 ; count_up:c3|count[4]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.249      ;
; 1.015 ; count_up:c3|count[0]  ; count_up:c3|count[1]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.250      ;
; 1.015 ; count_up:c3|count[2]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.250      ;
; 1.017 ; count_up:c3|count[9]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.603      ;
; 1.018 ; count_up:c3|count[6]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.253      ;
; 1.019 ; count_up:c3|count[4]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.254      ;
; 1.020 ; count_up:c3|count[0]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.255      ;
; 1.020 ; count_up:c3|count[2]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.255      ;
; 1.032 ; count_up:c3|count[11] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.618      ;
; 1.032 ; count_up:c3|count[8]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.618      ;
; 1.032 ; count_up:c3|count[10] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.618      ;
; 1.034 ; count_up:c3|count[21] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.270      ;
; 1.050 ; count_up:c3|count[12] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.804      ;
; 1.078 ; count_up:c3|count[14] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.832      ;
; 1.111 ; count_up:c3|count[9]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.346      ;
; 1.119 ; count_up:c3|count[3]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.354      ;
; 1.122 ; count_up:c3|count[17] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.339      ; 1.647      ;
; 1.124 ; count_up:c3|count[3]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.359      ;
; 1.126 ; count_up:c3|count[1]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.361      ;
; 1.126 ; count_up:c3|count[5]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.361      ;
; 1.126 ; count_up:c3|count[8]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.361      ;
; 1.128 ; count_up:c3|count[15] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.882      ;
; 1.131 ; count_up:c3|count[1]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.366      ;
; 1.131 ; count_up:c3|count[21] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.367      ;
; 1.139 ; count_up:c3|count[6]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.374      ;
; 1.141 ; count_up:c3|count[0]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.376      ;
; 1.141 ; count_up:c3|count[2]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.376      ;
; 1.143 ; count_up:c3|count[9]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.729      ;
; 1.144 ; count_up:c3|count[6]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.379      ;
; 1.145 ; count_up:c3|count[4]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.380      ;
; 1.146 ; count_up:c3|count[0]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.381      ;
; 1.146 ; count_up:c3|count[2]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.381      ;
; 1.146 ; count_up:c3|count[20] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.382      ;
; 1.158 ; count_up:c3|count[8]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.744      ;
; 1.160 ; count_up:c3|count[20] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.396      ;
; 1.171 ; count_up:c3|count[6]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.757      ;
; 1.176 ; count_up:c3|count[12] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.930      ;
; 1.188 ; count_up:c3|count[22] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.942      ;
; 1.199 ; count_up:c3|count[23] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 1.953      ;
; 1.247 ; count_up:c3|count[5]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.482      ;
; 1.250 ; count_up:c3|count[3]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.485      ;
; 1.252 ; count_up:c3|count[1]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.487      ;
; 1.252 ; count_up:c3|count[5]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.487      ;
; 1.257 ; count_up:c3|count[1]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.492      ;
; 1.265 ; count_up:c3|count[6]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.500      ;
; 1.266 ; count_up:c3|count[4]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.501      ;
; 1.267 ; count_up:c3|count[0]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.502      ;
; 1.271 ; count_up:c3|count[4]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.506      ;
; 1.272 ; count_up:c3|count[0]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.507      ;
; 1.272 ; count_up:c3|count[2]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.507      ;
; 1.272 ; count_up:c3|count[18] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.508      ;
; 1.279 ; count_up:c3|count[5]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.865      ;
; 1.283 ; count_up:c3|count[23] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 2.037      ;
; 1.293 ; count_up:c3|count[13] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 2.047      ;
; 1.297 ; count_up:c3|count[6]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.883      ;
; 1.298 ; count_up:c3|count[4]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.884      ;
; 1.354 ; count_up:c3|count[20] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.590      ;
; 1.368 ; count_up:c3|count[25] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 2.122      ;
; 1.371 ; count_up:c3|count[3]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.606      ;
; 1.373 ; count_up:c3|count[5]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.608      ;
; 1.373 ; count_up:c3|count[19] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.339      ; 1.898      ;
; 1.376 ; count_up:c3|count[3]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.611      ;
; 1.382 ; count_up:c3|count[16] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.050      ; 1.618      ;
; 1.383 ; count_up:c3|count[1]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.618      ;
; 1.392 ; count_up:c3|count[4]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.627      ;
; 1.393 ; count_up:c3|count[2]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.628      ;
; 1.398 ; count_up:c3|count[0]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.633      ;
; 1.398 ; count_up:c3|count[2]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.049      ; 1.633      ;
; 1.403 ; count_up:c3|count[3]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.989      ;
; 1.405 ; count_up:c3|count[5]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.991      ;
; 1.410 ; count_up:c3|count[11] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.996      ;
; 1.410 ; count_up:c3|count[10] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.400      ; 1.996      ;
; 1.419 ; count_up:c3|count[13] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.568      ; 2.173      ;
; 1.420 ; count_up:c3|count[7]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.004      ; 1.610      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK50MHz'                                                     ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+
; 9.680  ; 9.868        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[16] ;
; 9.680  ; 9.868        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[18] ;
; 9.680  ; 9.868        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[20] ;
; 9.680  ; 9.868        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[21] ;
; 9.680  ; 9.868        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[24] ;
; 9.696  ; 9.884        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[17] ;
; 9.696  ; 9.884        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[19] ;
; 9.696  ; 9.884        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[7]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[0]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[10] ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[11] ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[1]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[2]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[3]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[4]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[5]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[6]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[8]  ;
; 9.699  ; 9.887        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[9]  ;
; 9.720  ; 9.908        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[12] ;
; 9.720  ; 9.908        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[13] ;
; 9.720  ; 9.908        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[14] ;
; 9.720  ; 9.908        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[15] ;
; 9.720  ; 9.908        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[22] ;
; 9.720  ; 9.908        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[23] ;
; 9.720  ; 9.908        ; 0.188          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[25] ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[16]|clk      ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[18]|clk      ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[20]|clk      ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[21]|clk      ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[24]|clk      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[17]|clk      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[19]|clk      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[7]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[0]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[10]|clk      ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[11]|clk      ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[1]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[2]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[3]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[4]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[5]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[6]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[8]|clk       ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[9]|clk       ;
; 9.870  ; 10.090       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[12] ;
; 9.870  ; 10.090       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[13] ;
; 9.870  ; 10.090       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[14] ;
; 9.870  ; 10.090       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[15] ;
; 9.870  ; 10.090       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[22] ;
; 9.870  ; 10.090       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[23] ;
; 9.870  ; 10.090       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[25] ;
; 9.873  ; 9.873        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[12]|clk      ;
; 9.873  ; 9.873        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[13]|clk      ;
; 9.873  ; 9.873        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[14]|clk      ;
; 9.873  ; 9.873        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[15]|clk      ;
; 9.873  ; 9.873        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[22]|clk      ;
; 9.873  ; 9.873        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[23]|clk      ;
; 9.873  ; 9.873        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[25]|clk      ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[0]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[10] ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[11] ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[1]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[2]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[3]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[4]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[5]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[6]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[8]  ;
; 9.891  ; 10.111       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[9]  ;
; 9.893  ; 10.113       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[17] ;
; 9.893  ; 10.113       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[19] ;
; 9.893  ; 10.113       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[7]  ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; clk_50MHz~input|o     ;
; 9.910  ; 10.130       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[16] ;
; 9.910  ; 10.130       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[18] ;
; 9.910  ; 10.130       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[20] ;
; 9.910  ; 10.130       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[21] ;
; 9.910  ; 10.130       ; 0.220          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[24] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; clk_50MHz~input|i     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; clk_50MHz~input|i     ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; clk_50MHz~input|o     ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[12]|clk      ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[13]|clk      ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[14]|clk      ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[15]|clk      ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[22]|clk      ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[23]|clk      ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[25]|clk      ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[0]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[10]|clk      ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[11]|clk      ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[1]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[2]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[3]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[4]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[5]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[6]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[8]|clk       ;
; 10.147 ; 10.147       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[9]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+


------------------------------------------
; Slow 1200mV 85C Model Datasheet Report ;
------------------------------------------
Nothing to report.


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 250.38 MHz ; 250.0 MHz       ; CLK50MHz   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLK50MHz ; 16.006 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHz ; 0.618 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHz ; 9.671 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50MHz'                                                                                       ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 16.006 ; count_up:c3|count[0]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.806      ;
; 16.057 ; count_up:c3|count[7]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.693      ;
; 16.081 ; count_up:c3|count[1]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.731      ;
; 16.121 ; count_up:c3|count[2]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.691      ;
; 16.135 ; count_up:c3|count[18] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.586      ;
; 16.195 ; count_up:c3|count[3]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.617      ;
; 16.196 ; count_up:c3|count[7]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.554      ;
; 16.200 ; count_up:c3|count[0]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.612      ;
; 16.205 ; count_up:c3|count[1]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.607      ;
; 16.224 ; count_up:c3|count[18] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.288      ;
; 16.227 ; count_up:c3|count[18] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.285      ;
; 16.238 ; count_up:c3|count[4]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.574      ;
; 16.251 ; count_up:c3|count[7]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.499      ;
; 16.259 ; count_up:c3|count[16] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.462      ;
; 16.275 ; count_up:c3|count[1]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.537      ;
; 16.279 ; count_up:c3|count[0]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.533      ;
; 16.314 ; count_up:c3|count[5]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.498      ;
; 16.315 ; count_up:c3|count[2]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.497      ;
; 16.319 ; count_up:c3|count[3]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.493      ;
; 16.333 ; count_up:c3|count[13] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.640      ;
; 16.348 ; count_up:c3|count[16] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.164      ;
; 16.351 ; count_up:c3|count[16] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.161      ;
; 16.355 ; count_up:c3|count[6]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.457      ;
; 16.388 ; count_up:c3|count[7]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.362      ;
; 16.389 ; count_up:c3|count[3]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.423      ;
; 16.394 ; count_up:c3|count[2]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.418      ;
; 16.397 ; count_up:c3|count[1]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.415      ;
; 16.404 ; count_up:c3|count[18] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.317      ;
; 16.405 ; count_up:c3|count[18] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.316      ;
; 16.412 ; count_up:c3|count[11] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.002      ; 3.609      ;
; 16.420 ; count_up:c3|count[24] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.301      ;
; 16.421 ; count_up:c3|count[18] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.043     ; 3.555      ;
; 16.432 ; count_up:c3|count[4]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.380      ;
; 16.438 ; count_up:c3|count[5]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.374      ;
; 16.444 ; count_up:c3|count[12] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.529      ;
; 16.471 ; count_up:c3|count[0]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.341      ;
; 16.480 ; count_up:c3|count[18] ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.032      ;
; 16.481 ; count_up:c3|count[18] ; count_up:c3|count[13] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.031      ;
; 16.483 ; count_up:c3|count[18] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.029      ;
; 16.483 ; count_up:c3|count[18] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.029      ;
; 16.484 ; count_up:c3|count[18] ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.028      ;
; 16.484 ; count_up:c3|count[8]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.328      ;
; 16.492 ; count_up:c3|count[13] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.481      ;
; 16.497 ; count_up:c3|count[7]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.253      ;
; 16.501 ; count_up:c3|count[11] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.311      ;
; 16.504 ; count_up:c3|count[11] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.308      ;
; 16.506 ; count_up:c3|count[1]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.306      ;
; 16.508 ; count_up:c3|count[5]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.304      ;
; 16.509 ; count_up:c3|count[24] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.003      ;
; 16.511 ; count_up:c3|count[3]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.301      ;
; 16.512 ; count_up:c3|count[24] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 3.000      ;
; 16.516 ; count_up:c3|count[4]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.296      ;
; 16.527 ; count_up:c3|count[13] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.446      ;
; 16.528 ; count_up:c3|count[16] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.193      ;
; 16.529 ; count_up:c3|count[20] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.192      ;
; 16.529 ; count_up:c3|count[16] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.192      ;
; 16.532 ; count_up:c3|count[14] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.441      ;
; 16.545 ; count_up:c3|count[16] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.043     ; 3.431      ;
; 16.549 ; count_up:c3|count[6]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.263      ;
; 16.550 ; count_up:c3|count[6]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.002      ; 3.471      ;
; 16.554 ; count_up:c3|count[3]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.002      ; 3.467      ;
; 16.557 ; count_up:c3|count[9]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.255      ;
; 16.580 ; count_up:c3|count[0]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.232      ;
; 16.586 ; count_up:c3|count[2]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.226      ;
; 16.593 ; count_up:c3|count[7]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.043     ; 3.383      ;
; 16.600 ; count_up:c3|count[10] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.212      ;
; 16.604 ; count_up:c3|count[17] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.146      ;
; 16.604 ; count_up:c3|count[16] ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 2.908      ;
; 16.605 ; count_up:c3|count[16] ; count_up:c3|count[13] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 2.907      ;
; 16.607 ; count_up:c3|count[16] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 2.905      ;
; 16.607 ; count_up:c3|count[16] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 2.905      ;
; 16.608 ; count_up:c3|count[16] ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 2.904      ;
; 16.612 ; count_up:c3|count[15] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.361      ;
; 16.616 ; count_up:c3|count[3]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.196      ;
; 16.618 ; count_up:c3|count[20] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 2.894      ;
; 16.620 ; count_up:c3|count[3]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.192      ;
; 16.621 ; count_up:c3|count[20] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.507     ; 2.891      ;
; 16.627 ; count_up:c3|count[6]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.185      ;
; 16.630 ; count_up:c3|count[6]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.182      ;
; 16.630 ; count_up:c3|count[5]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.182      ;
; 16.634 ; count_up:c3|count[4]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.002      ; 3.387      ;
; 16.638 ; count_up:c3|count[12] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.335      ;
; 16.662 ; count_up:c3|count[11] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.150      ;
; 16.668 ; count_up:c3|count[7]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.082      ;
; 16.668 ; count_up:c3|count[22] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.157      ; 3.508      ;
; 16.671 ; count_up:c3|count[11] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.230      ; 3.578      ;
; 16.678 ; count_up:c3|count[8]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.134      ;
; 16.681 ; count_up:c3|count[11] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.002      ; 3.340      ;
; 16.681 ; count_up:c3|count[9]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.131      ;
; 16.682 ; count_up:c3|count[11] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.002      ; 3.339      ;
; 16.689 ; count_up:c3|count[24] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.032      ;
; 16.690 ; count_up:c3|count[24] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.298     ; 3.031      ;
; 16.691 ; count_up:c3|count[18] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.043     ; 3.285      ;
; 16.695 ; count_up:c3|count[2]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.117      ;
; 16.706 ; count_up:c3|count[24] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.043     ; 3.270      ;
; 16.708 ; count_up:c3|count[4]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.104      ;
; 16.718 ; count_up:c3|count[4]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.094      ;
; 16.719 ; count_up:c3|count[19] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.269     ; 3.031      ;
; 16.726 ; count_up:c3|count[14] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.046     ; 3.247      ;
; 16.739 ; count_up:c3|count[5]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.207     ; 3.073      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50MHz'                                                                                       ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.618 ; count_up:c3|count[8]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.828      ;
; 0.618 ; count_up:c3|count[10] ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.828      ;
; 0.619 ; count_up:c3|count[16] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.829      ;
; 0.620 ; count_up:c3|count[9]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620 ; count_up:c3|count[24] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.830      ;
; 0.628 ; count_up:c3|count[3]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.838      ;
; 0.629 ; count_up:c3|count[5]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.839      ;
; 0.630 ; count_up:c3|count[6]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.840      ;
; 0.631 ; count_up:c3|count[4]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.841      ;
; 0.632 ; count_up:c3|count[2]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; count_up:c3|count[18] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; count_up:c3|count[1]  ; count_up:c3|count[1]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; count_up:c3|count[11] ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.844      ;
; 0.651 ; count_up:c3|count[0]  ; count_up:c3|count[0]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.039      ; 0.861      ;
; 0.818 ; count_up:c3|count[10] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.347      ;
; 0.822 ; count_up:c3|count[11] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.351      ;
; 0.892 ; count_up:c3|count[14] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.570      ;
; 0.900 ; count_up:c3|count[8]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.116      ;
; 0.900 ; count_up:c3|count[10] ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.116      ;
; 0.901 ; count_up:c3|count[9]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.117      ;
; 0.908 ; count_up:c3|count[3]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.124      ;
; 0.910 ; count_up:c3|count[5]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.126      ;
; 0.911 ; count_up:c3|count[8]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.127      ;
; 0.913 ; count_up:c3|count[4]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.129      ;
; 0.914 ; count_up:c3|count[0]  ; count_up:c3|count[1]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.130      ;
; 0.914 ; count_up:c3|count[2]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.130      ;
; 0.914 ; count_up:c3|count[16] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.128      ;
; 0.915 ; count_up:c3|count[1]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.131      ;
; 0.918 ; count_up:c3|count[9]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.447      ;
; 0.923 ; count_up:c3|count[6]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.139      ;
; 0.924 ; count_up:c3|count[4]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.140      ;
; 0.925 ; count_up:c3|count[0]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.141      ;
; 0.925 ; count_up:c3|count[2]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.141      ;
; 0.928 ; count_up:c3|count[10] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.457      ;
; 0.928 ; count_up:c3|count[8]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.457      ;
; 0.932 ; count_up:c3|count[11] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.461      ;
; 0.937 ; count_up:c3|count[15] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.615      ;
; 0.952 ; count_up:c3|count[21] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.166      ;
; 0.974 ; count_up:c3|count[12] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.652      ;
; 1.000 ; count_up:c3|count[9]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.216      ;
; 1.002 ; count_up:c3|count[14] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.680      ;
; 1.007 ; count_up:c3|count[3]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.223      ;
; 1.010 ; count_up:c3|count[8]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.226      ;
; 1.014 ; count_up:c3|count[1]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.230      ;
; 1.018 ; count_up:c3|count[3]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.234      ;
; 1.020 ; count_up:c3|count[5]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.236      ;
; 1.022 ; count_up:c3|count[6]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.238      ;
; 1.024 ; count_up:c3|count[0]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.240      ;
; 1.024 ; count_up:c3|count[2]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.240      ;
; 1.025 ; count_up:c3|count[1]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.241      ;
; 1.028 ; count_up:c3|count[21] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.242      ;
; 1.028 ; count_up:c3|count[9]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.557      ;
; 1.033 ; count_up:c3|count[6]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.249      ;
; 1.034 ; count_up:c3|count[4]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.250      ;
; 1.035 ; count_up:c3|count[0]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.251      ;
; 1.035 ; count_up:c3|count[2]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.251      ;
; 1.038 ; count_up:c3|count[8]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.567      ;
; 1.039 ; count_up:c3|count[20] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.253      ;
; 1.047 ; count_up:c3|count[15] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.725      ;
; 1.050 ; count_up:c3|count[6]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.579      ;
; 1.052 ; count_up:c3|count[17] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.298      ; 1.521      ;
; 1.064 ; count_up:c3|count[20] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.278      ;
; 1.084 ; count_up:c3|count[12] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.762      ;
; 1.111 ; count_up:c3|count[22] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.789      ;
; 1.119 ; count_up:c3|count[5]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.335      ;
; 1.124 ; count_up:c3|count[1]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.340      ;
; 1.124 ; count_up:c3|count[23] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.802      ;
; 1.128 ; count_up:c3|count[3]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.344      ;
; 1.130 ; count_up:c3|count[5]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.346      ;
; 1.132 ; count_up:c3|count[6]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.348      ;
; 1.133 ; count_up:c3|count[4]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.349      ;
; 1.134 ; count_up:c3|count[0]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.350      ;
; 1.135 ; count_up:c3|count[1]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.351      ;
; 1.144 ; count_up:c3|count[4]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.360      ;
; 1.145 ; count_up:c3|count[0]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.361      ;
; 1.145 ; count_up:c3|count[2]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.361      ;
; 1.147 ; count_up:c3|count[5]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.676      ;
; 1.148 ; count_up:c3|count[18] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.362      ;
; 1.160 ; count_up:c3|count[6]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.689      ;
; 1.161 ; count_up:c3|count[4]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.690      ;
; 1.203 ; count_up:c3|count[23] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.881      ;
; 1.204 ; count_up:c3|count[13] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.882      ;
; 1.223 ; count_up:c3|count[20] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.437      ;
; 1.227 ; count_up:c3|count[3]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.443      ;
; 1.229 ; count_up:c3|count[5]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.445      ;
; 1.238 ; count_up:c3|count[3]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.454      ;
; 1.243 ; count_up:c3|count[4]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.459      ;
; 1.244 ; count_up:c3|count[2]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.460      ;
; 1.244 ; count_up:c3|count[16] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.043      ; 1.458      ;
; 1.245 ; count_up:c3|count[1]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.461      ;
; 1.255 ; count_up:c3|count[0]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.471      ;
; 1.255 ; count_up:c3|count[2]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.045      ; 1.471      ;
; 1.255 ; count_up:c3|count[3]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.784      ;
; 1.257 ; count_up:c3|count[5]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.786      ;
; 1.258 ; count_up:c3|count[10] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.787      ;
; 1.262 ; count_up:c3|count[11] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.791      ;
; 1.271 ; count_up:c3|count[4]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.800      ;
; 1.272 ; count_up:c3|count[19] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.298      ; 1.741      ;
; 1.272 ; count_up:c3|count[2]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.358      ; 1.801      ;
; 1.277 ; count_up:c3|count[25] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.507      ; 1.955      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK50MHz'                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+
; 9.671  ; 9.857        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[16] ;
; 9.671  ; 9.857        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[18] ;
; 9.671  ; 9.857        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[20] ;
; 9.671  ; 9.857        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[21] ;
; 9.671  ; 9.857        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[24] ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[0]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[10] ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[11] ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[1]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[2]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[3]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[4]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[5]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[6]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[8]  ;
; 9.696  ; 9.882        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[9]  ;
; 9.699  ; 9.885        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[17] ;
; 9.699  ; 9.885        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[19] ;
; 9.699  ; 9.885        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[7]  ;
; 9.724  ; 9.910        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[12] ;
; 9.724  ; 9.910        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[13] ;
; 9.724  ; 9.910        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[14] ;
; 9.724  ; 9.910        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[15] ;
; 9.724  ; 9.910        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[22] ;
; 9.724  ; 9.910        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[23] ;
; 9.724  ; 9.910        ; 0.186          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[25] ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[16]|clk      ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[18]|clk      ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[20]|clk      ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[21]|clk      ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[24]|clk      ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[0]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[10]|clk      ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[11]|clk      ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[1]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[2]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[3]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[4]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[5]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[6]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[8]|clk       ;
; 9.842  ; 9.842        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[9]|clk       ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[17]|clk      ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[19]|clk      ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[7]|clk       ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[12]|clk      ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[13]|clk      ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[14]|clk      ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[15]|clk      ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[22]|clk      ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[23]|clk      ;
; 9.871  ; 9.871        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[25]|clk      ;
; 9.871  ; 10.089       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[12] ;
; 9.871  ; 10.089       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[13] ;
; 9.871  ; 10.089       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[14] ;
; 9.871  ; 10.089       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[15] ;
; 9.871  ; 10.089       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[22] ;
; 9.871  ; 10.089       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[23] ;
; 9.871  ; 10.089       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[25] ;
; 9.896  ; 10.114       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[17] ;
; 9.896  ; 10.114       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[19] ;
; 9.896  ; 10.114       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[7]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[0]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[10] ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[11] ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[1]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[2]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[3]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[4]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[5]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[6]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[8]  ;
; 9.899  ; 10.117       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[9]  ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; clk_50MHz~input|o     ;
; 9.923  ; 10.141       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[16] ;
; 9.923  ; 10.141       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[18] ;
; 9.923  ; 10.141       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[20] ;
; 9.923  ; 10.141       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[21] ;
; 9.923  ; 10.141       ; 0.218          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[24] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; clk_50MHz~input|i     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; clk_50MHz~input|i     ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; clk_50MHz~input|o     ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[12]|clk      ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[13]|clk      ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[14]|clk      ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[15]|clk      ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[22]|clk      ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[23]|clk      ;
; 10.128 ; 10.128       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[25]|clk      ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[17]|clk      ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[19]|clk      ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[7]|clk       ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[0]|clk       ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[10]|clk      ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[11]|clk      ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[1]|clk       ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[2]|clk       ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[3]|clk       ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[4]|clk       ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[5]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+


-----------------------------------------
; Slow 1200mV 0C Model Datasheet Report ;
-----------------------------------------
Nothing to report.


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLK50MHz ; 17.791 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHz ; 0.312 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHz ; 9.457 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50MHz'                                                                                       ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 17.791 ; count_up:c3|count[7]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 2.049      ;
; 17.814 ; count_up:c3|count[1]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 2.066      ;
; 17.828 ; count_up:c3|count[0]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 2.052      ;
; 17.879 ; count_up:c3|count[7]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.961      ;
; 17.880 ; count_up:c3|count[7]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.960      ;
; 17.884 ; count_up:c3|count[3]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.996      ;
; 17.896 ; count_up:c3|count[2]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.984      ;
; 17.902 ; count_up:c3|count[1]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.978      ;
; 17.903 ; count_up:c3|count[1]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.977      ;
; 17.917 ; count_up:c3|count[0]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.963      ;
; 17.929 ; count_up:c3|count[18] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.897      ;
; 17.950 ; count_up:c3|count[5]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.930      ;
; 17.951 ; count_up:c3|count[0]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.929      ;
; 17.958 ; count_up:c3|count[18] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.737      ;
; 17.961 ; count_up:c3|count[18] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.734      ;
; 17.966 ; count_up:c3|count[4]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.914      ;
; 17.970 ; count_up:c3|count[13] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 2.010      ;
; 17.972 ; count_up:c3|count[3]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.908      ;
; 17.973 ; count_up:c3|count[3]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.907      ;
; 17.985 ; count_up:c3|count[2]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.895      ;
; 18.006 ; count_up:c3|count[16] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.820      ;
; 18.019 ; count_up:c3|count[2]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.861      ;
; 18.026 ; count_up:c3|count[7]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.814      ;
; 18.034 ; count_up:c3|count[6]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.846      ;
; 18.035 ; count_up:c3|count[16] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.660      ;
; 18.038 ; count_up:c3|count[16] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.657      ;
; 18.038 ; count_up:c3|count[5]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.842      ;
; 18.039 ; count_up:c3|count[5]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.841      ;
; 18.049 ; count_up:c3|count[1]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.831      ;
; 18.055 ; count_up:c3|count[4]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.825      ;
; 18.058 ; count_up:c3|count[13] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 1.922      ;
; 18.059 ; count_up:c3|count[13] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 1.921      ;
; 18.066 ; count_up:c3|count[18] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.760      ;
; 18.068 ; count_up:c3|count[18] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.758      ;
; 18.068 ; count_up:c3|count[20] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.758      ;
; 18.081 ; count_up:c3|count[3]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.930      ;
; 18.082 ; count_up:c3|count[6]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.929      ;
; 18.084 ; count_up:c3|count[4]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.796      ;
; 18.085 ; count_up:c3|count[7]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.755      ;
; 18.093 ; count_up:c3|count[9]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.787      ;
; 18.095 ; count_up:c3|count[24] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.731      ;
; 18.097 ; count_up:c3|count[20] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.598      ;
; 18.098 ; count_up:c3|count[0]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.782      ;
; 18.100 ; count_up:c3|count[20] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.595      ;
; 18.102 ; count_up:c3|count[18] ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.593      ;
; 18.103 ; count_up:c3|count[18] ; count_up:c3|count[13] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.592      ;
; 18.105 ; count_up:c3|count[18] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.590      ;
; 18.106 ; count_up:c3|count[18] ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.589      ;
; 18.106 ; count_up:c3|count[18] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.589      ;
; 18.106 ; count_up:c3|count[11] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.905      ;
; 18.107 ; count_up:c3|count[18] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.024     ; 1.876      ;
; 18.107 ; count_up:c3|count[8]  ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.773      ;
; 18.108 ; count_up:c3|count[1]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.772      ;
; 18.111 ; count_up:c3|count[6]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.769      ;
; 18.113 ; count_up:c3|count[3]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.767      ;
; 18.114 ; count_up:c3|count[6]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.766      ;
; 18.119 ; count_up:c3|count[3]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.761      ;
; 18.121 ; count_up:c3|count[17] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.719      ;
; 18.124 ; count_up:c3|count[24] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.571      ;
; 18.127 ; count_up:c3|count[24] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.568      ;
; 18.127 ; count_up:c3|count[15] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 1.853      ;
; 18.135 ; count_up:c3|count[11] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.745      ;
; 18.138 ; count_up:c3|count[11] ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.742      ;
; 18.143 ; count_up:c3|count[16] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.683      ;
; 18.145 ; count_up:c3|count[16] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.681      ;
; 18.146 ; count_up:c3|count[4]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.865      ;
; 18.147 ; count_up:c3|count[12] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 1.833      ;
; 18.153 ; count_up:c3|count[6]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.727      ;
; 18.155 ; count_up:c3|count[11] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.725      ;
; 18.157 ; count_up:c3|count[0]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.723      ;
; 18.166 ; count_up:c3|count[2]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.714      ;
; 18.176 ; count_up:c3|count[10] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.704      ;
; 18.178 ; count_up:c3|count[3]  ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.702      ;
; 18.178 ; count_up:c3|count[4]  ; count_up:c3|count[15] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.702      ;
; 18.179 ; count_up:c3|count[16] ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.516      ;
; 18.180 ; count_up:c3|count[16] ; count_up:c3|count[13] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.515      ;
; 18.181 ; count_up:c3|count[9]  ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.699      ;
; 18.182 ; count_up:c3|count[16] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.513      ;
; 18.182 ; count_up:c3|count[9]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.698      ;
; 18.183 ; count_up:c3|count[16] ; count_up:c3|count[14] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.512      ;
; 18.183 ; count_up:c3|count[16] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.312     ; 1.512      ;
; 18.184 ; count_up:c3|count[16] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.024     ; 1.799      ;
; 18.185 ; count_up:c3|count[5]  ; count_up:c3|count[12] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.695      ;
; 18.187 ; count_up:c3|count[14] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 1.793      ;
; 18.190 ; count_up:c3|count[22] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.101      ; 1.918      ;
; 18.196 ; count_up:c3|count[8]  ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.127     ; 1.684      ;
; 18.198 ; count_up:c3|count[19] ; count_up:c3|count[23] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.642      ;
; 18.200 ; count_up:c3|count[7]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.026     ; 1.781      ;
; 18.205 ; count_up:c3|count[20] ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.621      ;
; 18.207 ; count_up:c3|count[20] ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.619      ;
; 18.209 ; count_up:c3|count[17] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.631      ;
; 18.210 ; count_up:c3|count[17] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.167     ; 1.630      ;
; 18.215 ; count_up:c3|count[15] ; count_up:c3|count[22] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 1.765      ;
; 18.216 ; count_up:c3|count[15] ; count_up:c3|count[25] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.027     ; 1.764      ;
; 18.218 ; count_up:c3|count[3]  ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.793      ;
; 18.219 ; count_up:c3|count[5]  ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.792      ;
; 18.219 ; count_up:c3|count[6]  ; count_up:c3|count[19] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.792      ;
; 18.220 ; count_up:c3|count[3]  ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.791      ;
; 18.221 ; count_up:c3|count[21] ; count_up:c3|count[7]  ; CLK50MHz     ; CLK50MHz    ; 20.000       ; -0.181     ; 1.605      ;
; 18.221 ; count_up:c3|count[6]  ; count_up:c3|count[17] ; CLK50MHz     ; CLK50MHz    ; 20.000       ; 0.004      ; 1.790      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50MHz'                                                                                       ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; count_up:c3|count[8]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; count_up:c3|count[10] ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; count_up:c3|count[16] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; count_up:c3|count[9]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.418      ;
; 0.314 ; count_up:c3|count[24] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.420      ;
; 0.316 ; count_up:c3|count[5]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.422      ;
; 0.317 ; count_up:c3|count[3]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.423      ;
; 0.318 ; count_up:c3|count[4]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; count_up:c3|count[6]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; count_up:c3|count[1]  ; count_up:c3|count[1]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; count_up:c3|count[2]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; count_up:c3|count[11] ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; count_up:c3|count[18] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.425      ;
; 0.328 ; count_up:c3|count[0]  ; count_up:c3|count[0]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.022      ; 0.434      ;
; 0.399 ; count_up:c3|count[14] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.795      ;
; 0.403 ; count_up:c3|count[11] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.706      ;
; 0.406 ; count_up:c3|count[15] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.802      ;
; 0.408 ; count_up:c3|count[10] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.711      ;
; 0.438 ; count_up:c3|count[12] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.834      ;
; 0.457 ; count_up:c3|count[9]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.567      ;
; 0.461 ; count_up:c3|count[5]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.571      ;
; 0.462 ; count_up:c3|count[3]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.572      ;
; 0.462 ; count_up:c3|count[9]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.765      ;
; 0.464 ; count_up:c3|count[1]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.574      ;
; 0.465 ; count_up:c3|count[14] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.861      ;
; 0.466 ; count_up:c3|count[8]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.576      ;
; 0.466 ; count_up:c3|count[10] ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.576      ;
; 0.469 ; count_up:c3|count[8]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.579      ;
; 0.469 ; count_up:c3|count[11] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.772      ;
; 0.471 ; count_up:c3|count[16] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.579      ;
; 0.471 ; count_up:c3|count[21] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.579      ;
; 0.472 ; count_up:c3|count[4]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.582      ;
; 0.472 ; count_up:c3|count[15] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.868      ;
; 0.473 ; count_up:c3|count[0]  ; count_up:c3|count[1]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.583      ;
; 0.473 ; count_up:c3|count[2]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.583      ;
; 0.474 ; count_up:c3|count[8]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.777      ;
; 0.474 ; count_up:c3|count[10] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.777      ;
; 0.475 ; count_up:c3|count[4]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.585      ;
; 0.475 ; count_up:c3|count[6]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.585      ;
; 0.476 ; count_up:c3|count[0]  ; count_up:c3|count[2]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.586      ;
; 0.476 ; count_up:c3|count[2]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.586      ;
; 0.483 ; count_up:c3|count[17] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.181      ; 0.748      ;
; 0.501 ; count_up:c3|count[23] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.897      ;
; 0.504 ; count_up:c3|count[12] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.900      ;
; 0.505 ; count_up:c3|count[22] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.901      ;
; 0.520 ; count_up:c3|count[9]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.630      ;
; 0.525 ; count_up:c3|count[3]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.635      ;
; 0.527 ; count_up:c3|count[1]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.637      ;
; 0.527 ; count_up:c3|count[5]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.637      ;
; 0.528 ; count_up:c3|count[3]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.638      ;
; 0.528 ; count_up:c3|count[9]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.831      ;
; 0.530 ; count_up:c3|count[1]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.640      ;
; 0.531 ; count_up:c3|count[20] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.639      ;
; 0.532 ; count_up:c3|count[8]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.642      ;
; 0.534 ; count_up:c3|count[21] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.642      ;
; 0.538 ; count_up:c3|count[6]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.648      ;
; 0.539 ; count_up:c3|count[0]  ; count_up:c3|count[3]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.649      ;
; 0.539 ; count_up:c3|count[2]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.649      ;
; 0.540 ; count_up:c3|count[23] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.936      ;
; 0.540 ; count_up:c3|count[8]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.843      ;
; 0.541 ; count_up:c3|count[4]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.651      ;
; 0.541 ; count_up:c3|count[6]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.651      ;
; 0.542 ; count_up:c3|count[0]  ; count_up:c3|count[4]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.652      ;
; 0.542 ; count_up:c3|count[2]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.652      ;
; 0.546 ; count_up:c3|count[20] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.654      ;
; 0.546 ; count_up:c3|count[6]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.849      ;
; 0.555 ; count_up:c3|count[13] ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.951      ;
; 0.579 ; count_up:c3|count[25] ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 0.975      ;
; 0.590 ; count_up:c3|count[5]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.700      ;
; 0.593 ; count_up:c3|count[1]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.703      ;
; 0.593 ; count_up:c3|count[5]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.703      ;
; 0.594 ; count_up:c3|count[3]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.704      ;
; 0.596 ; count_up:c3|count[1]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.706      ;
; 0.598 ; count_up:c3|count[5]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.901      ;
; 0.604 ; count_up:c3|count[4]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.714      ;
; 0.604 ; count_up:c3|count[6]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.714      ;
; 0.605 ; count_up:c3|count[0]  ; count_up:c3|count[5]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.715      ;
; 0.607 ; count_up:c3|count[4]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.717      ;
; 0.608 ; count_up:c3|count[0]  ; count_up:c3|count[6]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.718      ;
; 0.608 ; count_up:c3|count[2]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.718      ;
; 0.610 ; count_up:c3|count[18] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.718      ;
; 0.612 ; count_up:c3|count[6]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.915      ;
; 0.612 ; count_up:c3|count[4]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.915      ;
; 0.614 ; count_up:c3|count[19] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.181      ; 0.879      ;
; 0.621 ; count_up:c3|count[13] ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 1.017      ;
; 0.629 ; count_up:c3|count[20] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.737      ;
; 0.638 ; count_up:c3|count[0]  ; count_up:c3|count[20] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.941      ;
; 0.654 ; count_up:c3|count[23] ; count_up:c3|count[21] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 1.050      ;
; 0.656 ; count_up:c3|count[5]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.766      ;
; 0.656 ; count_up:c3|count[7]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; -0.004     ; 0.736      ;
; 0.657 ; count_up:c3|count[3]  ; count_up:c3|count[9]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.767      ;
; 0.660 ; count_up:c3|count[3]  ; count_up:c3|count[10] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.770      ;
; 0.662 ; count_up:c3|count[1]  ; count_up:c3|count[8]  ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.772      ;
; 0.663 ; count_up:c3|count[14] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 1.059      ;
; 0.664 ; count_up:c3|count[5]  ; count_up:c3|count[18] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.967      ;
; 0.665 ; count_up:c3|count[3]  ; count_up:c3|count[16] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.968      ;
; 0.667 ; count_up:c3|count[11] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.219      ; 0.970      ;
; 0.669 ; count_up:c3|count[16] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.024      ; 0.777      ;
; 0.670 ; count_up:c3|count[4]  ; count_up:c3|count[11] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.026      ; 0.780      ;
; 0.670 ; count_up:c3|count[15] ; count_up:c3|count[24] ; CLK50MHz     ; CLK50MHz    ; 0.000        ; 0.312      ; 1.066      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK50MHz'                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+
; 9.457  ; 9.641        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[12] ;
; 9.457  ; 9.641        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[13] ;
; 9.457  ; 9.641        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[14] ;
; 9.457  ; 9.641        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[15] ;
; 9.457  ; 9.641        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[22] ;
; 9.457  ; 9.641        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[23] ;
; 9.457  ; 9.641        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[25] ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[0]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[10] ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[11] ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[1]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[2]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[3]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[4]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[5]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[6]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[8]  ;
; 9.462  ; 9.646        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[9]  ;
; 9.463  ; 9.647        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[17] ;
; 9.463  ; 9.647        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[19] ;
; 9.463  ; 9.647        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[7]  ;
; 9.487  ; 9.671        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[16] ;
; 9.487  ; 9.671        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[18] ;
; 9.487  ; 9.671        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[20] ;
; 9.487  ; 9.671        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[21] ;
; 9.487  ; 9.671        ; 0.184          ; Low Pulse Width  ; CLK50MHz ; Rise       ; count_up:c3|count[24] ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; clk_50MHz~input|o     ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[12]|clk      ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[13]|clk      ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[14]|clk      ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[15]|clk      ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[22]|clk      ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[23]|clk      ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[25]|clk      ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[0]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[10]|clk      ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[11]|clk      ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[17]|clk      ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[19]|clk      ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[1]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[2]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[3]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[4]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[5]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[6]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[7]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[8]|clk       ;
; 9.641  ; 9.641        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[9]|clk       ;
; 9.665  ; 9.665        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[16]|clk      ;
; 9.665  ; 9.665        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[18]|clk      ;
; 9.665  ; 9.665        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[20]|clk      ;
; 9.665  ; 9.665        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[21]|clk      ;
; 9.665  ; 9.665        ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; c3|count[24]|clk      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; clk_50MHz~input|i     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK50MHz ; Rise       ; clk_50MHz~input|i     ;
; 10.113 ; 10.329       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[16] ;
; 10.113 ; 10.329       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[18] ;
; 10.113 ; 10.329       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[20] ;
; 10.113 ; 10.329       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[21] ;
; 10.113 ; 10.329       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[24] ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[0]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[10] ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[11] ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[17] ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[19] ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[1]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[2]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[3]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[4]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[5]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[6]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[7]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[8]  ;
; 10.137 ; 10.353       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[9]  ;
; 10.142 ; 10.358       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[12] ;
; 10.142 ; 10.358       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[13] ;
; 10.142 ; 10.358       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[14] ;
; 10.142 ; 10.358       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[15] ;
; 10.142 ; 10.358       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[22] ;
; 10.142 ; 10.358       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[23] ;
; 10.142 ; 10.358       ; 0.216          ; High Pulse Width ; CLK50MHz ; Rise       ; count_up:c3|count[25] ;
; 10.333 ; 10.333       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[16]|clk      ;
; 10.333 ; 10.333       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[18]|clk      ;
; 10.333 ; 10.333       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[20]|clk      ;
; 10.333 ; 10.333       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[21]|clk      ;
; 10.333 ; 10.333       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[24]|clk      ;
; 10.357 ; 10.357       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[17]|clk      ;
; 10.357 ; 10.357       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[19]|clk      ;
; 10.357 ; 10.357       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[7]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[0]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[10]|clk      ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[11]|clk      ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[1]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[2]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[3]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[4]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[5]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[6]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[8]|clk       ;
; 10.358 ; 10.358       ; 0.000          ; High Pulse Width ; CLK50MHz ; Rise       ; c3|count[9]|clk       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------+


-----------------------------------------
; Fast 1200mV 0C Model Datasheet Report ;
-----------------------------------------
Nothing to report.


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 15.590 ; 0.312 ; N/A      ; N/A     ; 9.457               ;
;  CLK50MHz        ; 15.590 ; 0.312 ; N/A      ; N/A     ; 9.457               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50MHz        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ssd_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ssd_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ssd_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ssd_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ssd_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ssd_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ssd_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ssd_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ssd_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ssd_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ssd_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ssd_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ssd_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ssd_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ssd_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ssd_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ssd_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ssd_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ssd_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHz   ; CLK50MHz ; 663      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHz   ; CLK50MHz ; 663      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Oct 23 11:20:37 2019
Info: Command: quartus_sta bin2ssd -c bin2ssd
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332060): Node: count_up:c3|count[0] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50MHz (Rise) to CLK50MHz (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.590         0.000 CLK50MHz 
Info (332146): Worst-case hold slack is 0.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.679         0.000 CLK50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.680         0.000 CLK50MHz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: count_up:c3|count[0] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50MHz (Rise) to CLK50MHz (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 16.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.006         0.000 CLK50MHz 
Info (332146): Worst-case hold slack is 0.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.618         0.000 CLK50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.671         0.000 CLK50MHz 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: count_up:c3|count[0] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50MHz (Rise) to CLK50MHz (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 17.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.791         0.000 CLK50MHz 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 CLK50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.457         0.000 CLK50MHz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 508 megabytes
    Info: Processing ended: Wed Oct 23 11:20:46 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


