\TLV
   $reset = *reset;

   $val1[31:0] = >>1$out[31:0];
   $val2[31:0] = $rand2[3:0];

   $out[31:0] = $reset ? 32'b0 : $op[0] ? ($op[1] ? $val1[31:0] / $val2[31:0] : $val1[31:0] - $val2[31:0]) : ($op[1] ? $val1[31:0] * $val2[31:0] : $val1[31:0] + $val2[31:0]);

 // Assert these to end simulation (before Makerchip cycle limit).
   *passed = *cyc_cnt > 40;
   *failed = 1'b0;
\SV
   endmodule 