// Seed: 1721313815
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  final $display(1);
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    output logic id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    input supply0 id_8
    , id_11,
    input wand id_9
);
  assign id_4 = 1;
  assign id_0 = 1'h0;
  always @(posedge id_11 or ~1 or negedge 1'b0) begin
    force id_11 = id_2 - id_11;
    id_4 <= 1 !=? 1;
  end
  module_0(
      id_11, id_11, id_11
  );
endmodule
