{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663091828655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663091828669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 13:57:08 2022 " "Processing started: Tue Sep 13 13:57:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663091828669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091828669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RNG -c Seven_Segment_Display_Driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off RNG -c Seven_Segment_Display_Driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091828670 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1663091829382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/seven_segment_display_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/seven_segment_display_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display_driver " "Found entity 1: seven_segment_display_driver" {  } { { "verilog_files/seven_segment_display_driver.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/seven_segment_display_driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/hex_module.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/hex_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Seven_Segment " "Found entity 1: BCD_Seven_Segment" {  } { { "verilog_files/hex_module.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/hex_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "verilog_files/D_FF.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/D_FF.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/binary_bcd_converter/two_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/binary_bcd_converter/two_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_counter " "Found entity 1: two_bit_counter" {  } { { "verilog_files/binary_bcd_converter/two_bit_counter.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/two_bit_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slow_clock.v(12) " "Verilog HDL information at slow_clock.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_files/binary_bcd_converter/slow_clock.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/slow_clock.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663091841289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/binary_bcd_converter/slow_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/binary_bcd_converter/slow_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slow_Clock " "Found entity 1: Slow_Clock" {  } { { "verilog_files/binary_bcd_converter/slow_clock.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/slow_clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/binary_bcd_converter/shift_add3_algorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/binary_bcd_converter/shift_add3_algorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Add3_algorithm " "Found entity 1: Shift_Add3_algorithm" {  } { { "verilog_files/binary_bcd_converter/shift_add3_algorithm.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/shift_add3_algorithm.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/binary_bcd_converter/four_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/binary_bcd_converter/four_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_one_Mux " "Found entity 1: four_one_Mux" {  } { { "verilog_files/binary_bcd_converter/four_one_Mux.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/four_one_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/binary_bcd_converter/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/binary_bcd_converter/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "verilog_files/binary_bcd_converter/Decoder.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/Decoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/binary_bcd_converter/binary_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/binary_bcd_converter/binary_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_BCD_Converter " "Found entity 1: Binary_BCD_Converter" {  } { { "verilog_files/binary_bcd_converter/binary_bcd_converter.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/binary_bcd_converter.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663091841296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091841296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_display_driver " "Elaborating entity \"seven_segment_display_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663091841329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:D0 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:D0\"" {  } { { "verilog_files/seven_segment_display_driver.v" "D0" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/seven_segment_display_driver.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663091841329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_BCD_Converter Binary_BCD_Converter:U1 " "Elaborating entity \"Binary_BCD_Converter\" for hierarchy \"Binary_BCD_Converter:U1\"" {  } { { "verilog_files/seven_segment_display_driver.v" "U1" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/seven_segment_display_driver.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663091841346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_bcd_converter.v(69) " "Verilog HDL assignment warning at binary_bcd_converter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "verilog_files/binary_bcd_converter/binary_bcd_converter.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/binary_bcd_converter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663091841347 "|seven_segment_display_driver|Binary_BCD_Converter:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_bcd_converter.v(67) " "Verilog HDL assignment warning at binary_bcd_converter.v(67): truncated value with size 32 to match size of target (4)" {  } { { "verilog_files/binary_bcd_converter/binary_bcd_converter.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/binary_bcd_converter/binary_bcd_converter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663091841347 "|seven_segment_display_driver|Binary_BCD_Converter:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Seven_Segment BCD_Seven_Segment:U2 " "Elaborating entity \"BCD_Seven_Segment\" for hierarchy \"BCD_Seven_Segment:U2\"" {  } { { "verilog_files/seven_segment_display_driver.v" "U2" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/seven_segment_display_driver.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663091841348 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1663091841902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "verilog_files/seven_segment_display_driver.v" "" { Text "C:/altera_lite/16.0/projects/RNG/verilog_files/seven_segment_display_driver.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663091842453 "|seven_segment_display_driver|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663091842453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663091842555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/projects/RNG/output_files/Seven_Segment_Display_Driver.map.smsg " "Generated suppressed messages file C:/altera_lite/16.0/projects/RNG/output_files/Seven_Segment_Display_Driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091842844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663091843040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663091843040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663091843100 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663091843100 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663091843100 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663091843100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663091843132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 13:57:23 2022 " "Processing ended: Tue Sep 13 13:57:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663091843132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663091843132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663091843132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663091843132 ""}
