# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../stopwatch.srcs/sources_1/imports/sources/BCD_CNT10.vhd" \
"../../../../stopwatch.srcs/sources_1/new/FSM.vhd" \
"../../../../stopwatch.srcs/sources_1/imports/sources/bcd_7seg.vhd" \
"../../../../stopwatch.srcs/sources_1/imports/sources/clock_divider.vhd" \
"../../../../stopwatch.srcs/sources_1/imports/sources/mux3_1.vhd" \
"../../../../stopwatch.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
