{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759110838935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759110838936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 21:53:58 2025 " "Processing started: Sun Sep 28 21:53:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759110838936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110838936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSDAssignment3 -c DSDAssignment3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSDAssignment3 -c DSDAssignment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110838936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759110839714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759110839714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sp1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp1 " "Found entity 1: sp1" {  } { { "output_files/sp1.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759110851808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sp2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp2 " "Found entity 1: sp2" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759110851812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp3.v 1 1 " "Found 1 design units, including 1 entities, in source file sp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp3 " "Found entity 1: sp3" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759110851816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F0 sp2.v(7) " "Verilog HDL Implicit Net warning at sp2.v(7): created implicit net for \"F0\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110851816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 sp2.v(8) " "Verilog HDL Implicit Net warning at sp2.v(8): created implicit net for \"F1\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110851817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 sp2.v(9) " "Verilog HDL Implicit Net warning at sp2.v(9): created implicit net for \"F2\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110851817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 sp2.v(10) " "Verilog HDL Implicit Net warning at sp2.v(10): created implicit net for \"F3\"" {  } { { "output_files/sp2.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/output_files/sp2.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759110851817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sp3 " "Elaborating entity \"sp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759110851866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sp3.v(19) " "Verilog HDL assignment warning at sp3.v(19): truncated value with size 32 to match size of target (5)" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759110851878 "|sp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout sp3.v(7) " "Output port \"cout\" at sp3.v(7) has no driver" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759110851879 "|sp3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S\[3\] sp3.v(22) " "Can't resolve multiple constant drivers for net \"S\[3\]\" at sp3.v(22)" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851879 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "sp3.v(21) " "Constant driver at sp3.v(21)" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 21 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851879 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S\[2\] sp3.v(22) " "Can't resolve multiple constant drivers for net \"S\[2\]\" at sp3.v(22)" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851879 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S\[1\] sp3.v(22) " "Can't resolve multiple constant drivers for net \"S\[1\]\" at sp3.v(22)" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851880 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S\[0\] sp3.v(22) " "Can't resolve multiple constant drivers for net \"S\[0\]\" at sp3.v(22)" {  } { { "sp3.v" "" { Text "C:/Users/Laptop/Documents/GitHub/Digital-System-Design/assignments/assignment3/sp3.v" 22 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110851880 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759110851880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759110852028 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 28 21:54:12 2025 " "Processing ended: Sun Sep 28 21:54:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759110852028 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759110852028 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759110852028 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110852028 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759110852717 ""}
