\clearpage
\phantomsection
\addcontentsline{toc}{subsection}{CLLC}
\insnmipslabel{cllc}
\subsection*{CLLC: Load Linked Capability via Capability}

\subsubsection*{Format}

CLLC cd, cb \\

\begin{center}
\begin{bytefield}{32}
\bitheader[endianness=big]{0,2,3,10,11,15,16,20,21,25,26,31}\\
\bitbox{6}{0x12}
\bitbox{5}{0x10}
\bitbox{5}{cd}
\bitbox{5}{cb}
\bitbox{7}{\color{lightgray}\rule{\width}{\height}}
\bitbox{4}{1111}
\end{bytefield}
\end{center}

\usesDDCinsteadofNULL{cb}

% \textbf{TO DO: Describe what this instruction does.}

\subsubsection*{Semantics}
\sailMIPScode{CLLC}

\subsubsection*{Exceptions}

A coprocessor 2 exception is raised if:

\begin{itemize}
\item
\emph{cb}.\ctag{} is not set.
\item
\emph{cb} is sealed.
\item
\emph{cb}.\cperms.\emph{Permit\_Load} is not set.
\item
\emph{addr} $+$ \emph{capability\_size} $>$ \emph{cb}.\cbase{} $+$ \emph{cb}.\clength{}
\item
\emph{addr} $<$ \emph{cb}.\cbase{}
\end{itemize}

An AdEL exception is raised if:

\begin{itemize}
\item
\emph{addr} is not capability aligned.
\end{itemize}
