{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714117435709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714117435719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 15:43:55 2024 " "Processing started: Fri Apr 26 15:43:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714117435719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117435719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gesture -c gesture " "Command: quartus_map --read_settings_files=on --write_settings_files=off gesture -c gesture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117435719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714117436161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714117436161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(14) " "Verilog HDL Declaration information at i2c_ctrl.v(14): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714117446164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/gesture/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/gesture/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117446164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_ctrl " "Elaborating entity \"i2c_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714117446218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_end i2c_ctrl.v(30) " "Verilog HDL or VHDL warning at i2c_ctrl.v(30): object \"i2c_end\" assigned a value but never read" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714117446227 "|i2c_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "device_addr i2c_ctrl.v(54) " "Verilog HDL Always Construct warning at i2c_ctrl.v(54): inferring latch(es) for variable \"device_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714117446227 "|i2c_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data i2c_ctrl.v(54) " "Verilog HDL Always Construct warning at i2c_ctrl.v(54): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714117446229 "|i2c_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(546) " "Verilog HDL Case Statement information at i2c_ctrl.v(546): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 546 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714117446229 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[0\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[1\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[2\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[3\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[4\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[5\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[6\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] i2c_ctrl.v(54) " "Inferred latch for \"wr_data\[7\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[0\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[0\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[1\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[1\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[2\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[2\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[3\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[3\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[4\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[4\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[5\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[5\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[6\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[6\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[7\] i2c_ctrl.v(54) " "Inferred latch for \"device_addr\[7\]\" at i2c_ctrl.v(54)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117446234 "|i2c_ctrl"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1b24 " "Found entity 1: altsyncram_1b24" {  } { { "db/altsyncram_1b24.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/altsyncram_1b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117447773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117447773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117447963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117447963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117448059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117448059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117448189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117448189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117448246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117448246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117448319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117448319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117448409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117448409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117448489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117448489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/github/FPGA/gesture/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117448539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117448539 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714117448929 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714117449019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.26.15:44:13 Progress: Loading sld42698d75/alt_sld_fab_wrapper_hw.tcl " "2024.04.26.15:44:13 Progress: Loading sld42698d75/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117453463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117459164 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117459291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117471564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117471641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117471719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117471819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117471823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117471823 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714117472499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42698d75/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld42698d75/alt_sld_fab.v" "" { Text "D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117472673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117472673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117472739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117472739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117472741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117472741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117472789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117472789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117472849 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117472849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117472849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/github/FPGA/gesture/prj/db/ip/sld42698d75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714117472900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117472900 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "device_addr\[6\] device_addr\[7\] " "Duplicate LATCH primitive \"device_addr\[6\]\" merged with LATCH primitive \"device_addr\[7\]\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714117474009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "device_addr\[5\] device_addr\[7\] " "Duplicate LATCH primitive \"device_addr\[5\]\" merged with LATCH primitive \"device_addr\[7\]\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714117474009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "device_addr\[3\] device_addr\[7\] " "Duplicate LATCH primitive \"device_addr\[3\]\" merged with LATCH primitive \"device_addr\[7\]\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714117474009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "device_addr\[2\] device_addr\[7\] " "Duplicate LATCH primitive \"device_addr\[2\]\" merged with LATCH primitive \"device_addr\[7\]\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714117474009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "device_addr\[1\] device_addr\[7\] " "Duplicate LATCH primitive \"device_addr\[1\]\" merged with LATCH primitive \"device_addr\[7\]\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714117474009 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "device_addr\[0\] device_addr\[7\] " "Duplicate LATCH primitive \"device_addr\[0\]\" merged with LATCH primitive \"device_addr\[7\]\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1714117474009 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1714117474009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "device_addr\[7\] " "Latch device_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714117474009 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/gesture/rtl/i2c_ctrl.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714117474009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714117474118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714117474499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/github/FPGA/gesture/prj/output_files/gesture.map.smsg " "Generated suppressed messages file D:/study/github/FPGA/gesture/prj/output_files/gesture.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117474644 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 83 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 83 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1714117475352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714117475373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714117475373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1130 " "Implemented 1130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714117475499 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714117475499 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714117475499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1096 " "Implemented 1096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714117475499 ""} { "Info" "ICUT_CUT_TM_RAMS" "25 " "Implemented 25 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714117475499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714117475499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714117475518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 15:44:35 2024 " "Processing ended: Fri Apr 26 15:44:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714117475518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714117475518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714117475518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714117475518 ""}
