# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../6th_exercise.srcs/sources_1/new/fsm.vhd" \
"../../../../6th_exercise.srcs/sim_1/new/sim_fsm.vhd" \

# Do not sort compile order
nosort
