{
    "for/generate_for_int/no_arch": {
        "test_name": "for/generate_for_int/no_arch",
        "verilog": "generate_for_int.v",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 24.4,
        "elaboration_time(ms)": 22.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 22.4,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "for/generate_for_ultra_wide/no_arch": {
        "test_name": "for/generate_for_ultra_wide/no_arch",
        "verilog": "generate_for_ultra_wide.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 41.5,
        "elaboration_time(ms)": 38.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 39.3,
        "Po": 256,
        "Longest Path": 2,
        "Average Path": 2
    },
    "for/generate_for_wide/no_arch": {
        "test_name": "for/generate_for_wide/no_arch",
        "verilog": "generate_for_wide.v",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 22.5,
        "elaboration_time(ms)": 20.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 20.4,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
