Return-Path: <linux-kernel+bounces-648748-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id 01D7DAB7B13
	for <lists+linux-kernel@lfdr.de>; Thu, 15 May 2025 03:42:36 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 96304189F6C6
	for <lists+linux-kernel@lfdr.de>; Thu, 15 May 2025 01:42:48 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 8A1BA27990B;
	Thu, 15 May 2025 01:42:30 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=broadcom.com header.i=@broadcom.com header.b="aoHjG6Xk"
Received: from mail-vs1-f51.google.com (mail-vs1-f51.google.com [209.85.217.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 47F5F1E7660
	for <linux-kernel@vger.kernel.org>; Thu, 15 May 2025 01:42:27 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.217.51
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1747273349; cv=none; b=TCt34J0+ZOIme0iof04TFwFHp3n8vF7tKvNe6gLDvAFrCzhqpZWcs2FwWqU8yyB/i8J3H+T7D+hKgwwMrzL3UobDmgNTWbnIlW4JEAKA43fCmBnXcIhAnXsV9YwzSxCVUTSVdS4as/SigfBTFbLxwpbOpo9mKs8Vy9FCulhh/No=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1747273349; c=relaxed/simple;
	bh=s1X/hcv8PeEzsjsgd1LJx2j7HlVCYxkBabPNvj7C3EY=;
	h=From:References:In-Reply-To:MIME-Version:Date:Message-ID:Subject:
	 To:Content-Type; b=lM4bhEG0CGgcrK7CCZftxIzS+xin17cAQ2moY7mIw9IziuH4Kahojz2RWc/3q8s5o+KZoRmPgugjgilO/6l6wpG/1Bnr0vsl8vrFn1oSjggyG1LRys88pl/1aMaAJdwnp4aKfOD49RqflX0fMOqGyE5MkaCQcQmL41MliI/uC3E=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=broadcom.com; spf=fail smtp.mailfrom=broadcom.com; dkim=pass (1024-bit key) header.d=broadcom.com header.i=@broadcom.com header.b=aoHjG6Xk; arc=none smtp.client-ip=209.85.217.51
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=broadcom.com
Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=broadcom.com
Received: by mail-vs1-f51.google.com with SMTP id ada2fe7eead31-4ddba761dc4so278114137.3
        for <linux-kernel@vger.kernel.org>; Wed, 14 May 2025 18:42:26 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=broadcom.com; s=google; t=1747273346; x=1747878146; darn=vger.kernel.org;
        h=to:subject:message-id:date:thread-index:mime-version:in-reply-to
         :references:from:from:to:cc:subject:date:message-id:reply-to;
        bh=B6Zdyjis1kL9TY5q73WBYwd54dlt7H6p1xfEFDyiCTg=;
        b=aoHjG6XkcZ6nlFOBvIU630sbqk1ps2Je/Sd8WuvtlLXTVmCA/SqG+fcmtI38gCrfnd
         vZXEEpxjGvkpYdykupkVVJ+1XisaUVb7sdndWXMzcv9vObu+6e5qXMBuF0YECoB+iJSp
         brRj6oEH8raVLGr0/h79g7U2GsRm9c0SFxLDw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1747273346; x=1747878146;
        h=to:subject:message-id:date:thread-index:mime-version:in-reply-to
         :references:from:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=B6Zdyjis1kL9TY5q73WBYwd54dlt7H6p1xfEFDyiCTg=;
        b=wWadkjciKhUmeBB13+IgrWLZTDLOFd7JIG2ekOVVD/H2g68STd/OYNF/TkmMZfe6bg
         vsAa2nLifZNkjHocUSB6rDGpkLtrGQsNkBLLK5QEeIx9C5ZpqImVGLab3YQ78PDoNSco
         t3ekubRmvXXYi6JZCfy4HSOYixw2Xw63kcjvyas01S0pR8YPfUetxw50TdXSxMZGnYEL
         JNASDk5UCtNQ5KMMpPWoEukrpYHRfVdTovCb2VfAYaWE7ScBEQsCWMvcEuh03IWrjnaR
         NQSBtigj6iN+jB4tWBBlIMhNjKylgDhVEBhdgGMFZWNxhApZ2pPSGiz+Mwac+wCPgAwE
         kHAQ==
X-Forwarded-Encrypted: i=1; AJvYcCU4M++lWrEiozdQ3e1aFieK22jqLFqAG2Ju/iaZ3qVb8MDua1zTAdcoxMGNvLSTCFzTifP6Uzu7zM5ps9U=@vger.kernel.org
X-Gm-Message-State: AOJu0YwA1Sss46LDrV1tSaMdei3tRfgAGCwOY5+1QnwMBVZ4lmLl6Ir+
	F3Od59mORcf0KNUoLy9C5LFpPkPFQ33o6IUe3lu3Aj3+l03ztEQDi21rjkUF/QmW3Qx59QmLJc9
	1nJ7Foq9XFc/e+K3gfiQEHuzBHo6jRgU3eGcJ
X-Gm-Gg: ASbGncuNqoZSCY6gxoyqU1Y00dJMFaY30N4pV0kSvosp669LytPQPrEB3veUSCcC9KD
	jNkGdLHnAhV4EY/u8Itci01kx4R9EVM/qx0gqTp9DsmTYK7Wr4icV374c3hsSlOmucfvAvEKXN2
	synAD/blbHStBjYYQ+zBQ5pQwzbykZBjBnyw==
X-Google-Smtp-Source: AGHT+IH4ZnnDcNsfa/HazW1NG+wTxLQemMEOEVrkY3njBoad81DbcCMd0lKzEcZJI8cr7TMT3mUKiz/Kpv/tOTnZ9oo=
X-Received: by 2002:a05:6102:8012:b0:4bb:e36f:6a35 with SMTP id
 ada2fe7eead31-4df7dcc656bmr6036040137.14.1747273346063; Wed, 14 May 2025
 18:42:26 -0700 (PDT)
From: William Zhang <william.zhang@broadcom.com>
References: <20250514062341.774919-1-noltari@gmail.com>
In-Reply-To: <20250514062341.774919-1-noltari@gmail.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-Mailer: Microsoft Outlook 16.0
Thread-Index: AQEyR7O2AelOVVeBIx+IoDUsWG0J4bUl5FUA
Date: Wed, 14 May 2025 18:42:24 -0700
X-Gm-Features: AX0GCFvH3IRqeknKMlzIVn-JtZbJ_ZkCjBBwJ0PD9V8PYHv0cJ-vKOJOhYHB4BA
Message-ID: <b11623aeea01338715215084fc34107d@mail.gmail.com>
Subject: RE: [PATCH v3] mtd: rawnand: brcmnand: legacy exec_op implementation
To: =?UTF-8?B?w4FsdmFybyBGZXJuw6FuZGV6IFJvamFz?= <noltari@gmail.com>, 
	linux-mtd@lists.infradead.org, dregan@broadcom.com, miquel.raynal@bootlin.com, 
	bcm-kernel-feedback-list@broadcom.com, 
	Florian Fainelli <florian.fainelli@broadcom.com>, rafal@milecki.pl, 
	computersforpeace@gmail.com, Kamal Dasu <kamal.dasu@broadcom.com>, 
	Dan Beygelman <dan.beygelman@broadcom.com>, frieder.schrempf@kontron.de, 
	linux-kernel@vger.kernel.org, vigneshr@ti.com, richard@nod.at, 
	bbrezillon@kernel.org, kdasu.kdev@gmail.com, jaimeliao.tw@gmail.com, 
	kilobyte@angband.pl, jonas.gorski@gmail.com, dgcbueu@gmail.com
Content-Type: multipart/signed; protocol="application/pkcs7-signature"; micalg=sha-256;
	boundary="000000000000232a37063522c71c"

--000000000000232a37063522c71c
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

Hi Alvaro,

> -----Original Message-----
> From: =C3=81lvaro Fern=C3=A1ndez Rojas <noltari@gmail.com>
> Sent: Tuesday, May 13, 2025 11:24 PM
> To: linux-mtd@lists.infradead.org; dregan@broadcom.com;
> miquel.raynal@bootlin.com; bcm-kernel-feedback-list@broadcom.com;
> florian.fainelli@broadcom.com; rafal@milecki.pl;
> computersforpeace@gmail.com; kamal.dasu@broadcom.com;
> dan.beygelman@broadcom.com; william.zhang@broadcom.com;
> frieder.schrempf@kontron.de; linux-kernel@vger.kernel.org;
> vigneshr@ti.com;
> richard@nod.at; bbrezillon@kernel.org; kdasu.kdev@gmail.com;
> jaimeliao.tw@gmail.com; kilobyte@angband.pl; jonas.gorski@gmail.com;
> dgcbueu@gmail.com
> Cc: =C3=81lvaro Fern=C3=A1ndez Rojas <noltari@gmail.com>
> Subject: [PATCH v3] mtd: rawnand: brcmnand: legacy exec_op implementation
>
> Commit 3c8260ce7663 ("mtd: rawnand: brcmnand: exec_op implementation")
> removed legacy interface functions, breaking < v5.0 controllers support.
> In order to fix older controllers we need to add an alternative exec_op
> implementation which doesn't rely on low level registers.
>
> Fixes: 3c8260ce7663 ("mtd: rawnand: brcmnand: exec_op implementation")
> Signed-off-by: =C3=81lvaro Fern=C3=A1ndez Rojas <noltari@gmail.com>
> ---
>  drivers/mtd/nand/raw/brcmnand/brcmnand.c | 178
> ++++++++++++++++++++++-
>  1 file changed, 172 insertions(+), 6 deletions(-)
>
>  v3: add changes requested by Florian and other improvements:
>   - Add associative array for native command conversion.
>   - Add function pointer to brcmnand_controller for exec_instr
>     functionality.
>   - Fix CMD_BLOCK_ERASE address.
>   - Drop NAND_CMD_READOOB support.
>
>  v2: multiple improvements:
>   - Use proper native commands for checks.
>   - Fix NAND_CMD_PARAM/NAND_CMD_RNDOUT addr calculation.
>   - Remove host->last_addr usage.
>   - Remove sector_size_1k since it only applies to v5.0+ controllers.
>   - Remove brcmnand_wp since it doesn't exist for < v5.0 controllers.
>   - Use j instead of i for flash_cache loop.
>
> diff --git a/drivers/mtd/nand/raw/brcmnand/brcmnand.c
> b/drivers/mtd/nand/raw/brcmnand/brcmnand.c
> index 17f6d9723df9..f4fabe7ffd9d 100644
> --- a/drivers/mtd/nand/raw/brcmnand/brcmnand.c
> +++ b/drivers/mtd/nand/raw/brcmnand/brcmnand.c
> @@ -65,6 +65,7 @@ module_param(wp_on, int, 0444);
>  #define CMD_PARAMETER_READ		0x0e
>  #define CMD_PARAMETER_CHANGE_COL	0x0f
>  #define CMD_LOW_LEVEL_OP		0x10
> +#define CMD_NOT_SUPPORTED		0xff
>
>  struct brcm_nand_dma_desc {
>  	u32 next_desc;
> @@ -199,6 +200,30 @@ static const u16 flash_dma_regs_v4[] =3D {
>  	[FLASH_DMA_CURRENT_DESC_EXT]	=3D 0x34,
>  };
>
> +/* Native command conversion */
> +static const u8 native_cmd_conv[] =3D {
> +	[NAND_CMD_READ0]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_READ1]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_RNDOUT]	=3D CMD_PARAMETER_CHANGE_COL,
> +	[NAND_CMD_PAGEPROG]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_READOOB]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_ERASE1]	=3D CMD_BLOCK_ERASE,
> +	[NAND_CMD_STATUS]	=3D CMD_NOT_SUPPORTED,
Do we not need to support nand_status_op()?

> +	[NAND_CMD_SEQIN]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_RNDIN]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_READID]	=3D CMD_DEVICE_ID_READ,
> +	[NAND_CMD_ERASE2]	=3D CMD_NULL,
> +	[NAND_CMD_PARAM]	=3D CMD_PARAMETER_READ,
> +	[NAND_CMD_GET_FEATURES]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_SET_FEATURES]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_RESET]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_READSTART]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_READCACHESEQ]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_READCACHEEND]	=3D CMD_NOT_SUPPORTED,
> +	[NAND_CMD_RNDOUTSTART]	=3D CMD_NULL,
> +	[NAND_CMD_CACHEDPROG]	=3D CMD_NOT_SUPPORTED,
> +};
> +
>  /* Controller feature flags */
>  enum {
>  	BRCMNAND_HAS_1K_SECTORS			=3D BIT(0),
> @@ -237,6 +262,10 @@ struct brcmnand_controller {
>  	/* List of NAND hosts (one for each chip-select) */
>  	struct list_head host_list;
>
> +	/* Function to be called from exec_op */
> +	int (*exec_instr)(struct nand_chip *chip,
> +			  const struct nand_operation *op);
> +
>  	/* EDU info, per-transaction */
>  	const u16               *edu_offsets;
>  	void __iomem            *edu_base;
> @@ -2490,14 +2519,149 @@ static int brcmnand_op_is_reset(const struct
> nand_operation *op)
>  	return 0;
>  }
>
> +static int brcmnand_exec_instructions(struct nand_chip *chip,
> +				      const struct nand_operation *op)
> +{
> +	struct brcmnand_host *host =3D nand_get_controller_data(chip);
> +	unsigned int i;
> +	int ret =3D 0;
> +
> +	for (i =3D 0; i < op->ninstrs; i++) {
> +		ret =3D brcmnand_exec_instr(host, i, op);
> +		if (ret)
> +			break;
> +	}
> +
> +	return ret;
> +}
> +
> +static int brcmnand_exec_instructions_legacy(struct nand_chip *chip,
> +					     const struct nand_operation *op)
> +{
> +	struct mtd_info *mtd =3D nand_to_mtd(chip);
> +	struct brcmnand_host *host =3D nand_get_controller_data(chip);
> +	struct brcmnand_controller *ctrl =3D host->ctrl;
> +	const struct nand_op_instr *instr;
> +	unsigned int i, j;
> +	u8 cmd =3D CMD_NULL, last_cmd =3D CMD_NULL;
> +	int ret =3D 0;
> +	u64 last_addr;
> +
> +	for (i =3D 0; i < op->ninstrs; i++) {
> +		instr =3D &op->instrs[i];
> +
> +		if (instr->type =3D=3D NAND_OP_CMD_INSTR) {
> +			cmd =3D native_cmd_conv[instr->ctx.cmd.opcode];
> +			if (cmd =3D=3D CMD_NOT_SUPPORTED) {
> +				dev_err(ctrl->dev, "unsupported cmd=3D%d\n",
> +					instr->ctx.cmd.opcode);
> +				ret =3D -EOPNOTSUPP;
> +				break;
> +			}
> +		} else if (instr->type =3D=3D NAND_OP_ADDR_INSTR) {
> +			u64 addr =3D 0;
> +
> +			if (cmd =3D=3D CMD_NULL)
> +				continue;
> +
> +			if (instr->ctx.addr.naddrs > 8) {
> +				dev_err(ctrl->dev, "unsupported naddrs=3D%u\n",
> +					instr->ctx.addr.naddrs);
> +				ret =3D -EOPNOTSUPP;
> +				break;
> +			}
> +
> +			for (j =3D 0; j < instr->ctx.addr.naddrs; j++)
> +				addr |=3D (instr->ctx.addr.addrs[j]) << (j << 3);
> +
> +			if (cmd =3D=3D CMD_BLOCK_ERASE)
> +				addr <<=3D chip->page_shift;
> +			else if (cmd =3D=3D CMD_PARAMETER_CHANGE_COL)
> +				addr &=3D ~((u64)(FC_BYTES - 1));
> +
> +			brcmnand_set_cmd_addr(mtd, addr);
> +			brcmnand_send_cmd(host, cmd);
> +			last_addr =3D addr;
> +			last_cmd =3D cmd;
> +			cmd =3D CMD_NULL;
> +			brcmnand_waitfunc(chip);
> +
> +			if (last_cmd =3D=3D CMD_PARAMETER_READ ||
> +			    last_cmd =3D=3D CMD_PARAMETER_CHANGE_COL) {
> +				/* Copy flash cache word-wise */
> +				u32 *flash_cache =3D (u32 *)ctrl->flash_cache;
> +
> +				brcmnand_soc_data_bus_prepare(ctrl->soc, true);
> +
> +				/*
> +				 * Must cache the FLASH_CACHE now, since
> changes in
> +				 * SECTOR_SIZE_1K may invalidate it
> +				 */
> +				for (j =3D 0; j < FC_WORDS; j++)
> +					/*
> +					 * Flash cache is big endian for parameter
> pages, at
> +					 * least on STB SoCs
> +					 */
> +					flash_cache[j] =3D
> be32_to_cpu(brcmnand_read_fc(ctrl, j));
> +
> +				brcmnand_soc_data_bus_unprepare(ctrl->soc,
> true);
> +			}
> +		} else if (instr->type =3D=3D NAND_OP_DATA_IN_INSTR) {
> +			u8 *in =3D instr->ctx.data.buf.in;
> +
> +			if (last_cmd =3D=3D CMD_DEVICE_ID_READ) {
> +				u32 val;
> +
> +				if (instr->ctx.data.len > 8) {
> +					dev_err(ctrl->dev, "unsupported
> len=3D%u\n",
> +						instr->ctx.data.len);
> +					ret =3D -EOPNOTSUPP;
> +					break;
> +				}
> +
> +				for (j =3D 0; j < instr->ctx.data.len; j++) {
> +					if (j =3D=3D 0)
> +						val =3D brcmnand_read_reg(ctrl,
> BRCMNAND_ID);
> +					else if (j =3D=3D 4)
> +						val =3D brcmnand_read_reg(ctrl,
> BRCMNAND_ID_EXT);
> +
> +					in[j] =3D (val >> (24 - ((j % 4) << 3))) & 0xff;
> +				}
> +			} else if (last_cmd =3D=3D CMD_PARAMETER_READ ||
> +				   last_cmd =3D=3D CMD_PARAMETER_CHANGE_COL) {
> +				u64 addr;
> +				u32 offs;
> +
> +				for (j =3D 0; j < instr->ctx.data.len; j++) {
> +					addr =3D last_addr + j;
> +					offs =3D addr & (FC_BYTES - 1);
> +
> +					if (j > 0 && offs =3D=3D 0)
> +
> 	nand_change_read_column_op(chip, addr, NULL, 0,
> +									   false);
> +
> +					in[j] =3D ctrl->flash_cache[offs];
> +				}
> +			}
> +		} else if (instr->type =3D=3D NAND_OP_WAITRDY_INSTR) {
> +			ret =3D bcmnand_ctrl_poll_status(host, NAND_CTRL_RDY,
> NAND_CTRL_RDY, 0);
> +		} else {
> +			dev_err(ctrl->dev, "unsupported instruction type: %d\n",
> instr->type);
> +			ret =3D -EINVAL;
> +		}
> +	}
> +
> +	return ret;
> +}
> +
>  static int brcmnand_exec_op(struct nand_chip *chip,
>  			    const struct nand_operation *op,
>  			    bool check_only)
>  {
>  	struct brcmnand_host *host =3D nand_get_controller_data(chip);
> +	struct brcmnand_controller *ctrl =3D host->ctrl;
>  	struct mtd_info *mtd =3D nand_to_mtd(chip);
>  	u8 *status;
> -	unsigned int i;
>  	int ret =3D 0;
>
>  	if (check_only)
> @@ -2525,11 +2689,7 @@ static int brcmnand_exec_op(struct nand_chip *chip=
,
>  	if (op->deassert_wp)
>  		brcmnand_wp(mtd, 0);
>
> -	for (i =3D 0; i < op->ninstrs; i++) {
> -		ret =3D brcmnand_exec_instr(host, i, op);
> -		if (ret)
> -			break;
> -	}
> +	ctrl->exec_instr(chip, op);
>
>  	if (op->deassert_wp)
>  		brcmnand_wp(mtd, 1);
> @@ -3142,6 +3302,12 @@ int brcmnand_probe(struct platform_device *pdev,
> struct brcmnand_soc *soc)
>  	if (ret)
>  		goto err;
>
> +	/* Only v5.0+ controllers have low level ops support */
> +	if (ctrl->nand_version >=3D 0x0500)
> +		ctrl->exec_instr =3D brcmnand_exec_instructions;
> +	else
> +		ctrl->exec_instr =3D brcmnand_exec_instructions_legacy;
> +
>  	/*
>  	 * Most chips have this cache at a fixed offset within 'nand' block.
>  	 * Some must specify this region separately.
> --
> 2.39.5

--000000000000232a37063522c71c
Content-Type: application/pkcs7-signature; name="smime.p7s"
Content-Transfer-Encoding: base64
Content-Disposition: attachment; filename="smime.p7s"
Content-Description: S/MIME Cryptographic Signature

MIIQYwYJKoZIhvcNAQcCoIIQVDCCEFACAQExDzANBglghkgBZQMEAgEFADALBgkqhkiG9w0BBwGg
gg3HMIIFDTCCA/WgAwIBAgIQeEqpED+lv77edQixNJMdADANBgkqhkiG9w0BAQsFADBMMSAwHgYD
VQQLExdHbG9iYWxTaWduIFJvb3QgQ0EgLSBSMzETMBEGA1UEChMKR2xvYmFsU2lnbjETMBEGA1UE
AxMKR2xvYmFsU2lnbjAeFw0yMDA5MTYwMDAwMDBaFw0yODA5MTYwMDAwMDBaMFsxCzAJBgNVBAYT
AkJFMRkwFwYDVQQKExBHbG9iYWxTaWduIG52LXNhMTEwLwYDVQQDEyhHbG9iYWxTaWduIEdDQyBS
MyBQZXJzb25hbFNpZ24gMiBDQSAyMDIwMIIBIjANBgkqhkiG9w0BAQEFAAOCAQ8AMIIBCgKCAQEA
vbCmXCcsbZ/a0fRIQMBxp4gJnnyeneFYpEtNydrZZ+GeKSMdHiDgXD1UnRSIudKo+moQ6YlCOu4t
rVWO/EiXfYnK7zeop26ry1RpKtogB7/O115zultAz64ydQYLe+a1e/czkALg3sgTcOOcFZTXk38e
aqsXsipoX1vsNurqPtnC27TWsA7pk4uKXscFjkeUE8JZu9BDKaswZygxBOPBQBwrA5+20Wxlk6k1
e6EKaaNaNZUy30q3ArEf30ZDpXyfCtiXnupjSK8WU2cK4qsEtj09JS4+mhi0CTCrCnXAzum3tgcH
cHRg0prcSzzEUDQWoFxyuqwiwhHu3sPQNmFOMwIDAQABo4IB2jCCAdYwDgYDVR0PAQH/BAQDAgGG
MGAGA1UdJQRZMFcGCCsGAQUFBwMCBggrBgEFBQcDBAYKKwYBBAGCNxQCAgYKKwYBBAGCNwoDBAYJ
KwYBBAGCNxUGBgorBgEEAYI3CgMMBggrBgEFBQcDBwYIKwYBBQUHAxEwEgYDVR0TAQH/BAgwBgEB
/wIBADAdBgNVHQ4EFgQUljPR5lgXWzR1ioFWZNW+SN6hj88wHwYDVR0jBBgwFoAUj/BLf6guRSSu
TVD6Y5qL3uLdG7wwegYIKwYBBQUHAQEEbjBsMC0GCCsGAQUFBzABhiFodHRwOi8vb2NzcC5nbG9i
YWxzaWduLmNvbS9yb290cjMwOwYIKwYBBQUHMAKGL2h0dHA6Ly9zZWN1cmUuZ2xvYmFsc2lnbi5j
b20vY2FjZXJ0L3Jvb3QtcjMuY3J0MDYGA1UdHwQvMC0wK6ApoCeGJWh0dHA6Ly9jcmwuZ2xvYmFs
c2lnbi5jb20vcm9vdC1yMy5jcmwwWgYDVR0gBFMwUTALBgkrBgEEAaAyASgwQgYKKwYBBAGgMgEo
CjA0MDIGCCsGAQUFBwIBFiZodHRwczovL3d3dy5nbG9iYWxzaWduLmNvbS9yZXBvc2l0b3J5LzAN
BgkqhkiG9w0BAQsFAAOCAQEAdAXk/XCnDeAOd9nNEUvWPxblOQ/5o/q6OIeTYvoEvUUi2qHUOtbf
jBGdTptFsXXe4RgjVF9b6DuizgYfy+cILmvi5hfk3Iq8MAZsgtW+A/otQsJvK2wRatLE61RbzkX8
9/OXEZ1zT7t/q2RiJqzpvV8NChxIj+P7WTtepPm9AIj0Keue+gS2qvzAZAY34ZZeRHgA7g5O4TPJ
/oTd+4rgiU++wLDlcZYd/slFkaT3xg4qWDepEMjT4T1qFOQIL+ijUArYS4owpPg9NISTKa1qqKWJ
jFoyms0d0GwOniIIbBvhI2MJ7BSY9MYtWVT5jJO3tsVHwj4cp92CSFuGwunFMzCCA18wggJHoAMC
AQICCwQAAAAAASFYUwiiMA0GCSqGSIb3DQEBCwUAMEwxIDAeBgNVBAsTF0dsb2JhbFNpZ24gUm9v
dCBDQSAtIFIzMRMwEQYDVQQKEwpHbG9iYWxTaWduMRMwEQYDVQQDEwpHbG9iYWxTaWduMB4XDTA5
MDMxODEwMDAwMFoXDTI5MDMxODEwMDAwMFowTDEgMB4GA1UECxMXR2xvYmFsU2lnbiBSb290IENB
IC0gUjMxEzARBgNVBAoTCkdsb2JhbFNpZ24xEzARBgNVBAMTCkdsb2JhbFNpZ24wggEiMA0GCSqG
SIb3DQEBAQUAA4IBDwAwggEKAoIBAQDMJXaQeQZ4Ihb1wIO2hMoonv0FdhHFrYhy/EYCQ8eyip0E
XyTLLkvhYIJG4VKrDIFHcGzdZNHr9SyjD4I9DCuul9e2FIYQebs7E4B3jAjhSdJqYi8fXvqWaN+J
J5U4nwbXPsnLJlkNc96wyOkmDoMVxu9bi9IEYMpJpij2aTv2y8gokeWdimFXN6x0FNx04Druci8u
nPvQu7/1PQDhBjPogiuuU6Y6FnOM3UEOIDrAtKeh6bJPkC4yYOlXy7kEkmho5TgmYHWyn3f/kRTv
riBJ/K1AFUjRAjFhGV64l++td7dkmnq/X8ET75ti+w1s4FRpFqkD2m7pg5NxdsZphYIXAgMBAAGj
QjBAMA4GA1UdDwEB/wQEAwIBBjAPBgNVHRMBAf8EBTADAQH/MB0GA1UdDgQWBBSP8Et/qC5FJK5N
UPpjmove4t0bvDANBgkqhkiG9w0BAQsFAAOCAQEAS0DbwFCq/sgM7/eWVEVJu5YACUGssxOGhigH
M8pr5nS5ugAtrqQK0/Xx8Q+Kv3NnSoPHRHt44K9ubG8DKY4zOUXDjuS5V2yq/BKW7FPGLeQkbLmU
Y/vcU2hnVj6DuM81IcPJaP7O2sJTqsyQiunwXUaMld16WCgaLx3ezQA3QY/tRG3XUyiXfvNnBB4V
14qWtNPeTCekTBtzc3b0F5nCH3oO4y0IrQocLP88q1UOD5F+NuvDV0m+4S4tfGCLw0FREyOdzvcy
a5QBqJnnLDMfOjsl0oZAzjsshnjJYS8Uuu7bVW/fhO4FCU29KNhyztNiUGUe65KXgzHZs7XKR1g/
XzCCBU8wggQ3oAMCAQICDDG6HZcbcVdEvVYk4TANBgkqhkiG9w0BAQsFADBbMQswCQYDVQQGEwJC
RTEZMBcGA1UEChMQR2xvYmFsU2lnbiBudi1zYTExMC8GA1UEAxMoR2xvYmFsU2lnbiBHQ0MgUjMg
UGVyc29uYWxTaWduIDIgQ0EgMjAyMDAeFw0yMjA5MTAxMTMxNDVaFw0yNTA5MTAxMTMxNDVaMIGQ
MQswCQYDVQQGEwJJTjESMBAGA1UECBMJS2FybmF0YWthMRIwEAYDVQQHEwlCYW5nYWxvcmUxFjAU
BgNVBAoTDUJyb2FkY29tIEluYy4xFjAUBgNVBAMTDVdpbGxpYW0gWmhhbmcxKTAnBgkqhkiG9w0B
CQEWGndpbGxpYW0uemhhbmdAYnJvYWRjb20uY29tMIIBIjANBgkqhkiG9w0BAQEFAAOCAQ8AMIIB
CgKCAQEAyKF+RmY29Wvfmfe3L8J4rZNmBIvRmrWKI5td5L0vlpPMCEzUkVhBdL2N9cDP0rPScvWL
CX/9cI1a2BUy/6/ZT5j9PhcUn6A3kwKFGukLY2itfKaDrP3ANVJGhBXPVJ6sx55GF41PkiL2EMnY
7LJGNpl9WHYrw8VqtRediPyXq8M6ZWGPZWxygsE6y1pOkEk9qLpvXTb2Epxk2JWcQFZQCDWVULue
YDZuuBJwnyCzevMoPtVYPharioL5H3BRnQi8YoTXH7/uRo33dewYFm474yFjwwnt82TFtveVZkVq
6h4WIQ4wTcwFfET8zMkELnGzS5SHCl8sPD+lNxxJ1JDZYwIDAQABo4IB2zCCAdcwDgYDVR0PAQH/
BAQDAgWgMIGjBggrBgEFBQcBAQSBljCBkzBOBggrBgEFBQcwAoZCaHR0cDovL3NlY3VyZS5nbG9i
YWxzaWduLmNvbS9jYWNlcnQvZ3NnY2NyM3BlcnNvbmFsc2lnbjJjYTIwMjAuY3J0MEEGCCsGAQUF
BzABhjVodHRwOi8vb2NzcC5nbG9iYWxzaWduLmNvbS9nc2djY3IzcGVyc29uYWxzaWduMmNhMjAy
MDBNBgNVHSAERjBEMEIGCisGAQQBoDIBKAowNDAyBggrBgEFBQcCARYmaHR0cHM6Ly93d3cuZ2xv
YmFsc2lnbi5jb20vcmVwb3NpdG9yeS8wCQYDVR0TBAIwADBJBgNVHR8EQjBAMD6gPKA6hjhodHRw
Oi8vY3JsLmdsb2JhbHNpZ24uY29tL2dzZ2NjcjNwZXJzb25hbHNpZ24yY2EyMDIwLmNybDAlBgNV
HREEHjAcgRp3aWxsaWFtLnpoYW5nQGJyb2FkY29tLmNvbTATBgNVHSUEDDAKBggrBgEFBQcDBDAf
BgNVHSMEGDAWgBSWM9HmWBdbNHWKgVZk1b5I3qGPzzAdBgNVHQ4EFgQUq65GzwZxydFHjjYEU/9h
xHhPWlwwDQYJKoZIhvcNAQELBQADggEBAA2hGG3JPAdGPH0ZdohGUCIVjKz+U+EFuIDbS6A/5jqX
VhYAxZlzj7tSjUIM7G7IhyfqPC46GKJ/4x+Amz1Z6YxNGy71L68kYD6hIbBcA5AM42QBUufly6Oa
/ppSz3WoflVyFFQ5YXniZ+eU+2/cdnYZg4aVUnFjimOF5o3NfMLzOkhQNxbaDjFUfUYD8hKmU6v4
0vUBj8KZ9Gi1LIagLKUREn8jku0lcLsRbnJ5Ey5ScajC/FESPyYWasOW8j8/1EoJksmhbYGKNS6C
urb/KlmDGfVrIRYDbL0ckhGQIP5c6L+kSQZ2sHnQK0e0WgIaZYxaPYeY5u0GLCOze+3vyRMxggJg
MIICXAIBATBrMFsxCzAJBgNVBAYTAkJFMRkwFwYDVQQKExBHbG9iYWxTaWduIG52LXNhMTEwLwYD
VQQDEyhHbG9iYWxTaWduIEdDQyBSMyBQZXJzb25hbFNpZ24gMiBDQSAyMDIwAgwxuh2XG3FXRL1W
JOEwDQYJYIZIAWUDBAIBBQCggccwLwYJKoZIhvcNAQkEMSIEIN0MBoE37dG/YxKBF7YvDSSt7u5U
l1yDVnePt0ZWMBAVMBgGCSqGSIb3DQEJAzELBgkqhkiG9w0BBwEwHAYJKoZIhvcNAQkFMQ8XDTI1
MDUxNTAxNDIyNlowXAYJKoZIhvcNAQkPMU8wTTALBglghkgBZQMEASowCwYJYIZIAWUDBAEWMAsG
CWCGSAFlAwQBAjAKBggqhkiG9w0DBzALBgkqhkiG9w0BAQcwCwYJYIZIAWUDBAIBMA0GCSqGSIb3
DQEBAQUABIIBAJHRHMXuRlQKfP2C8uCkBZwUJKvlYD898yGAGpzYyJyS8h1OT6NAjGYmYSgCKEYi
o7SbqKoH1gR2DoUQoQfWFcS/lj6/w6rooF6yjJ1HhmhoSYSn0tgr8uodvP/XMhBM9ooG93+PyJ3Z
t2Iu4FEA3uwuJiPElEM01OZxF97KrA4TIK3tvxf9TETt+vjCqVbdRWVMtwpsKtU8m9L5V1NCnE88
N4lmG7ll6EE6yFce4gJNzDeshIjmH74eILim0fFNxnfRn3Zpx/uiMfPuQD6p9UWI0SJdZgSVSK3y
D0bFb/VXfDDC29ze68z5/ab0JXwoDUrzRNIIpFTR6AfdOKQjZig=
--000000000000232a37063522c71c--

