

================================================================
== Synthesis Summary Report of 'blockmatmul'
================================================================
+ General Information: 
    * Date:           Wed Apr 12 06:47:06 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        LabB
    * Solution:       solution4 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+-----------+-----+
    |+ blockmatmul*                   |     -|  0.39|     2318|  2.318e+04|         -|     2319|     -|  dataflow|  60 (21%)|  48 (21%)|  5309 (4%)|  2829 (5%)|    -|
    | + Loop_1_proc1                  |     -|  0.39|     2318|  2.318e+04|         -|     2318|     -|        no|   2 (~0%)|  48 (21%)|  4836 (4%)|  2384 (4%)|    -|
    |  + Loop_1_proc1_Pipeline_1      |     -|  1.11|      258|  2.580e+03|         -|      258|     -|        no|         -|         -|   11 (~0%)|  243 (~0%)|    -|
    |   o Loop 1                      |     -|  7.30|      256|  2.560e+03|         1|        1|   256|       yes|         -|         -|          -|          -|    -|
    |  + Loop_1_proc1_Pipeline_loadA  |     -|  0.57|      520|  5.200e+03|         -|      520|     -|        no|         -|         -|  511 (~0%)|  382 (~0%)|    -|
    |   o loadA                       |    II|  7.30|      518|  5.180e+03|         9|        8|    64|       yes|         -|         -|          -|          -|    -|
    |  o partialsum                   |     -|  7.30|     1536|  1.536e+04|        24|        -|    64|        no|         -|         -|          -|          -|    -|
    |   + Loop_1_proc1_Pipeline_ps_i  |     -|  0.39|       21|    210.000|         -|       21|     -|        no|         -|  48 (21%)|  3778 (3%)|  1526 (2%)|    -|
    |    o ps_i                       |     -|  7.30|       19|    190.000|         5|        1|    16|       yes|         -|         -|          -|          -|    -|
    | + Loop_writeoutput_proc         |     -|  0.79|      130|  1.300e+03|         -|      130|     -|        no|         -|         -|  473 (~0%)|  443 (~0%)|    -|
    |  o writeoutput                  |    II|  7.30|      128|  1.280e+03|         9|        8|    16|       yes|         -|         -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| Arows     | 512        |
| Bcols     | 512        |
+-----------+------------+

* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| ABpartial_address0 | 8        |
| ABpartial_address1 | 8        |
| ABpartial_d0       | 32       |
| ABpartial_d1       | 32       |
| ABpartial_q0       | 32       |
| ABpartial_q1       | 32       |
+--------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| it        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------------------+
| Argument  | Direction | Datatype             |
+-----------+-----------+----------------------+
| Arows     | in        | stream<blockvec, 0>& |
| Bcols     | in        | stream<blockvec, 0>& |
| ABpartial | out       | &                    |
| it        | in        | int                  |
+-----------+-----------+----------------------+

* SW-to-HW Mapping
+-----------+--------------------+-----------+----------+
| Argument  | HW Interface       | HW Type   | HW Usage |
+-----------+--------------------+-----------+----------+
| Arows     | Arows              | interface |          |
| Bcols     | Bcols              | interface |          |
| ABpartial | ABpartial_address0 | port      | offset   |
| ABpartial | ABpartial_ce0      | port      |          |
| ABpartial | ABpartial_d0       | port      |          |
| ABpartial | ABpartial_q0       | port      |          |
| ABpartial | ABpartial_we0      | port      |          |
| ABpartial | ABpartial_address1 | port      | offset   |
| ABpartial | ABpartial_ce1      | port      |          |
| ABpartial | ABpartial_d1       | port      |          |
| ABpartial | ABpartial_q1       | port      |          |
| ABpartial | ABpartial_we1      | port      |          |
| it        | it                 | port      |          |
+-----------+--------------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| + blockmatmul                   | 48  |        |             |     |        |         |
|  + Loop_1_proc1                 | 48  |        |             |     |        |         |
|    add_ln23_fu_193_p2           | -   |        | add_ln23    | add | fabric | 0       |
|   + Loop_1_proc1_Pipeline_1     | 0   |        |             |     |        |         |
|     empty_104_fu_72_p2          | -   |        | empty_104   | add | fabric | 0       |
|   + Loop_1_proc1_Pipeline_loadA | 0   |        |             |     |        |         |
|     add_ln14_fu_539_p2          | -   |        | add_ln14    | add | fabric | 0       |
|     add_ln18_fu_486_p2          | -   |        | add_ln18    | add | fabric | 0       |
|     add_ln18_1_fu_528_p2        | -   |        | add_ln18_1  | add | fabric | 0       |
|     add_ln18_2_fu_556_p2        | -   |        | add_ln18_2  | add | fabric | 0       |
|   + Loop_1_proc1_Pipeline_ps_i  | 48  |        |             |     |        |         |
|     add_ln26_fu_291_p2          | -   |        | add_ln26    | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U4       | 3   |        | mul_ln28    | mul | auto   | 1       |
|     add_ln28_fu_538_p2          | -   |        | add_ln28    | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U5       | 3   |        | mul_ln28_1  | mul | auto   | 1       |
|     add_ln28_1_fu_542_p2        | -   |        | add_ln28_1  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U6       | 3   |        | mul_ln28_2  | mul | auto   | 1       |
|     add_ln28_2_fu_546_p2        | -   |        | add_ln28_2  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U7       | 3   |        | mul_ln28_3  | mul | auto   | 1       |
|     add_ln28_3_fu_550_p2        | -   |        | add_ln28_3  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U8       | 3   |        | mul_ln28_4  | mul | auto   | 1       |
|     add_ln28_4_fu_554_p2        | -   |        | add_ln28_4  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U9       | 3   |        | mul_ln28_5  | mul | auto   | 1       |
|     add_ln28_5_fu_558_p2        | -   |        | add_ln28_5  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U10      | 3   |        | mul_ln28_6  | mul | auto   | 1       |
|     add_ln28_6_fu_562_p2        | -   |        | add_ln28_6  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U11      | 3   |        | mul_ln28_7  | mul | auto   | 1       |
|     add_ln28_7_fu_566_p2        | -   |        | add_ln28_7  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U12      | 3   |        | mul_ln28_8  | mul | auto   | 1       |
|     add_ln28_8_fu_570_p2        | -   |        | add_ln28_8  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U13      | 3   |        | mul_ln28_9  | mul | auto   | 1       |
|     add_ln28_9_fu_574_p2        | -   |        | add_ln28_9  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U14      | 3   |        | mul_ln28_10 | mul | auto   | 1       |
|     add_ln28_10_fu_578_p2       | -   |        | add_ln28_10 | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U15      | 3   |        | mul_ln28_11 | mul | auto   | 1       |
|     add_ln28_11_fu_582_p2       | -   |        | add_ln28_11 | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U16      | 3   |        | mul_ln28_12 | mul | auto   | 1       |
|     add_ln28_12_fu_586_p2       | -   |        | add_ln28_12 | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U17      | 3   |        | mul_ln28_13 | mul | auto   | 1       |
|     add_ln28_13_fu_590_p2       | -   |        | add_ln28_13 | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U18      | 3   |        | mul_ln28_14 | mul | auto   | 1       |
|     add_ln28_14_fu_594_p2       | -   |        | add_ln28_14 | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U19      | 3   |        | mul_ln28_15 | mul | auto   | 1       |
|     add_ln28_15_fu_598_p2       | -   |        | add_ln28_15 | add | fabric | 0       |
|  + Loop_writeoutput_proc        | 0   |        |             |     |        |         |
|    add_ln33_fu_306_p2           | -   |        | add_ln33    | add | fabric | 0       |
+---------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+----------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------------+------+------+--------+----------+---------+------+---------+
| + blockmatmul   | 60   | 0    |        |          |         |      |         |
|   AB_U          | 29   | -    |        | AB       | ram_s2p | auto | 1       |
|  + Loop_1_proc1 | 2    | 0    |        |          |         |      |         |
|    A_U          | 2    | -    |        | A        | ram_t2p | auto | 1       |
+-----------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                       | Messages                                                                                                                                                                           |
+----------+---------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | LabB/solution4/directives.tcl:8 in blockmatmul | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                                | There are a total of 4 such instances of non-canonical statements in the dataflow region                                                                                           |
+----------+---------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+---------------+----------------------------+----------------------------------------------------+
| Type          | Options                    | Location                                           |
+---------------+----------------------------+----------------------------------------------------+
| array_reshape | variable=AB complete dim=2 | LabB/solution4/directives.tcl:9 in blockmatmul, AB |
| pipeline      | II=1                       | LabB/solution4/directives.tcl:7 in blockmatmul     |
+---------------+----------------------------+----------------------------------------------------+


