Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/t_datapath_isim_beh.exe -prj C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/t_datapath_beh.prj work.t_datapath work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/debouncer.v" into library work
Analyzing Verilog file "C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/instr_fetch.v" into library work
Analyzing Verilog file "C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/halt_handler.v" into library work
Analyzing Verilog file "C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/decoder.v" into library work
Analyzing Verilog file "C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/datapath.v" into library work
Analyzing Verilog file "C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/t_datapath.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module debouncer
Compiling module halt_handler
Compiling module instr_fetch
Compiling module decoder
Compiling module datapath
Compiling module t_datapath
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable C:/Users/kamfonik/Documents/Git_Repos/fpga_lab1/t_datapath_isim_beh.exe
Fuse Memory Usage: 26796 KB
Fuse CPU Usage: 452 ms
