/*
 * Copyright (c) 2019, Cypress Semiconductor Corporation. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __PPU_CONFIG_H__
#define __PPU_CONFIG_H__

/* PPU configs */

/* The majority will be configured in similar ways */
#define NON_SECURE_READ_ONLY_CONFIG { \
    .userPermission = CY_PROT_PERM_R, \
    .privPermission = CY_PROT_PERM_R, \
    .secure = false, \
    .pcMatch = false, \
    .pcMask = ALL_PCS_MASK, \
}
#define NON_SECURE_READ_WRITE_CONFIG { \
    .userPermission = CY_PROT_PERM_RW, \
    .privPermission = CY_PROT_PERM_RW, \
    .secure = false, \
    .pcMatch = false, \
    .pcMask = ALL_PCS_MASK, \
}
#define NON_SECURE_PRIV_ONLY_CONFIG { \
    .userPermission = CY_PROT_PERM_DISABLED, \
    .privPermission = CY_PROT_PERM_RW, \
    .secure = false, \
    .pcMatch = false, \
    .pcMask = ALL_PCS_MASK, \
}
#define NON_SECURE_EXCEPT_TC_READ_WRITE_CONFIG { \
    .userPermission = CY_PROT_PERM_RW, \
    .privPermission = CY_PROT_PERM_RW, \
    .secure = false, \
    .pcMatch = false, \
    .pcMask = ALL_PCS_EXCEPT_TC_MASK, \
}
#define SECURE_READ_ONLY_CONFIG { \
    .userPermission = CY_PROT_PERM_R, \
    .privPermission = CY_PROT_PERM_R, \
    .secure = true, \
    .pcMatch = false, \
    .pcMask = SECURE_PCS_MASK, \
}
#define SECURE_READ_WRITE_CONFIG { \
    .userPermission = CY_PROT_PERM_R, \
    .privPermission = CY_PROT_PERM_RW, \
    .secure = true, \
    .pcMatch = false, \
    .pcMask = SECURE_PCS_MASK, \
}
#define SECURE_PRIV_ONLY_CONFIG { \
    .userPermission = CY_PROT_PERM_DISABLED, \
    .privPermission = CY_PROT_PERM_RW, \
    .secure = true, \
    .pcMatch = false, \
    .pcMask = SECURE_PCS_MASK, \
}

/* Actual configs for each PPU */
#define PPU_PR0_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_PR0_SLAVE_CONFIG { \
    .address = (uint32_t *)CPUSS_BASE, \
    .regionSize = CY_PROT_SIZE_2KB, \
    .subregions = CY_PROT_SUBREGION_DIS2 | CY_PROT_SUBREGION_DIS1 | CY_PROT_SUBREGION_DIS0, \
    .userPermission = CY_PROT_PERM_R, \
    .privPermission = CY_PROT_PERM_R, \
    .secure = true, \
    .pcMatch = false, \
    .pcMask = SECURE_PCS_MASK, \
}

#define PPU_PR1_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_PR1_SLAVE_CONFIG { \
    .address = (uint32_t *)(CPUSS_BASE + 0x8000), \
    .regionSize = CY_PROT_SIZE_32KB, \
    .subregions = ALL_ENABLED, \
    .userPermission = CY_PROT_PERM_R, \
    .privPermission = CY_PROT_PERM_R, \
    .secure = true, \
    .pcMatch = false, \
    .pcMask = SECURE_PCS_MASK, \
}

#define PPU_PR2_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_PR2_SLAVE_CONFIG { \
    .address = (uint32_t *)EFUSE_BASE, \
    .regionSize = CY_PROT_SIZE_2KB, \
    .subregions = ALL_ENABLED, \
    .userPermission = CY_PROT_PERM_DISABLED, \
    .privPermission = CY_PROT_PERM_DISABLED, \
    .secure = false, \
    .pcMatch = false, \
    .pcMask = ALL_PCS_MASK, \
}

#define PPU_PR3_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_PR3_SLAVE_CONFIG { \
    .address = (uint32_t *)(EFUSE_BASE + 0x800), \
    .regionSize = CY_PROT_SIZE_256B, \
    .subregions = CY_PROT_SUBREGION_DIS1 | CY_PROT_SUBREGION_DIS0, \
    .userPermission = CY_PROT_PERM_DISABLED, \
    .privPermission = CY_PROT_PERM_DISABLED, \
    .secure = false, \
    .pcMatch = false, \
    .pcMask = ALL_PCS_MASK, \
}

#define PPU_PR4_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_PR4_SLAVE_CONFIG { \
    .address = (uint32_t *)PERI_PPU_GR0, \
    .regionSize = CY_PROT_SIZE_1KB, \
    .subregions = ALL_ENABLED, \
    .userPermission = CY_PROT_PERM_DISABLED, \
    .privPermission = CY_PROT_PERM_RW, \
    .secure = true, \
    .pcMatch = false, \
    .pcMask = SECURE_PCS_MASK, \
}

/* PERI.PERI */
#define PPU_GR0_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_GR0_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_GR1_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_GR1_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_GR2_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_GR2_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_GR3_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_GR3_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_GR4_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_GR4_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_GR6_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_GR6_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_GR9_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_GR9_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_GR10_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_GR10_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PERI_GR1_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_PERI_GR1_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* CUPSS-M4.CRYPTO */
#define PPU_SL_CRYPTO_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_SL_CRYPTO_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_SL_PERI_GR2_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_PERI_GR2_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* CPUSS-M4.CPUSS */
#define PPU_SL_CPUSS_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_SL_CPUSS_SLAVE_CONFIG NON_SECURE_PRIV_ONLY_CONFIG

#define PPU_SL_FAULT_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_FAULT_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* CPUSS-M4.IPC */
#define PPU_SL_IPC_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_SL_IPC_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* CPUSS-M4.PROT */
#define PPU_SL_PROT_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_SL_PROT_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* Flash controller */
#define PPU_SL_FLASHC_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_FLASHC_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* SRSS.SRSS */
#define PPU_SL_SRSS_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_SL_SRSS_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_DW0_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_DW0_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_DW1_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_SL_DW1_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_SL_EFUSE_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_EFUSE_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PROFILE_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_PROFILE_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* CM0+ SysCall */
#define PPU_RG_IPC_STRUCT0_MASTER_CONFIG SECURE_READ_ONLY_CONFIG
#define PPU_RG_IPC_STRUCT0_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

/* CM4 SysCall */
#define PPU_RG_IPC_STRUCT1_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_RG_IPC_STRUCT1_SLAVE_CONFIG NON_SECURE_EXCEPT_TC_READ_WRITE_CONFIG

/* DAP SysCall */
#define PPU_RG_IPC_STRUCT2_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_RG_IPC_STRUCT2_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_IPC_STRUCT3_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_STRUCT3_SLAVE_CONFIG NON_SECURE_EXCEPT_TC_READ_WRITE_CONFIG

#define PPU_RG_IPC_STRUCT4_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_STRUCT4_SLAVE_CONFIG NON_SECURE_EXCEPT_TC_READ_WRITE_CONFIG

#define PPU_RG_IPC_STRUCT5_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_STRUCT5_SLAVE_CONFIG NON_SECURE_EXCEPT_TC_READ_WRITE_CONFIG

#define PPU_RG_IPC_STRUCT7_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_STRUCT7_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_IPC_STRUCT6_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_STRUCT6_SLAVE_CONFIG NON_SECURE_EXCEPT_TC_READ_WRITE_CONFIG

/* CM0+ NMI */
#define PPU_RG_IPC_INTR_STRUCT0_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_RG_IPC_INTR_STRUCT0_SLAVE_CONFIG { \
    .userPermission = CY_PROT_PERM_RW, \
    .privPermission = CY_PROT_PERM_RW, \
    .secure = true, \
    .pcMatch = false, \
    .pcMask = 0, \
}

#define PPU_RG_IPC_INTR_STRUCT1_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_INTR_STRUCT1_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_IPC_INTR_STRUCT2_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_INTR_STRUCT2_SLAVE_CONFIG NON_SECURE_EXCEPT_TC_READ_WRITE_CONFIG

#define PPU_RG_IPC_INTR_STRUCT3_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_INTR_STRUCT3_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_IPC_INTR_STRUCT4_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_INTR_STRUCT4_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_IPC_INTR_STRUCT5_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_INTR_STRUCT5_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_IPC_INTR_STRUCT6_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_INTR_STRUCT6_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_IPC_INTR_STRUCT7_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_IPC_INTR_STRUCT7_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_DW0_DW_CH_STRUCT0_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW0_DW_CH_STRUCT0_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_DW0_DW_CH_STRUCT1_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW0_DW_CH_STRUCT1_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_DW0_DW_CH_STRUCT2_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW0_DW_CH_STRUCT2_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_DW0_DW_CH_STRUCT3_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW0_DW_CH_STRUCT3_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_DW1_DW_CH_STRUCT0_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW1_DW_CH_STRUCT0_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_DW1_DW_CH_STRUCT1_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW1_DW_CH_STRUCT1_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_DW1_DW_CH_STRUCT2_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW1_DW_CH_STRUCT2_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_DW1_DW_CH_STRUCT3_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_DW1_DW_CH_STRUCT3_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_SMPU_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_SMPU_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_MPU_CM0P_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_MPU_CM0P_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_MPU_CRYPTO_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_MPU_CRYPTO_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_RG_MPU_CM4_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_RG_MPU_CM4_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_RG_MPU_TC_MASTER_CONFIG SECURE_READ_WRITE_CONFIG
#define PPU_RG_MPU_TC_SLAVE_CONFIG SECURE_PRIV_ONLY_CONFIG

#define PPU_SL_PERI_GR3_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_PERI_GR3_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_HSIOM_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_HSIOM_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_GPIO_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_GPIO_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SMARTIO_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SMARTIO_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_UDB_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_UDB_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_LPCOMP_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_LPCOMP_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_CSD_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_CSD_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_TCPWM0_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_TCPWM0_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_TCPWM1_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_TCPWM1_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_LCD_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_LCD_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_BLE_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_BLE_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_USBFS_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_USBFS_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PERI_GR4_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_PERI_GR4_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SMIF_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SMIF_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PERI_GR6_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_PERI_GR6_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB0_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB0_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB1_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB1_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB2_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB2_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB3_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB3_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB4_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB4_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB5_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB5_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB6_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB6_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB7_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB7_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_SCB8_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_SCB8_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PERI_GR9_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_PERI_GR9_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PASS_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_PASS_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PERI_GR10_MASTER_CONFIG NON_SECURE_READ_ONLY_CONFIG
#define PPU_SL_PERI_GR10_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_I2S_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_I2S_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#define PPU_SL_PDM_MASTER_CONFIG NON_SECURE_READ_WRITE_CONFIG
#define PPU_SL_PDM_SLAVE_CONFIG NON_SECURE_READ_WRITE_CONFIG

#endif /* __PPU_CONFIG_H__ */
