Loading plugins phase: Elapsed time ==> 4s.200ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -d CY8C5267AXI-LP051 -s C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 10s.765ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.074ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RPI_PSOC5_RPI_SPI8_CARD_TEST.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -dcpsoc3 RPI_PSOC5_RPI_SPI8_CARD_TEST.v -verilog
======================================================================

======================================================================
Compiling:  RPI_PSOC5_RPI_SPI8_CARD_TEST.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -dcpsoc3 RPI_PSOC5_RPI_SPI8_CARD_TEST.v -verilog
======================================================================

======================================================================
Compiling:  RPI_PSOC5_RPI_SPI8_CARD_TEST.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -dcpsoc3 -verilog RPI_PSOC5_RPI_SPI8_CARD_TEST.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Apr 04 20:04:59 2022


======================================================================
Compiling:  RPI_PSOC5_RPI_SPI8_CARD_TEST.v
Program  :   vpp
Options  :    -yv2 -q10 RPI_PSOC5_RPI_SPI8_CARD_TEST.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Apr 04 20:04:59 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RPI_PSOC5_RPI_SPI8_CARD_TEST.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RPI_PSOC5_RPI_SPI8_CARD_TEST.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -dcpsoc3 -verilog RPI_PSOC5_RPI_SPI8_CARD_TEST.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Apr 04 20:05:00 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\codegentemp\RPI_PSOC5_RPI_SPI8_CARD_TEST.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\codegentemp\RPI_PSOC5_RPI_SPI8_CARD_TEST.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RPI_PSOC5_RPI_SPI8_CARD_TEST.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -dcpsoc3 -verilog RPI_PSOC5_RPI_SPI8_CARD_TEST.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Apr 04 20:05:01 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\codegentemp\RPI_PSOC5_RPI_SPI8_CARD_TEST.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\codegentemp\RPI_PSOC5_RPI_SPI8_CARD_TEST.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\I2C_EEPROM:udb_clk\
	Net_73
	\I2C_EEPROM:Net_973\
	Net_74
	\I2C_EEPROM:Net_974\
	\I2C_EEPROM:timeout_clk\
	Net_79
	\I2C_EEPROM:Net_975\
	Net_77
	Net_78
	Net_1305
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	\I2C1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C1:bI2C_UDB:scl_went_high\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C1:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C1:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_1291
	\I2C1:Net_973\
	Net_1292
	\I2C1:Net_974\
	\I2C1:timeout_clk\
	Net_1297
	\I2C1:Net_975\
	Net_1295
	Net_1296
	Net_1320
	Net_1322
	Net_1323
	Net_1324
	Net_1325


Deleted 95 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SDA0_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SCL0_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C_EEPROM:Net_969\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C_EEPROM:Net_968\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_12_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \SPIM_1:BSPIM:pol_supprt\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_1:Net_289\ to zero
Aliasing tmpOE__IO_8_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_11_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_13_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_6_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_16_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_2_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_14_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_5_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_19_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_20_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_26_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_21_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_17_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_18_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_27_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_22_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_23_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_24_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_7_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_15_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_4_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_25_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_3_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__LED_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SDA1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SCL1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_1290 to zero
Aliasing \I2C1:bI2C_UDB:status_6\ to zero
Aliasing \I2C1:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C1:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C1:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C1:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C1:sda_x_wire\
Aliasing \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C1:scl_x_wire\ to \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C1:Net_969\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C1:Net_968\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_9_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__IO_10_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \SPI_ADDR:clk\ to zero
Aliasing \SPI_ADDR:rst\ to zero
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:ld_ident\\D\ to zero
Aliasing \I2C1:bI2C_UDB:scl_in_reg\\D\ to \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire tmpOE__SDA0_net_0[65] = one[9]
Removing Lhs of wire tmpOE__SCL0_net_0[71] = one[9]
Removing Rhs of wire \I2C_EEPROM:sda_x_wire\[76] = \I2C_EEPROM:Net_643_1\[77]
Removing Rhs of wire \I2C_EEPROM:Net_697\[79] = \I2C_EEPROM:Net_643_2\[85]
Removing Rhs of wire \I2C_EEPROM:Net_1109_0\[82] = \I2C_EEPROM:scl_yfb\[95]
Removing Rhs of wire \I2C_EEPROM:Net_1109_1\[83] = \I2C_EEPROM:sda_yfb\[96]
Removing Lhs of wire \I2C_EEPROM:scl_x_wire\[86] = \I2C_EEPROM:Net_643_0\[84]
Removing Lhs of wire \I2C_EEPROM:Net_969\[87] = one[9]
Removing Lhs of wire \I2C_EEPROM:Net_968\[88] = one[9]
Removing Lhs of wire \I2C_EEPROM:tmpOE__Bufoe_scl_net_0\[98] = one[9]
Removing Lhs of wire \I2C_EEPROM:tmpOE__Bufoe_sda_net_0\[100] = one[9]
Removing Lhs of wire tmpOE__IO_12_net_0[107] = one[9]
Removing Rhs of wire \SPIM_1:Net_276\[113] = \SPIM_1:Net_288\[114]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[118] = \SPIM_1:BSPIM:dpcounter_one\[119]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[120] = one[9]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[121] = \SPIM_1:Net_244\[122]
Removing Lhs of wire \SPIM_1:Net_244\[122] = Net_1303[264]
Removing Rhs of wire Net_1311[126] = \SPIM_1:BSPIM:mosi_reg\[127]
Removing Rhs of wire \SPIM_1:BSPIM:mosi_from_dp\[133] = \SPIM_1:BSPIM:mosi_from_dpL\[247]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[149] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[150]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[151] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[152]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[153] = \SPIM_1:BSPIM:load_rx_data\[118]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[155] = \SPIM_1:BSPIM:dpMISO_fifo_full\[156]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[157] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[158]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[160] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[161] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[162] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[163] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[164] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[165] = zero[4]
Removing Lhs of wire \SPIM_1:Net_273\[176] = zero[4]
Removing Lhs of wire \SPIM_1:Net_289\[265] = zero[4]
Removing Lhs of wire tmpOE__IO_8_net_0[267] = one[9]
Removing Lhs of wire tmpOE__IO_11_net_0[273] = one[9]
Removing Lhs of wire tmpOE__IO_13_net_0[279] = one[9]
Removing Lhs of wire tmpOE__IO_6_net_0[285] = one[9]
Removing Lhs of wire tmpOE__IO_16_net_0[291] = one[9]
Removing Lhs of wire tmpOE__IO_2_net_0[297] = one[9]
Removing Lhs of wire tmpOE__IO_14_net_0[303] = one[9]
Removing Lhs of wire tmpOE__IO_5_net_0[309] = one[9]
Removing Lhs of wire tmpOE__IO_19_net_0[315] = one[9]
Removing Lhs of wire tmpOE__IO_20_net_0[321] = one[9]
Removing Lhs of wire tmpOE__IO_26_net_0[327] = one[9]
Removing Lhs of wire tmpOE__IO_21_net_0[333] = one[9]
Removing Lhs of wire tmpOE__IO_17_net_0[339] = one[9]
Removing Rhs of wire Net_1319[340] = \SPI_ADDR:control_out_2\[678]
Removing Rhs of wire Net_1319[340] = \SPI_ADDR:control_2\[695]
Removing Lhs of wire tmpOE__IO_18_net_0[346] = one[9]
Removing Lhs of wire tmpOE__IO_27_net_0[352] = one[9]
Removing Rhs of wire Net_1318[353] = \SPI_ADDR:control_out_1\[677]
Removing Rhs of wire Net_1318[353] = \SPI_ADDR:control_1\[696]
Removing Lhs of wire tmpOE__IO_22_net_0[359] = one[9]
Removing Rhs of wire Net_1329[360] = \SPI_ADDR:control_out_0\[676]
Removing Rhs of wire Net_1329[360] = \SPI_ADDR:control_0\[697]
Removing Lhs of wire tmpOE__IO_23_net_0[366] = one[9]
Removing Lhs of wire tmpOE__IO_24_net_0[372] = one[9]
Removing Lhs of wire tmpOE__IO_7_net_0[378] = one[9]
Removing Lhs of wire tmpOE__IO_15_net_0[384] = one[9]
Removing Lhs of wire tmpOE__IO_4_net_0[390] = one[9]
Removing Lhs of wire tmpOE__IO_25_net_0[396] = one[9]
Removing Lhs of wire tmpOE__IO_3_net_0[402] = one[9]
Removing Lhs of wire tmpOE__LED_net_0[410] = one[9]
Removing Lhs of wire tmpOE__SDA1_net_0[416] = one[9]
Removing Lhs of wire tmpOE__SCL1_net_0[422] = one[9]
Removing Lhs of wire Net_1290[429] = zero[4]
Removing Rhs of wire \I2C1:sda_x_wire\[430] = \I2C1:Net_643_4\[431]
Removing Rhs of wire \I2C1:sda_x_wire\[430] = \I2C1:bI2C_UDB:m_sda_out_reg\[641]
Removing Rhs of wire \I2C1:Net_697\[433] = \I2C1:Net_643_5\[434]
Removing Rhs of wire \I2C1:Net_697\[433] = \I2C1:bI2C_UDB:sts_irq\[455]
Removing Lhs of wire \I2C1:udb_clk\[436] = Net_10[428]
Removing Lhs of wire \I2C1:bI2C_UDB:status_6\[448] = zero[4]
Removing Rhs of wire \I2C1:bI2C_UDB:status_5\[449] = \I2C1:bI2C_UDB:stop_detect\[537]
Removing Rhs of wire \I2C1:bI2C_UDB:status_3\[451] = \I2C1:bI2C_UDB:m_address_reg\[543]
Removing Rhs of wire \I2C1:bI2C_UDB:status_2\[452] = \I2C1:bI2C_UDB:master_mode_reg\[544]
Removing Rhs of wire \I2C1:bI2C_UDB:status_1\[453] = \I2C1:bI2C_UDB:m_lrb_reg\[545]
Removing Rhs of wire \I2C1:bI2C_UDB:status_0\[454] = \I2C1:bI2C_UDB:m_byte_complete_reg\[546]
Removing Lhs of wire \I2C1:bI2C_UDB:cs_addr_shifter_2\[457] = zero[4]
Removing Rhs of wire \I2C1:bI2C_UDB:cs_addr_shifter_1\[458] = \I2C1:bI2C_UDB:m_load_dummy\[566]
Removing Rhs of wire \I2C1:bI2C_UDB:cs_addr_shifter_0\[459] = \I2C1:bI2C_UDB:m_shift_en\[579]
Removing Lhs of wire \I2C1:bI2C_UDB:cs_addr_clkgen_2\[494] = zero[4]
Removing Rhs of wire \I2C1:bI2C_UDB:cs_addr_clkgen_0\[496] = \I2C1:bI2C_UDB:clkgen_en\[578]
Removing Lhs of wire \I2C1:bI2C_UDB:ctrl_start_gen\[529] = \I2C1:bI2C_UDB:control_7\[439]
Removing Lhs of wire \I2C1:bI2C_UDB:ctrl_stop_gen\[530] = \I2C1:bI2C_UDB:control_6\[440]
Removing Lhs of wire \I2C1:bI2C_UDB:ctrl_restart_gen\[531] = \I2C1:bI2C_UDB:control_5\[441]
Removing Lhs of wire \I2C1:bI2C_UDB:ctrl_nack\[532] = \I2C1:bI2C_UDB:control_4\[442]
Removing Lhs of wire \I2C1:bI2C_UDB:ctrl_transmit\[534] = \I2C1:bI2C_UDB:control_2\[444]
Removing Lhs of wire \I2C1:bI2C_UDB:ctrl_master_en\[535] = \I2C1:bI2C_UDB:control_1\[445]
Removing Lhs of wire \I2C1:bI2C_UDB:ctrl_slave_en\[536] = \I2C1:bI2C_UDB:control_0\[446]
Removing Rhs of wire \I2C1:Net_1109_0\[548] = \I2C1:scl_yfb\[652]
Removing Rhs of wire \I2C1:Net_1109_1\[551] = \I2C1:sda_yfb\[653]
Removing Rhs of wire \I2C1:bI2C_UDB:m_reset\[559] = \I2C1:bI2C_UDB:master_rst_reg\[643]
Removing Lhs of wire \I2C1:bI2C_UDB:bus_busy\[561] = zero[4]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[569] = \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[600]
Removing Lhs of wire \I2C1:bI2C_UDB:lost_arb\[571] = zero[4]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[576] = \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[629]
Removing Rhs of wire \I2C1:Net_643_3\[577] = \I2C1:bI2C_UDB:m_scl_out_reg\[640]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[580] = \I2C1:sda_x_wire\[430]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[581] = \I2C1:bI2C_UDB:sda_in_reg\[460]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[582] = \I2C1:sda_x_wire\[430]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[583] = \I2C1:bI2C_UDB:sda_in_reg\[460]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[584] = \I2C1:sda_x_wire\[430]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[585] = \I2C1:bI2C_UDB:sda_in_reg\[460]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[587] = one[9]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[588] = \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[586]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[589] = \I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[586]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[610] = \I2C1:Net_643_3\[577]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[611] = \I2C1:Net_1109_0\[548]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[612] = \I2C1:Net_643_3\[577]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[613] = \I2C1:Net_1109_0\[548]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[614] = \I2C1:Net_643_3\[577]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[615] = \I2C1:Net_1109_0\[548]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[617] = one[9]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[618] = \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[616]
Removing Lhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[619] = \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[616]
Removing Rhs of wire \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[629] = \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[620]
Removing Lhs of wire \I2C1:scl_x_wire\[644] = \I2C1:Net_643_3\[577]
Removing Lhs of wire \I2C1:Net_969\[645] = one[9]
Removing Lhs of wire \I2C1:Net_968\[646] = one[9]
Removing Lhs of wire \I2C1:tmpOE__Bufoe_scl_net_0\[655] = one[9]
Removing Lhs of wire \I2C1:tmpOE__Bufoe_sda_net_0\[657] = one[9]
Removing Lhs of wire tmpOE__IO_9_net_0[664] = one[9]
Removing Lhs of wire tmpOE__IO_10_net_0[669] = one[9]
Removing Lhs of wire \SPI_ADDR:clk\[674] = zero[4]
Removing Lhs of wire \SPI_ADDR:rst\[675] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[698] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[704] = zero[4]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[706] = \SPIM_1:BSPIM:load_rx_data\[118]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[707] = \SPIM_1:BSPIM:mosi_from_dp\[133]
Removing Lhs of wire \SPIM_1:BSPIM:ld_ident\\D\[708] = zero[4]
Removing Lhs of wire \I2C1:bI2C_UDB:sda_in_reg\\D\[711] = \I2C1:Net_1109_1\[551]
Removing Lhs of wire \I2C1:bI2C_UDB:scl_in_reg\\D\[721] = \I2C1:Net_1109_0\[548]
Removing Lhs of wire \I2C1:bI2C_UDB:scl_in_last_reg\\D\[722] = \I2C1:bI2C_UDB:scl_in_reg\[547]
Removing Lhs of wire \I2C1:bI2C_UDB:scl_in_last2_reg\\D\[723] = \I2C1:bI2C_UDB:scl_in_last_reg\[549]
Removing Lhs of wire \I2C1:bI2C_UDB:sda_in_last_reg\\D\[724] = \I2C1:bI2C_UDB:sda_in_reg\[460]
Removing Lhs of wire \I2C1:bI2C_UDB:sda_in_last2_reg\\D\[725] = \I2C1:bI2C_UDB:sda_in_last_reg\[552]
Removing Lhs of wire \I2C1:bI2C_UDB:clk_eq_reg\\D\[732] = \I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[629]

------------------------------------------------------
Aliased 0 equations, 138 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C1:bI2C_UDB:sda_went_high\ <= ((not \I2C1:bI2C_UDB:sda_in_last2_reg\ and \I2C1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C1:bI2C_UDB:tx_reg_empty\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:txdata\' (cost = 54):
\I2C1:bI2C_UDB:txdata\ <= ((not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:rxdata\' (cost = 2):
\I2C1:bI2C_UDB:rxdata\ <= ((not \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C1:bI2C_UDB:sda_went_low\ <= ((not \I2C1:bI2C_UDB:sda_in_last_reg\ and \I2C1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C1:bI2C_UDB:scl_went_low\ <= ((not \I2C1:bI2C_UDB:scl_in_reg\ and \I2C1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:start_detect\' (cost = 2):
\I2C1:bI2C_UDB:start_detect\ <= ((not \I2C1:bI2C_UDB:sda_in_last_reg\ and \I2C1:bI2C_UDB:scl_in_reg\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:bI2C_UDB:scl_in_last2_reg\ and \I2C1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:stalled\' (cost = 16):
\I2C1:bI2C_UDB:stalled\ <= ((not \I2C1:bI2C_UDB:m_state_4\ and not \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:sda_in_reg\)
	OR (\I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:sda_in_reg\)
	OR (\I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C1:Net_1109_0\ and not \I2C1:Net_643_3\)
	OR (\I2C1:Net_1109_0\ and \I2C1:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:status_5\' (cost = 10):
\I2C1:bI2C_UDB:status_5\ <= ((not \I2C1:bI2C_UDB:sda_in_last2_reg\ and \I2C1:bI2C_UDB:scl_in_reg\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:bI2C_UDB:scl_in_last2_reg\ and \I2C1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C1:bI2C_UDB:cnt_reset\ <= ((not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_1\ and \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\)
	OR (not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_2\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\)
	OR (not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\)
	OR (not \I2C1:bI2C_UDB:scl_in_reg\ and not \I2C1:bI2C_UDB:clkgen_tc1_reg\ and \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:scl_in_last_reg\ and \I2C1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:sda_x_wire\)
	OR (not \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2C1:bI2C_UDB:contention\' (cost = 8):
\I2C1:bI2C_UDB:contention\ <= ((not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_2\ and not \I2C1:bI2C_UDB:m_state_1\ and not \I2C1:bI2C_UDB:m_state_0\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:m_state_3\ and \I2C1:bI2C_UDB:cnt_reset\)
	OR (not \I2C1:bI2C_UDB:sda_in_reg\ and not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:sda_x_wire\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\)
	OR (not \I2C1:sda_x_wire\ and not \I2C1:bI2C_UDB:m_state_4\ and \I2C1:bI2C_UDB:sda_in_reg\ and \I2C1:bI2C_UDB:clkgen_tc\ and \I2C1:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 16 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Lhs of wire \I2C1:bI2C_UDB:lost_arb2_reg\\D\[728] = zero[4]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -dcpsoc3 RPI_PSOC5_RPI_SPI8_CARD_TEST.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.076ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 04 April 2022 20:05:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\land-boards\RasPi\RPI_PSOC5\RPI_PSOC5_RPI_SPI8_CARD_TEST.cydsn\RPI_PSOC5_RPI_SPI8_CARD_TEST.cyprj -d CY8C5267AXI-LP051 RPI_PSOC5_RPI_SPI8_CARD_TEST.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \I2C1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
Assigning clock I2C_EEPROM_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_10
    Digital Clock 1: Automatic-assigning  clock 'SPIM_1_IntClock'. Fanout=1, Signal=\SPIM_1:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1266
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: IO_2(0), IO_3(0)

Info: plm.M0038: The pin named SCL1(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,7)"
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,6)"
        }

    Pin : Name = SDA0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA0(0)__PA ,
            fb => \I2C_EEPROM:Net_1109_1\ ,
            pin_input => \I2C_EEPROM:sda_x_wire\ ,
            pad => SDA0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL0(0)__PA ,
            fb => \I2C_EEPROM:Net_1109_0\ ,
            pin_input => \I2C_EEPROM:Net_643_0\ ,
            pad => SCL0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_12(0)__PA ,
            pad => IO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_8(0)__PA ,
            pin_input => Net_1302 ,
            pad => IO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_11(0)__PA ,
            pin_input => Net_1310 ,
            pad => IO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_13(0)__PA ,
            pad => IO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_6(0)__PA ,
            pad => IO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_16(0)__PA ,
            pad => IO_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_2(0)__PA ,
            pad => IO_2(0)_PAD );

    Pin : Name = IO_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_14(0)__PA ,
            pad => IO_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_5(0)__PA ,
            pad => IO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_19(0)__PA ,
            pad => IO_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_20(0)__PA ,
            pad => IO_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_26(0)__PA ,
            pad => IO_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_21(0)__PA ,
            pad => IO_21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_17(0)__PA ,
            pin_input => Net_1319 ,
            pad => IO_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_18(0)__PA ,
            pad => IO_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_27(0)__PA ,
            pin_input => Net_1318 ,
            pad => IO_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_22(0)__PA ,
            pin_input => Net_1329 ,
            pad => IO_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_23(0)__PA ,
            pad => IO_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_24(0)__PA ,
            pad => IO_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_7(0)__PA ,
            pad => IO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_15(0)__PA ,
            pad => IO_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_4(0)__PA ,
            pad => IO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_25(0)__PA ,
            pad => IO_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_3(0)__PA ,
            pad => IO_3(0)_PAD );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_1266_local ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA1(0)__PA ,
            fb => \I2C1:Net_1109_1\ ,
            pin_input => \I2C1:sda_x_wire\ ,
            pad => SDA1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL1(0)__PA ,
            fb => \I2C1:Net_1109_0\ ,
            pin_input => \I2C1:Net_643_3\ ,
            pad => SCL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_9(0)__PA ,
            fb => Net_1303 ,
            pad => IO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IO_10(0)__PA ,
            pin_input => Net_1311 ,
            pad => IO_10(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:control_5\ * 
              !\I2C1:bI2C_UDB:control_2\ * !\I2C1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\
        );
        Output = \I2C1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:scl_in_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
            + \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:scl_in_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
            + \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:scl_in_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
            + \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
        );
        Output = \I2C1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:clkgen_tc\ * !\I2C1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\
            + !\I2C1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C1:bI2C_UDB:tx_reg_empty\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\
            + !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C1:bI2C_UDB:clkgen_tc\ * !\I2C1:bI2C_UDB:cnt_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\
            + \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C1:bI2C_UDB:control_7\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:control_5\ * \I2C1:bI2C_UDB:control_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=Net_1311, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_1311 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + Net_1311 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_1311 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_1302, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_1302
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * !Net_1302
        );
        Output = Net_1302 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_1310, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_1310 (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:Net_1109_1_SYNCOUT\
        );
        Output = \I2C1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C1:bI2C_UDB:control_4\ * \I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:control_5\ * 
              \I2C1:bI2C_UDB:control_2\ * !\I2C1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C1:bI2C_UDB:status_3\ * !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:status_3\ * \I2C1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C1:bI2C_UDB:status_3\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\
            + \I2C1:bI2C_UDB:status_3\ * \I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C1:bI2C_UDB:status_2\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:status_2\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\
            + \I2C1:bI2C_UDB:status_2\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\
            + \I2C1:bI2C_UDB:status_2\ * \I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C1:bI2C_UDB:status_1\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C1:Net_1109_1_SYNCOUT\
            + \I2C1:bI2C_UDB:status_1\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:Net_1109_1_SYNCOUT\
            + \I2C1:bI2C_UDB:status_1\ * \I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C1:bI2C_UDB:status_0\ * !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:clkgen_tc\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:control_5\ * 
              !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:control_4\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:m_reset\ * !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C1:bI2C_UDB:sda_in_last2_reg\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:bus_busy_reg\
            + \I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C1:bI2C_UDB:bus_busy_reg\
            + \I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C1:Net_643_3\ * !\I2C1:Net_1109_0_SYNCOUT\
            + \I2C1:Net_643_3\ * \I2C1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_reset\ * !\I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C1:sda_x_wire\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:control_4\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * !\I2C1:bI2C_UDB:lost_arb_reg\ * 
              \I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:shift_data_out\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:lost_arb_reg\ * \I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C1:bI2C_UDB:control_1\
        );
        Output = \I2C1:bI2C_UDB:m_reset\ (fanout=18)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_1303 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_1303 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\I2C1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \I2C1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \I2C1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_10 ,
            status_5 => \I2C1:bI2C_UDB:status_5\ ,
            status_4 => \I2C1:bI2C_UDB:status_4\ ,
            status_3 => \I2C1:bI2C_UDB:status_3\ ,
            status_2 => \I2C1:bI2C_UDB:status_2\ ,
            status_1 => \I2C1:bI2C_UDB:status_1\ ,
            status_0 => \I2C1:bI2C_UDB:status_0\ ,
            interrupt => \I2C1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCL0(0)_SYNC
        PORT MAP (
            in => \I2C_EEPROM:Net_1109_0\ ,
            out => \I2C_EEPROM:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA0(0)_SYNC
        PORT MAP (
            in => \I2C_EEPROM:Net_1109_1\ ,
            out => \I2C_EEPROM:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL1(0)_SYNC
        PORT MAP (
            in => \I2C1:Net_1109_0\ ,
            out => \I2C1:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA1(0)_SYNC
        PORT MAP (
            in => \I2C1:Net_1109_1\ ,
            out => \I2C1:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \I2C1:bI2C_UDB:control_7\ ,
            control_6 => \I2C1:bI2C_UDB:control_6\ ,
            control_5 => \I2C1:bI2C_UDB:control_5\ ,
            control_4 => \I2C1:bI2C_UDB:control_4\ ,
            control_3 => \I2C1:bI2C_UDB:control_3\ ,
            control_2 => \I2C1:bI2C_UDB:control_2\ ,
            control_1 => \I2C1:bI2C_UDB:control_1\ ,
            control_0 => \I2C1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SPI_ADDR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SPI_ADDR:control_7\ ,
            control_6 => \SPI_ADDR:control_6\ ,
            control_5 => \SPI_ADDR:control_5\ ,
            control_4 => \SPI_ADDR:control_4\ ,
            control_3 => \SPI_ADDR:control_3\ ,
            control_2 => Net_1319 ,
            control_1 => Net_1318 ,
            control_0 => Net_1329 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_EEPROM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   35 :   37 :   72 : 48.61 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   45 :  147 :  192 : 23.44 %
  Unique P-terms              :  127 :  257 :  384 : 33.07 %
  Total P-terms               :  131 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.266ms
Tech Mapping phase: Elapsed time ==> 0s.386ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(6)][IoId=(7)] : IO_10(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : IO_11(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : IO_12(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : IO_13(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : IO_14(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : IO_15(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : IO_16(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : IO_17(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : IO_18(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : IO_19(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : IO_20(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : IO_21(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : IO_22(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : IO_23(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : IO_24(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : IO_25(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : IO_26(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : IO_27(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : IO_4(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : IO_5(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : IO_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : IO_7(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : IO_8(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : IO_9(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LED(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL0(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.83
                   Pterms :            7.06
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.161ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      11.70 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1311, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_1311 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + Net_1311 * \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_1311 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1302, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_1302
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * !Net_1302
        );
        Output = Net_1302 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1310, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = Net_1310 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_1303 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SPI_ADDR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SPI_ADDR:control_7\ ,
        control_6 => \SPI_ADDR:control_6\ ,
        control_5 => \SPI_ADDR:control_5\ ,
        control_4 => \SPI_ADDR:control_4\ ,
        control_3 => \SPI_ADDR:control_3\ ,
        control_2 => Net_1319 ,
        control_1 => Net_1318 ,
        control_0 => Net_1329 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_1303 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C1:bI2C_UDB:status_1\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C1:Net_1109_1_SYNCOUT\
            + \I2C1:bI2C_UDB:status_1\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:Net_1109_1_SYNCOUT\
            + \I2C1:bI2C_UDB:status_1\ * \I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C1:bI2C_UDB:status_2\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:status_2\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\
            + \I2C1:bI2C_UDB:status_2\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\
            + \I2C1:bI2C_UDB:status_2\ * \I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:Net_1109_1_SYNCOUT\
        );
        Output = \I2C1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:control_5\ * 
              !\I2C1:bI2C_UDB:control_2\ * !\I2C1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:m_reset\ * !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:control_5\ * 
              !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:control_4\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:control_5\ * 
              \I2C1:bI2C_UDB:control_2\ * !\I2C1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\ * !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C1:bI2C_UDB:tx_reg_empty\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\
            + !\I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\
        );
        Output = \I2C1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C1:bI2C_UDB:control_7\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:control_6\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:lost_arb_reg\
            + !\I2C1:bI2C_UDB:control_5\ * \I2C1:bI2C_UDB:control_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_10 ,
        status_5 => \I2C1:bI2C_UDB:status_5\ ,
        status_4 => \I2C1:bI2C_UDB:status_4\ ,
        status_3 => \I2C1:bI2C_UDB:status_3\ ,
        status_2 => \I2C1:bI2C_UDB:status_2\ ,
        status_1 => \I2C1:bI2C_UDB:status_1\ ,
        status_0 => \I2C1:bI2C_UDB:status_0\ ,
        interrupt => \I2C1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \I2C1:bI2C_UDB:control_7\ ,
        control_6 => \I2C1:bI2C_UDB:control_6\ ,
        control_5 => \I2C1:bI2C_UDB:control_5\ ,
        control_4 => \I2C1:bI2C_UDB:control_4\ ,
        control_3 => \I2C1:bI2C_UDB:control_3\ ,
        control_2 => \I2C1:bI2C_UDB:control_2\ ,
        control_1 => \I2C1:bI2C_UDB:control_1\ ,
        control_0 => \I2C1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C1:bI2C_UDB:sda_in_last2_reg\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:bus_busy_reg\
            + \I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C1:bI2C_UDB:bus_busy_reg\
            + \I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C1:bI2C_UDB:tx_reg_empty\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\
            + !\I2C1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \I2C1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA1(0)_SYNC
    PORT MAP (
        in => \I2C1:Net_1109_1\ ,
        out => \I2C1:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C1:sda_x_wire\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:control_4\ * \I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:m_reset\ * !\I2C1:bI2C_UDB:lost_arb_reg\ * 
              \I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:shift_data_out\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:lost_arb_reg\ * \I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C1:bI2C_UDB:control_4\ * \I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:scl_in_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
            + \I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:scl_in_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
            + \I2C1:bI2C_UDB:m_state_2\ * !\I2C1:bI2C_UDB:scl_in_reg\ * 
              \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
            + \I2C1:bI2C_UDB:m_state_1\ * \I2C1:bI2C_UDB:m_state_0\ * 
              !\I2C1:bI2C_UDB:scl_in_reg\ * \I2C1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C1:bI2C_UDB:clkgen_tc1_reg\ * \I2C1:Net_643_3\
        );
        Output = \I2C1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C1:bI2C_UDB:control_1\
        );
        Output = \I2C1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C1:Net_643_3\ * !\I2C1:Net_1109_0_SYNCOUT\
            + \I2C1:Net_643_3\ * \I2C1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C1:Net_1109_0_SYNCOUT\
        );
        Output = \I2C1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \I2C1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL1(0)_SYNC
    PORT MAP (
        in => \I2C1:Net_1109_0\ ,
        out => \I2C1:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C1:bI2C_UDB:status_3\ * !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\
            + \I2C1:bI2C_UDB:status_3\ * \I2C1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C1:bI2C_UDB:status_3\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * !\I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_state_0\
            + \I2C1:bI2C_UDB:status_3\ * \I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C1:bI2C_UDB:clkgen_tc\ * !\I2C1:bI2C_UDB:cnt_reset\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\
            + \I2C1:bI2C_UDB:m_state_4\ * \I2C1:bI2C_UDB:m_state_3\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:clkgen_tc\ * !\I2C1:bI2C_UDB:m_reset\ * 
              !\I2C1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C1:bI2C_UDB:clkgen_tc\ * !\I2C1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C1:Net_643_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_3\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_2\ * 
              !\I2C1:bI2C_UDB:m_reset\ * !\I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:clkgen_cl1\ * \I2C1:bI2C_UDB:m_state_1\ * 
              \I2C1:bI2C_UDB:m_state_0\ * !\I2C1:bI2C_UDB:m_reset\ * 
              \I2C1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C1:bI2C_UDB:m_state_4\ * !\I2C1:bI2C_UDB:m_state_3\ * 
              \I2C1:bI2C_UDB:m_state_2\ * \I2C1:bI2C_UDB:m_state_1\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:m_reset\ * \I2C1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C1:bI2C_UDB:status_0\ * !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C1:bI2C_UDB:m_reset\
            + !\I2C1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C1:bI2C_UDB:m_state_4\ * 
              !\I2C1:bI2C_UDB:m_state_3\ * \I2C1:bI2C_UDB:m_state_2\ * 
              \I2C1:bI2C_UDB:m_state_1\ * !\I2C1:bI2C_UDB:m_reset\
        );
        Output = \I2C1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SDA0(0)_SYNC
    PORT MAP (
        in => \I2C_EEPROM:Net_1109_1\ ,
        out => \I2C_EEPROM:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL0(0)_SYNC
    PORT MAP (
        in => \I2C_EEPROM:Net_1109_0\ ,
        out => \I2C_EEPROM:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2C1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_EEPROM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = IO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_2(0)__PA ,
        pad => IO_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_3(0)__PA ,
        pad => IO_3(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = IO_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_24(0)__PA ,
        pad => IO_24(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = IO_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_23(0)__PA ,
        pad => IO_23(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = IO_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_22(0)__PA ,
        pin_input => Net_1329 ,
        pad => IO_22(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IO_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_27(0)__PA ,
        pin_input => Net_1318 ,
        pad => IO_27(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IO_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_18(0)__PA ,
        pad => IO_18(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IO_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_17(0)__PA ,
        pin_input => Net_1319 ,
        pad => IO_17(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = IO_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_21(0)__PA ,
        pad => IO_21(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IO_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_26(0)__PA ,
        pad => IO_26(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IO_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_20(0)__PA ,
        pad => IO_20(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = IO_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_19(0)__PA ,
        pad => IO_19(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = IO_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_16(0)__PA ,
        pad => IO_16(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_13(0)__PA ,
        pad => IO_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_12(0)__PA ,
        pad => IO_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_6(0)__PA ,
        pad => IO_6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = IO_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_25(0)__PA ,
        pad => IO_25(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_1266_local ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_4(0)__PA ,
        pad => IO_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_5(0)__PA ,
        pad => IO_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_7(0)__PA ,
        pad => IO_7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = IO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_8(0)__PA ,
        pin_input => Net_1302 ,
        pad => IO_8(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_11(0)__PA ,
        pin_input => Net_1310 ,
        pad => IO_11(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_9(0)__PA ,
        fb => Net_1303 ,
        pad => IO_9(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_10(0)__PA ,
        pin_input => Net_1311 ,
        pad => IO_10(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL1(0)__PA ,
        fb => \I2C1:Net_1109_0\ ,
        pin_input => \I2C1:Net_643_3\ ,
        pad => SCL1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA1(0)__PA ,
        fb => \I2C1:Net_1109_1\ ,
        pin_input => \I2C1:sda_x_wire\ ,
        pad => SDA1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL0(0)__PA ,
        fb => \I2C_EEPROM:Net_1109_0\ ,
        pin_input => \I2C_EEPROM:Net_643_0\ ,
        pad => SCL0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA0(0)__PA ,
        fb => \I2C_EEPROM:Net_1109_1\ ,
        pin_input => \I2C_EEPROM:sda_x_wire\ ,
        pad => SDA0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IO_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_15(0)__PA ,
        pad => IO_15(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IO_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IO_14(0)__PA ,
        pad => IO_14(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,6)"
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,7)"
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_10 ,
            dclk_0 => Net_10_local ,
            dclk_glb_1 => \SPIM_1:Net_276\ ,
            dclk_1 => \SPIM_1:Net_276_local\ ,
            dclk_glb_2 => Net_1266 ,
            dclk_2 => Net_1266_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_EEPROM:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_EEPROM:Net_1109_0\ ,
            sda_in => \I2C_EEPROM:Net_1109_1\ ,
            scl_out => \I2C_EEPROM:Net_643_0\ ,
            sda_out => \I2C_EEPROM:sda_x_wire\ ,
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_67 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   0 |   0 |       |      NONE |         CMOS_OUT |         IO_2(0) | 
     |   1 |       |      NONE |         CMOS_OUT |         IO_3(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |        IO_24(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        IO_23(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        IO_22(0) | In(Net_1329)
     |   5 |     * |      NONE |         CMOS_OUT |        IO_27(0) | In(Net_1318)
     |   6 |     * |      NONE |         CMOS_OUT |        IO_18(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        IO_17(0) | In(Net_1319)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        IO_21(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        IO_26(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |        IO_20(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        IO_19(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        IO_16(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        IO_13(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        IO_12(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         IO_6(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |        IO_25(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          LED(0) | In(Net_1266_local)
     |   5 |     * |      NONE |         CMOS_OUT |         IO_4(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         IO_5(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         IO_7(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   6 |   4 |     * |      NONE |         CMOS_OUT |         IO_8(0) | In(Net_1302)
     |   5 |     * |      NONE |         CMOS_OUT |        IO_11(0) | In(Net_1310)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         IO_9(0) | FB(Net_1303)
     |   7 |     * |      NONE |         CMOS_OUT |        IO_10(0) | In(Net_1311)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         SCL1(0) | FB(\I2C1:Net_1109_0\), In(\I2C1:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         SDA1(0) | FB(\I2C1:Net_1109_1\), In(\I2C1:sda_x_wire\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |         SCL0(0) | FB(\I2C_EEPROM:Net_1109_0\), In(\I2C_EEPROM:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |         SDA0(0) | FB(\I2C_EEPROM:Net_1109_1\), In(\I2C_EEPROM:sda_x_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |        IO_15(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        IO_14(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.154ms
Digital Placement phase: Elapsed time ==> 3s.425ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RPI_PSOC5_RPI_SPI8_CARD_TEST_r.vh2" --pcf-path "RPI_PSOC5_RPI_SPI8_CARD_TEST.pco" --des-name "RPI_PSOC5_RPI_SPI8_CARD_TEST" --dsf-path "RPI_PSOC5_RPI_SPI8_CARD_TEST.dsf" --sdc-path "RPI_PSOC5_RPI_SPI8_CARD_TEST.sdc" --lib-path "RPI_PSOC5_RPI_SPI8_CARD_TEST_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.540ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RPI_PSOC5_RPI_SPI8_CARD_TEST_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.576ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.322ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.022ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.023ms
API generation phase: Elapsed time ==> 3s.868ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.001ms
