{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683362529863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683362529863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:42:09 2023 " "Processing started: Sat May 06 20:42:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683362529863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362529863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362529863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683362530393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683362530393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bdf_type " "Found design unit 1: top-bdf_type" {  } { { "top.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537166 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behaviour " "Found design unit 1: Max-behaviour" {  } { { "MAX.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537172 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "MAX.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/sys_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/sys_clock/synthesis/sys_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clock-rtl " "Found design unit 1: sys_clock-rtl" {  } { { "clock/sys_clock/synthesis/sys_clock.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537180 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clock " "Found entity 1: sys_clock" {  } { { "clock/sys_clock/synthesis/sys_clock.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/submodules/verbosity_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verbosity_pkg (SystemVerilog) (sys_clock) " "Found design unit 1: verbosity_pkg (SystemVerilog) (sys_clock)" {  } { { "clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_clock_source " "Found entity 1: altera_avalon_clock_source" {  } { { "clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behaviour " "Found design unit 1: regfile-behaviour" {  } { { "RegFile.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537193 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RegFile.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_TB-behavior " "Found design unit 1: PC_TB-behavior" {  } { { "PC_tb.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537197 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_TB " "Found entity 1: PC_TB" {  } { { "PC_tb.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behaviour " "Found design unit 1: PC-behaviour" {  } { { "PC.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537202 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdec.vhd 0 0 " "Found 0 design units, including 0 entities, in source file opdec.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-behaviour " "Found design unit 1: memory_interface-behaviour" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537213 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behaviour " "Found design unit 1: IR-behaviour" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537217 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behaviour " "Found design unit 1: ControlUnit-behaviour" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537222 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block/memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block/memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537227 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zRegister-behaviour " "Found design unit 1: zRegister-behaviour" {  } { { "zRegister.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537232 ""} { "Info" "ISGN_ENTITY_NAME" "1 zRegister " "Found entity 1: zRegister" {  } { { "zRegister.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalRegisters-behaviour " "Found design unit 1: signalRegisters-behaviour" {  } { { "signalRegisters.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537237 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalRegisters " "Found entity 1: signalRegisters" {  } { { "signalRegisters.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683362537376 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset top.vhd(211) " "VHDL Signal Declaration warning at top.vhd(211): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683362537377 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalRegisters signalRegisters:signal_registers " "Elaborating entity \"signalRegisters\" for hierarchy \"signalRegisters:signal_registers\"" {  } { { "top.vhd" "signal_registers" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:b2v_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:b2v_inst\"" {  } { { "top.vhd" "b2v_inst" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537383 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cu_selx ControlUnit.vhd(22) " "VHDL Signal Declaration warning at ControlUnit.vhd(22): used implicit default value for signal \"cu_selx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683362537384 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cu_selz ControlUnit.vhd(23) " "VHDL Signal Declaration warning at ControlUnit.vhd(23): used implicit default value for signal \"cu_selz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683362537384 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CarryIn ControlUnit.vhd(29) " "VHDL Signal Declaration warning at ControlUnit.vhd(29): used implicit default value for signal \"CarryIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683362537384 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state ControlUnit.vhd(41) " "Verilog HDL or VHDL warning at ControlUnit.vhd(41): object \"next_state\" assigned a value but never read" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683362537384 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state_op ControlUnit.vhd(86) " "VHDL Process Statement warning at ControlUnit.vhd(86): inferring latch(es) for signal or variable \"next_state_op\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683362537386 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_mux_select ControlUnit.vhd(86) " "VHDL Process Statement warning at ControlUnit.vhd(86): inferring latch(es) for signal or variable \"pc_mux_select\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683362537386 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_select\[0\] ControlUnit.vhd(86) " "Inferred latch for \"pc_mux_select\[0\]\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537386 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_select\[1\] ControlUnit.vhd(86) " "Inferred latch for \"pc_mux_select\[1\]\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E2 ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.E2\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E1bis ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.E1bis\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E1 ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.E1\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E0 ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.E0\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.Test2 ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.Test2\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.Test ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.Test\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.R_HOLD ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.R_HOLD\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.R ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.R\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T2 ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.T2\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T1 ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.T1\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T0 ControlUnit.vhd(86) " "Inferred latch for \"next_state_op.T0\" at ControlUnit.vhd(86)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537387 "|top|ControlUnit:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:b2v_inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:b2v_inst2\"" {  } { { "top.vhd" "b2v_inst2" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:b2v_inst3 " "Elaborating entity \"IR\" for hierarchy \"IR:b2v_inst3\"" {  } { { "top.vhd" "b2v_inst3" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:b2v_inst4 " "Elaborating entity \"regfile\" for hierarchy \"regfile:b2v_inst4\"" {  } { { "top.vhd" "b2v_inst4" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537403 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "er_temp RegFile.vhd(41) " "VHDL Signal Declaration warning at RegFile.vhd(41): used explicit default value for signal \"er_temp\" because signal was never assigned a value" {  } { { "RegFile.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683362537405 "|top|regfile:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_hp_low RegFile.vhd(42) " "VHDL Signal Declaration warning at RegFile.vhd(42): used explicit default value for signal \"mem_hp_low\" because signal was never assigned a value" {  } { { "RegFile.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683362537405 "|top|regfile:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface memory_interface:b2v_inst5 " "Elaborating entity \"memory_interface\" for hierarchy \"memory_interface:b2v_inst5\"" {  } { { "top.vhd" "b2v_inst5" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537407 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[0\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[0\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[1\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[1\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[2\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[2\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[3\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[3\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[4\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[4\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[5\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[5\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[6\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[6\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[7\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[7\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[8\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[8\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[9\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[9\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[10\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[10\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b_temp\[11\] memory_interface.vhd(57) " "Inferred latch for \"address_b_temp\[11\]\" at memory_interface.vhd(57)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[0\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[0\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537408 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[1\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[1\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[2\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[2\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[3\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[3\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[4\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[4\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[5\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[5\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[6\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[6\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[7\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[7\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[8\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[8\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[9\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[9\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[10\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[10\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[11\] memory_interface.vhd(56) " "Inferred latch for \"address_a_temp\[11\]\" at memory_interface.vhd(56)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[0\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[0\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[1\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[1\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[2\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[2\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[3\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[3\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[4\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[4\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[5\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[5\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[6\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[6\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[7\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[7\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[8\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[8\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[9\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[9\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[10\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[10\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[11\] memory_interface.vhd(51) " "Inferred latch for \"temp_address\[11\]\" at memory_interface.vhd(51)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537409 "|top|memory_interface:b2v_inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_interface:b2v_inst5\|memory_block:memory_test " "Elaborating entity \"memory_block\" for hierarchy \"memory_interface:b2v_inst5\|memory_block:memory_test\"" {  } { { "memory_interface.vhd" "memory_test" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\"" {  } { { "memory_block/memory_block.vhd" "altsyncram_component" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\"" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\epik990\\Documents\\compsys701\\testing.mif " "Parameter \"init_file\" = \"C:\\Users\\epik990\\Documents\\compsys701\\testing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537477 ""}  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683362537477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b274.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b274.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b274 " "Found entity 1: altsyncram_b274" {  } { { "db/altsyncram_b274.tdf" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_b274.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b274 memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_b274:auto_generated " "Elaborating entity \"altsyncram_b274\" for hierarchy \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_b274:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst7\"" {  } { { "top.vhd" "b2v_inst7" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zRegister zRegister:b2v_inst8 " "Elaborating entity \"zRegister\" for hierarchy \"zRegister:b2v_inst8\"" {  } { { "top.vhd" "b2v_inst8" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max Max:b2v_inst9 " "Elaborating entity \"Max\" for hierarchy \"Max:b2v_inst9\"" {  } { { "top.vhd" "b2v_inst9" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537549 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:b2v_inst4\|regs_rtl_0 " "Inferred RAM node \"regfile:b2v_inst4\|regs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1683362537830 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:b2v_inst4\|regs_rtl_1 " "Inferred RAM node \"regfile:b2v_inst4\|regs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1683362537831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[1\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[1\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[2\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[2\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[3\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[3\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[4\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[4\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[5\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[5\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[6\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[6\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[7\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[7\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[8\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[8\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[9\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[9\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[10\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[10\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[11\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[11\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[0\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[0\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.T1_433 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.T1_433\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.T0_441 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.T0_441\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.Test_409 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.Test_409\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.Test2_401 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.Test2_401\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.T2_425 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.T2_425\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683362537910 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:b2v_inst4\|regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"regfile:b2v_inst4\|regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:b2v_inst4\|regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"regfile:b2v_inst4\|regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683362537922 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683362537922 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683362537922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:b2v_inst4\|altsyncram:regs_rtl_0 " "Elaborated megafunction instantiation \"regfile:b2v_inst4\|altsyncram:regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362537943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:b2v_inst4\|altsyncram:regs_rtl_0 " "Instantiated megafunction \"regfile:b2v_inst4\|altsyncram:regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683362537944 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683362537944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bio1 " "Found entity 1: altsyncram_bio1" {  } { { "db/altsyncram_bio1.tdf" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_bio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362537987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362537987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[0\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538145 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[1\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538145 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[2\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538145 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[3\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[4\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[5\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[6\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[7\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[8\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[9\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[10\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[11\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[0\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[1\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:b2v_inst\|pc_mux_select\[0\] " "Latch ControlUnit:b2v_inst\|pc_mux_select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:b2v_inst\|state.T2 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst\|state.T2" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:b2v_inst\|pc_mux_select\[1\] " "Latch ControlUnit:b2v_inst\|pc_mux_select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:b2v_inst\|state.T2 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst\|state.T2" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[2\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[3\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[4\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538146 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[5\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538147 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[6\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538147 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[7\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538147 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[8\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538147 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[9\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538147 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[10\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538147 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_b_temp\[11\] " "Latch memory_interface:b2v_inst5\|address_b_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683362538147 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683362538147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683362538493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683362539231 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_clock_source 12 " "Ignored 12 assignments for entity \"altera_avalon_clock_source\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683362539245 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sys_clock 16 " "Ignored 16 assignments for entity \"sys_clock\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683362539245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683362539396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362539396 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683362539452 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/epik990/OneDrive - The University of Auckland/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683362539452 "|top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683362539452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "544 " "Implemented 544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683362539453 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683362539453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "475 " "Implemented 475 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683362539453 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683362539453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683362539453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683362539469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:42:19 2023 " "Processing ended: Sat May 06 20:42:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683362539469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683362539469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683362539469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362539469 ""}
