# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \src "dut.sv:1.1-16.10"
module \logic_ops
  wire $auto$rtlil.cc:2957:Not$2
  attribute \src "dut.sv:4.17-4.19"
  wire output 2 \B1
  attribute \src "dut.sv:4.46-4.49"
  wire output 11 \B10
  attribute \src "dut.sv:4.20-4.22"
  wire output 3 \B2
  attribute \src "dut.sv:4.23-4.25"
  wire output 4 \B3
  attribute \src "dut.sv:4.26-4.28"
  wire output 5 \B4
  attribute \src "dut.sv:4.29-4.31"
  wire output 6 \B5
  attribute \src "dut.sv:4.32-4.34"
  wire output 7 \B6
  attribute \src "dut.sv:4.35-4.37"
  wire output 8 \B7
  attribute \src "dut.sv:4.38-4.40"
  wire output 9 \B8
  attribute \src "dut.sv:4.42-4.44"
  wire output 10 \B9
  attribute \src "dut.sv:3.17-3.19"
  wire width 8 input 1 \in
  cell $not $auto$expression.cpp:304:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in [0]
    connect \Y $auto$rtlil.cc:2957:Not$2
  end
  connect \B7 $auto$rtlil.cc:2957:Not$2
  connect \B8 \in [0]
end
