{"vcs1":{"timestamp_begin":1731347552.137470017, "rt":2.10, "ut":0.76, "st":0.20}}
{"vcselab":{"timestamp_begin":1731347554.296744750, "rt":1.24, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1731347555.600445609, "rt":0.29, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731347551.672134951}
{"VCS_COMP_START_TIME": 1731347551.672134951}
{"VCS_COMP_END_TIME": 1731348053.444239655}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333800}}
{"stitch_vcselab": {"peak_mem": 231560}}
