<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="hi_in">
			<Port Id="7" Dir="IN"/>
			<Port Id="6" Dir="IN"/>
			<Port Id="5" Dir="IN"/>
			<Port Id="4" Dir="IN"/>
			<Port Id="3" Dir="IN"/>
			<Port Id="2" Dir="IN"/>
			<Port Id="1" Dir="IN"/>
			<Port Id="0" Dir="IN"/>
		</Bus>
		<Bus Id="hi_out">
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="hi_inout">
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="logic_out">
			<Port Id="31" Dir="OUT"/>
			<Port Id="30" Dir="OUT"/>
			<Port Id="29" Dir="OUT"/>
			<Port Id="28" Dir="OUT"/>
			<Port Id="27" Dir="OUT"/>
			<Port Id="26" Dir="OUT"/>
			<Port Id="25" Dir="OUT"/>
			<Port Id="24" Dir="OUT"/>
			<Port Id="23" Dir="OUT"/>
			<Port Id="22" Dir="OUT"/>
			<Port Id="21" Dir="OUT"/>
			<Port Id="20" Dir="OUT"/>
			<Port Id="19" Dir="OUT"/>
			<Port Id="18" Dir="OUT"/>
			<Port Id="17" Dir="OUT"/>
			<Port Id="16" Dir="OUT"/>
			<Port Id="15" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="logic_in">
			<Port Id="3" Dir="IN"/>
			<Port Id="2" Dir="IN"/>
			<Port Id="1" Dir="IN"/>
			<Port Id="0" Dir="IN"/>
		</Bus>
		<Bus Id="led">
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="dds_logic_data_out">
			<Port Id="15" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="dds_logic_address">
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Port Id="hi_muxsel" Dir="OUT"/>
		<Port Id="hi_aa" Dir="INOUT"/>
		<Port Id="i2c_sda" Dir="OUT"/>
		<Port Id="i2c_scl" Dir="OUT"/>
		<Port Id="clk1" Dir="IN"/>
		<Port Id="pmt_input" Dir="IN"/>
		<Port Id="dds_logic_fifo_rd_clk" Dir="IN"/>
		<Port Id="dds_logic_fifo_rd_en" Dir="IN"/>
		<Port Id="dds_logic_fifo_address_lock" Dir="IN"/>
		<Port Id="dds_logic_fifo_empty" Dir="OUT"/>
		<Port Id="dds_logic_ram_reset" Dir="OUT"/>
		<Port Id="dds_logic_step_to_next_value" Dir="OUT"/>
		<Port Id="dds_logic_reset_dds_chip" Dir="OUT"/>
	</Ifc>
</Interface>

