module counter_up #(parameter WIDTH = 8)(
    input wire clk_in,
    input wire rst,
    output reg [WIDTH-1:0] count
);

    always @(posedge clk_in) begin
        if (rst) begin
            count <= 0;
        end else begin
            count <= count + 1;
        end
    end

endmodule
