/*
 * switch for registers
 *
switch (reg){
case nRF24L01p_Registers_Config:
	break;
case nRF24L01p_Registers_EN_AA:
	break;
case nRF24L01p_Registers_EN_RXAddr:
	break;
case nRF24L01p_Registers_Setup_AW:
	break;
case nRF24L01p_Registers_Setup_Retr:
	break;
case nRF24L01p_Registers_RF_CH:
	break;
case nRF24L01p_Registers_RF_Setup:
	break;
case nRF24L01p_Registers_Status:
	break;
case nRF24L01p_Registers_Observe_TX:
	break;
case nRF24L01p_Registers_RPD:
	break;
case nRF24L01p_Registers_RX_ADDR_P0:
	break;
case nRF24L01p_Registers_RX_ADDR_P1:
	break;
case nRF24L01p_Registers_RX_ADDR_P2:
	break;
case nRF24L01p_Registers_RX_ADDR_P3:
	break;
case nRF24L01p_Registers_RX_ADDR_P4:
	break;
case nRF24L01p_Registers_RX_ADDR_P5:
	break;
case nRF24L01p_Registers_TX_ADDR:
	break;
case nRF24L01p_Registers_RX_PW_P0:
	break;
case nRF24L01p_Registers_RX_PW_P1:
	break;
case nRF24L01p_Registers_RX_PW_P2:
	break;
case nRF24L01p_Registers_RX_PW_P3:
	break;
case nRF24L01p_Registers_RX_PW_P4:
	break;
case nRF24L01p_Registers_RX_PW_P5:
	break;
case nRF24L01p_Registers_FIFO_Status:
	break;
case nRF24L01p_Registers_DYNPD:
	break;
case nRF24L01p_Registers_FEATURE:
	break;
}
*/
