#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jan 20 14:58:30 2025
# Process ID: 23640
# Current directory: E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32748 E:\FPGA_Project\2_FPGA_Basic_project\ARP\project\project_arp\project_arp.xpr
# Log file: E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp/vivado.log
# Journal file: E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp\vivado.jou
# Running On: DESKTOP-JNHE9QV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp/project_arp.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/XilinxSoftware/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'H:/FPGA_basicproject/ARP/project/project_arp' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp/project_arp.gen/sources_1', nor could it be found using path 'H:/FPGA_basicproject/ARP/project/project_arp/project_arp.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxSoftware/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.188 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-1
Top: top_arp
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1947.957 ; gain = 337.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_arp' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/top_arp.v:1]
INFO: [Synth 8-6157] synthesizing module 'arp_ctrl' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_ctrl' (1#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'arp' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp.v:1]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp_tx.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp_tx.v:186]
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (2#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (3#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'crc' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/crc32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'crc' (4#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/crc32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp' (5#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/arp.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_rgmii' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/top_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/RGMII_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (6#1) [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (8#1) [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (9#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/RGMII_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [E:/FPGA_Project/2_FPGA_Basic_project/ARP/RGMII_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (10#1) [E:/XilinxSoftware/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (11#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/RGMII_tx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_rgmii' (12#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/top_rgmii.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_arp' (13#1) [E:/FPGA_Project/2_FPGA_Basic_project/ARP/top_arp.v:1]
WARNING: [Synth 8-7129] Port des_ip[31] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[30] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[29] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[28] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[27] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[26] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[25] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[24] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[23] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[22] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[21] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[20] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[19] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[18] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[17] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[16] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[15] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[14] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[13] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[12] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[11] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[10] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[9] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[8] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[7] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[6] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[5] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[4] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[3] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[2] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[1] in module arp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port des_ip[0] in module arp_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.484 ; gain = 400.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.484 ; gain = 400.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.484 ; gain = 400.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2010.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp/project_arp.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp/project_arp.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA_Project/2_FPGA_Basic_project/ARP/project/project_arp/project_arp.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_arp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_arp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2228.539 ; gain = 618.266
33 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2228.539 ; gain = 776.352
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 15:11:54 2025...
