
---------- Begin Simulation Statistics ----------
final_tick                               912797557000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 561947                       # Simulator instruction rate (inst/s)
host_mem_usage                                 892368                       # Number of bytes of host memory used
host_op_rate                                   679593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2237.76                       # Real time elapsed on the host
host_tick_rate                              127403725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500006                       # Number of instructions simulated
sim_ops                                    1520763508                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.285099                       # Number of seconds simulated
sim_ticks                                285098568000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4509291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9018707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    98.117557                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      39631937                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     40392299                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        61045                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      1755643                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     65669588                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1627061                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      2019188                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       392127                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      85880863                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       8911246                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       144374                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        83278908                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       84474876                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      1548994                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         66034307                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21781563                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          830                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     50441909                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    251297234                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    303236781                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    517192449                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.586313                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.805292                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    444479863     85.94%     85.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     18934301      3.66%     89.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     10190521      1.97%     91.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11058663      2.14%     93.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3574758      0.69%     94.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2829257      0.55%     94.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2357033      0.46%     95.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1986490      0.38%     95.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21781563      4.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    517192449                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      6853462                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       279939412                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            72234976                       # Number of loads committed
system.switch_cpus_1.commit.membars               802                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    200171722     66.01%     66.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1105133      0.36%     66.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv        63413      0.02%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          232      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          116      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc          116      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2764      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     72234976     23.82%     90.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29658309      9.78%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    303236781                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101893285                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           25340                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           301939551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.280795                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.280795                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    388859992                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred       213465                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     38107466                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    367577658                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       72682372                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        49584559                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      1568307                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts       589024                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     11929937                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          85880863                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        41538709                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           436280549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       831920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         2701                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            321673289                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         5236                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        24812                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       3557052                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.150616                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     86533345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     50170244                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.564142                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    524625169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.732381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.959170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      443745552     84.58%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        7667062      1.46%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        7387558      1.41%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19926430      3.80%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4521412      0.86%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7585626      1.45%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        9513736      1.81%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        5314583      1.01%     96.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       18963210      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    524625169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              45573672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      2080383                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       74348917                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             1451725                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.611048                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          123355549                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         31579372                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     213768342                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     85142654                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1012                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       302223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     32889915                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    353595787                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     91776177                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2803341                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    348418968                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2352451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     16506196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1568307                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     19692561                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       309818                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      3196332                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         8256                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        23247                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      9169944                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     12907672                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      3231606                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        23247                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       797342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1283041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       344562874                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           336085265                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.551788                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       190125716                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.589418                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            336834390                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      418843464                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     247671575                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.438444                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.438444                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         4716      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    225145205     64.10%     64.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1127703      0.32%     64.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv        68574      0.02%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          739      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult          400      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         1029      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         4822      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            3      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     92844730     26.43%     90.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     32024388      9.12%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    351222309                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4041969                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011508                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1653371     40.91%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     40.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1610172     39.84%     80.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       778426     19.26%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    355227024                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1231416866                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    336056418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    402333550                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        352143050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       351222309                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     50204492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       367543                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          182                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23862434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    524625169                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.669473                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.524712                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    405857676     77.36%     77.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     31645715      6.03%     83.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     28796230      5.49%     88.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     20602914      3.93%     92.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     13281555      2.53%     95.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      9421788      1.80%     97.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      8212529      1.57%     98.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      3789038      0.72%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      3017724      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    524625169                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.615965                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses        32538                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        62433                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses        28847                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes        36910                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      4328861                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5383808                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     85142654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     32889915                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     252655466                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes         3556                       # number of misc regfile writes
system.switch_cpus_1.numCycles              570198841                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pred_regfile_reads             3                       # number of predicate regfile reads
system.switch_cpus_1.rename.BlockCycles     244650576                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    295536263                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     19150956                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       77479182                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    114942025                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       254095                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    527953668                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    362210433                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    356669788                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        55513911                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6013295                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      1568307                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    139291940                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       61133492                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    435452853                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles      6121251                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       142681                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        63437475                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1039                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_pred_rename_lookups           16                       # Number of vector predicate rename lookups
system.switch_cpus_1.rename.vec_rename_lookups        26182                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          849081815                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         714810585                       # The number of ROB writes
system.switch_cpus_1.timesIdled               1574950                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          23731                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes          5531                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        19011                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1183                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7955962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       292801                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15912157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         293984                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            4360614                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       252558                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4256688                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq            148304                       # Transaction distribution
system.membus.trans_dist::ReadExResp           148304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4360614                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           538                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13527625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13527625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    304734464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304734464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4509461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4509461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4509461                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10941098000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23877400250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 912797557000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7641442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1094181                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2226498                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9419767                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             118                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           312833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          312833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2226617                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5414825                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1804                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1804                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6679600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17188622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23868222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    284990912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    420433984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              705424896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4784618                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16172160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12740683                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024659                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.155683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12427688     97.54%     97.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 311812      2.45%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1183      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12740683                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11024204490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8593668055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3342227387                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1873053                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1572169                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3445222                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1873053                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1572169                       # number of overall hits
system.l2.overall_hits::total                 3445222                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst       353432                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4155489                       # number of demand (read+write) misses
system.l2.demand_misses::total                4508921                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst       353432                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4155489                       # number of overall misses
system.l2.overall_misses::total               4508921                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst  29717693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 349073421000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     378791114500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst  29717693500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 349073421000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    378791114500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      2226485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5727658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7954143                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      2226485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5727658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7954143                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.158740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.725513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.566864                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.158740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.725513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.566864                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 84083.199880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 84002.970770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84009.259532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 84083.199880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 84002.970770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84009.259532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              252558                       # number of writebacks
system.l2.writebacks::total                    252558                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst       353432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4155489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4508921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst       353432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4155489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4508921                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst  26183373001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 307518531000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 333701904001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst  26183373001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 307518531000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 333701904001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.158740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.725513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.566864                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.158740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.725513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566864                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 74083.198468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74002.970770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74009.259422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 74083.198468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74002.970770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74009.259422                       # average overall mshr miss latency
system.l2.replacements                        4784486                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       841623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           841623                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       841623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       841623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2226298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2226298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2226298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2226298                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13316                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13316                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data          116                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  116                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        58000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        58000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.016949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.016949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data        29000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        38000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        38000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.016949                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       164526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164526                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       148307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              148307                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  12096345500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12096345500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       312833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            312833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.474077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81562.876331                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81562.876331                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       148307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         148307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10613275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10613275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.474077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71562.876331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71562.876331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1873053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1873053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst       353432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           353432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst  29717693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  29717693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      2226485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2226485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.158740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.158740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84083.199880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84083.199880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst       353432                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       353432                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst  26183373001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  26183373001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.158740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.158740                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 74083.198468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74083.198468                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1407643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1407643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      4007182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4007182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 336977075500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 336977075500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      5414825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5414825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.740039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.740039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84093.279392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84093.279392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      4007182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4007182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 296905255500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 296905255500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.740039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.740039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74093.279392                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74093.279392                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data         1266                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1266                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data          538                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             538                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data         1804                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1804                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.298226                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.298226                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data          538                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          538                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data     10211000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10211000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.298226                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.298226                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 18979.553903                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18979.553903                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.955651                       # Cycle average of tags in use
system.l2.tags.total_refs                    15906921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4789848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.320966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     267.559965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.174079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     2.536534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   337.552115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3488.132956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.065322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.082410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.851595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2197                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 132078688                       # Number of tag accesses
system.l2.tags.data_accesses                132078688                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst     22619648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    265951104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          288570752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst     22619648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22619648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16163712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16163712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst       353432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4155486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4508918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       252558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             252558                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst     79339746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    932839144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012178890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     79339746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         79339746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       56695171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56695171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       56695171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     79339746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    932839144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1068874060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    251618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples    353432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4136742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002160688500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15561                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15561                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8890985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4508918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     252558                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4508918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   252558                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18744                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   940                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            287776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            315881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            321650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            271497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            282535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            262411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            267094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            256659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            252649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           228976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           322249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           303673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           258454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           315919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           287897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63490839500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22450870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            147681602000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14139.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32889.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3303904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  122923                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4508918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               252558                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2618974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1034886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  592251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  240403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1314937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.787416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.957809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.138267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       583480     44.37%     44.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       325483     24.75%     69.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144809     11.01%     80.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        83938      6.38%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48792      3.71%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27534      2.09%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22842      1.74%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15590      1.19%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        62469      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1314937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     288.444059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    173.677566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    573.635627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        14927     95.93%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          326      2.09%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          212      1.36%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           49      0.31%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           15      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           13      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            7      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15561                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.572293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14221     91.39%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              215      1.38%     92.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              983      6.32%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      0.84%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15561                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              287371136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1199616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16102272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               288570752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16163712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1007.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        56.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  285111998000                       # Total gap between requests
system.mem_ctrls.avgGap                      59878.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst     22619648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    264751488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16102272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 79339746.104933083057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 928631419.853361010551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 56479666.358759120107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst       353432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4155486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       252558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst  11609380500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 136072221500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6962513501750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32847.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32745.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27567978.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4882503360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2595108285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15897038640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          704893140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22505043600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122907001830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5977216800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175468805655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.467159                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14493988000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9519900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 261084680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4506203940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2395077630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16162803720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          608448420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22505043600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123411645630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5552253600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       175141476540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.319033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13392018750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9519900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 262186649250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    990738693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7441988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     39185895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1037366576                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    990738693                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7441988                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     39185895                       # number of overall hits
system.cpu.icache.overall_hits::total      1037366576                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      9264349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        58028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2352790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11675167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      9264349                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        58028                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2352790                       # number of overall misses
system.cpu.icache.overall_misses::total      11675167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1492237500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  58662901421                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  60155138921                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1492237500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  58662901421                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  60155138921                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     41538685                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1049041743                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     41538685                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1049041743                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.056641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.056641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 25715.818226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 24933.335071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5152.400725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 25715.818226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 24933.335071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5152.400725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        52506                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1587                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.085066                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     11548363                       # number of writebacks
system.cpu.icache.writebacks::total          11548363                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       126173                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       126173                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       126173                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       126173                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        58028                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      2226617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2284645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        58028                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      2226617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2284645                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1434209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  53061714437                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  54495923937                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1434209500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  53061714437                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  54495923937                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.053603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.053603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 24715.818226                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 23830.642826                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23853.125513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 24715.818226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 23830.642826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23853.125513                       # average overall mshr miss latency
system.cpu.icache.replacements               11548363                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    990738693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7441988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     39185895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1037366576                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      9264349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        58028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2352790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11675167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1492237500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  58662901421                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  60155138921                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     41538685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1049041743                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.056641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 25715.818226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 24933.335071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5152.400725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       126173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       126173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        58028                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      2226617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2284645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1434209500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  53061714437                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  54495923937                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.053603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 24715.818226                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 23830.642826                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23853.125513                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1048915570                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11548994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.823112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   344.081881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.277846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   156.626361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.305911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4207715966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4207715966                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391908897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2866127                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     91568830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        486343854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    392145297                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2867485                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     91622333                       # number of overall hits
system.cpu.dcache.overall_hits::total       486635115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     20703485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     16381710                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       37254403                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20703607                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       169209                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     16382555                       # number of overall misses
system.cpu.dcache.overall_misses::total      37255371                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10995781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1080594189202                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1091589970202                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10995781000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1080594189202                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1091589970202                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    412612382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3035335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    107950540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    523598257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    412848904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3036694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    108004888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    523890486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.055746                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.151752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.055721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.151683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64983.812822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65963.454926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29300.965317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64983.428777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65960.052580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29300.203995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     41769410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       431603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            436695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            5854                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    95.648931                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.727878                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5052476                       # number of writebacks
system.cpu.dcache.writebacks::total           5052476                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     10652165                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10652165                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     10652165                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10652165                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       169208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5729545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5898753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       169209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5729553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5898762                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10826573000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 374623087327                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 385449660327                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10826672500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 374623481827                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 385450154327                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.055746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.053076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011266                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.055721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.053049                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011260                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63983.812822                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 65384.439310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65344.261800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63984.022717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 65384.416869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65344.245848                       # average overall mshr miss latency
system.cpu.dcache.replacements               26601772                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    267181447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1997668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     63289969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       332469084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     19243676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       160360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     14988932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34392968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10563850500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1012690544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1023254394500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286425123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2158028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     78278901                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    366862052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.074309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.191481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65875.844974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 67562.555091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29751.849113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      9574115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9574115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       160360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      5414817                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5575177                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10403490500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 360266187500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 370669678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.074309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.069173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64875.844974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 66533.400390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66485.723772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    124727448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       868459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     28278861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      153874768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1459558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1392778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2861184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    431930500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  67903645202                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  68335575702                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    126187006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       877307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     29671639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156735952                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.046940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48816.738246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 48754.105250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23883.670432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      1078050                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1078050                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       314728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       323576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    423082500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  14356899827                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14779982327                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47816.738246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 45616.849556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45677.004249                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       236400                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data        53503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        291261                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          845                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          968                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       236522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         1359                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data        54348                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       292229                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.000736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.015548                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003312                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data        99500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       394500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       494000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.000736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000147                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 49312.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54888.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4104                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data           60                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data          905                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5069                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           40                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      1153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data          945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.042328                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008993                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        28825                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 25065.217391                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.028571                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005279                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data 12037.037037                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12037.037037                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           60                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data          802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4972                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4110                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data          802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4972                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.992996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           513247904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26602284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.293377                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   339.365277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.732047                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   159.895673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.662823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.024867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.312296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2122204576                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2122204576                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 912797557000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 604892789000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 307904768000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
