<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/../vc/../vc/regs.v</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">lab2_proc/../vc/../vc</a> - regs.v<span style="font-size: 80%;"> (source / <a href="regs.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">92.6&nbsp;%</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntry">25</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-10-17 14:36:14</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : //========================================================================</span>
<span id="L2"><span class="lineNum">       2</span>              : // Verilog Components: Registers</span>
<span id="L3"><span class="lineNum">       3</span>              : //========================================================================</span>
<span id="L4"><span class="lineNum">       4</span>              : </span>
<span id="L5"><span class="lineNum">       5</span>              : // Note that we place the register output earlier in the port list since</span>
<span id="L6"><span class="lineNum">       6</span>              : // this is one place we might actually want to use positional port</span>
<span id="L7"><span class="lineNum">       7</span>              : // binding like this:</span>
<span id="L8"><span class="lineNum">       8</span>              : //</span>
<span id="L9"><span class="lineNum">       9</span>              : //  logic [p_nbits-1:0] result_B;</span>
<span id="L10"><span class="lineNum">      10</span>              : //  vc_Reg#(p_nbits) result_AB( clk, result_B, result_A );</span>
<span id="L11"><span class="lineNum">      11</span>              : </span>
<span id="L12"><span class="lineNum">      12</span>              : `ifndef VC_REGS_V</span>
<span id="L13"><span class="lineNum">      13</span>              : `define VC_REGS_V</span>
<span id="L14"><span class="lineNum">      14</span>              : </span>
<span id="L15"><span class="lineNum">      15</span>              : //------------------------------------------------------------------------</span>
<span id="L16"><span class="lineNum">      16</span>              : // Postive-edge triggered flip-flop</span>
<span id="L17"><span class="lineNum">      17</span>              : //------------------------------------------------------------------------</span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              : module vc_Reg</span>
<span id="L20"><span class="lineNum">      20</span>              : #(</span>
<span id="L21"><span class="lineNum">      21</span>              :   parameter p_nbits = 1</span>
<span id="L22"><span class="lineNum">      22</span>              : )(</span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaGNC tlaBgGNC">      133328 :   input  logic               clk, // Clock input</span></span>
<span id="L24"><span class="lineNum">      24</span> <span class="tlaGNC">         568 :   output logic [p_nbits-1:0] q,   // Data output</span></span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaGNC">         568 :   input  logic [p_nbits-1:0] d    // Data input</span></span>
<span id="L26"><span class="lineNum">      26</span>              : );</span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC">       66580 :   always_ff @( posedge clk )</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">       66580 :     q &lt;= d;</span></span>
<span id="L30"><span class="lineNum">      30</span>              : </span>
<span id="L31"><span class="lineNum">      31</span>              : endmodule</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              : //------------------------------------------------------------------------</span>
<span id="L34"><span class="lineNum">      34</span>              : // Postive-edge triggered flip-flop with reset</span>
<span id="L35"><span class="lineNum">      35</span>              : //------------------------------------------------------------------------</span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span>              : module vc_ResetReg</span>
<span id="L38"><span class="lineNum">      38</span>              : #(</span>
<span id="L39"><span class="lineNum">      39</span>              :   parameter p_nbits       = 1,</span>
<span id="L40"><span class="lineNum">      40</span>              :   parameter p_reset_value = 0</span>
<span id="L41"><span class="lineNum">      41</span>              : )(</span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">      199992 :   input  logic               clk,   // Clock input</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC">         252 :   input  logic               reset, // Sync reset input</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC">       14798 :   output logic [p_nbits-1:0] q,     // Data output</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">       14823 :   input  logic [p_nbits-1:0] d      // Data input</span></span>
<span id="L46"><span class="lineNum">      46</span>              : );</span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC">       99870 :   always_ff @( posedge clk )</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC">       99870 :     q &lt;= reset ? p_reset_value : d;</span></span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span>              : endmodule</span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span>              : //------------------------------------------------------------------------</span>
<span id="L54"><span class="lineNum">      54</span>              : // Postive-edge triggered flip-flop with enable</span>
<span id="L55"><span class="lineNum">      55</span>              : //------------------------------------------------------------------------</span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span>              : module vc_EnReg</span>
<span id="L58"><span class="lineNum">      58</span>              : #(</span>
<span id="L59"><span class="lineNum">      59</span>              :   parameter p_nbits = 1</span>
<span id="L60"><span class="lineNum">      60</span>              : )(</span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaGNC">       60766 :   input  logic               clk,   // Clock input</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">          42 :   input  logic               reset, // Sync reset input</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">         818 :   output logic [p_nbits-1:0] q,     // Data output</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC">        2172 :   input  logic [p_nbits-1:0] d,     // Data input</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaGNC">          80 :   input  logic               en     // Enable input</span></span>
<span id="L66"><span class="lineNum">      66</span>              : );</span>
<span id="L67"><span class="lineNum">      67</span>              : </span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaGNC">       30362 :   always_ff @( posedge clk )</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaGNC">          40 :     if ( en )</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaGNC">          40 :       q &lt;= d;</span></span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span>              :   // Assertions</span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span>              :   `ifndef SYNTHESIS</span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              :   /*</span>
<span id="L77"><span class="lineNum">      77</span>              :   always_ff @( posedge clk )</span>
<span id="L78"><span class="lineNum">      78</span>              :     if ( !reset )</span>
<span id="L79"><span class="lineNum">      79</span>              :       `VC_ASSERT_NOT_X( en );</span>
<span id="L80"><span class="lineNum">      80</span>              :   */</span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span>              :   `endif /* SYNTHESIS */</span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span>              : endmodule</span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              : //------------------------------------------------------------------------</span>
<span id="L87"><span class="lineNum">      87</span>              : // Postive-edge triggered flip-flop with enable and reset</span>
<span id="L88"><span class="lineNum">      88</span>              : //------------------------------------------------------------------------</span>
<span id="L89"><span class="lineNum">      89</span>              : </span>
<span id="L90"><span class="lineNum">      90</span>              : module vc_EnResetReg</span>
<span id="L91"><span class="lineNum">      91</span>              : #(</span>
<span id="L92"><span class="lineNum">      92</span>              :   parameter p_nbits       = 1,</span>
<span id="L93"><span class="lineNum">      93</span>              :   parameter p_reset_value = 0</span>
<span id="L94"><span class="lineNum">      94</span>              : )(</span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">       66664 :   input  logic               clk,   // Clock input</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaGNC">          84 :   input  logic               reset, // Sync reset input</span></span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaUNC tlaBgUNC">           0 :   output logic [p_nbits-1:0] q,     // Data output</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :   input  logic [p_nbits-1:0] d,     // Data input</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaGNC tlaBgGNC">         828 :   input  logic               en     // Enable input</span></span>
<span id="L100"><span class="lineNum">     100</span>              : );</span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaGNC">       33290 :   always_ff @( posedge clk )</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC">        3690 :     if ( reset || en )</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaGNC">        3690 :       q &lt;= reset ? p_reset_value : d;</span></span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              :   // Assertions</span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              :   `ifndef SYNTHESIS</span>
<span id="L109"><span class="lineNum">     109</span>              : </span>
<span id="L110"><span class="lineNum">     110</span>              :   /*</span>
<span id="L111"><span class="lineNum">     111</span>              :   always_ff @( posedge clk )</span>
<span id="L112"><span class="lineNum">     112</span>              :     if ( !reset )</span>
<span id="L113"><span class="lineNum">     113</span>              :       `VC_ASSERT_NOT_X( en );</span>
<span id="L114"><span class="lineNum">     114</span>              :   */</span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span>              :   `endif /* SYNTHESIS */</span>
<span id="L117"><span class="lineNum">     117</span>              : </span>
<span id="L118"><span class="lineNum">     118</span>              : endmodule</span>
<span id="L119"><span class="lineNum">     119</span>              : </span>
<span id="L120"><span class="lineNum">     120</span>              : `endif /* VC_REGS_V */</span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
