
*** Running vivado
    with args -log xbip_dsp48_macro_1.vds -m64 -mode batch -messageDb vivado.pb -notrace -source xbip_dsp48_macro_1.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xbip_dsp48_macro_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'xbip_dsp48_macro_1' generated file not found '/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xbip_dsp48_macro_1' generated file not found '/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xbip_dsp48_macro_1' generated file not found '/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xbip_dsp48_macro_1' generated file not found '/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xbip_dsp48_macro_1' generated file not found '/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_1_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top xbip_dsp48_macro_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.11' and will expire in -330 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7953 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1064.414 ; gain = 206.762 ; free physical = 893 ; free virtual = 11733
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_1' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/synth/xbip_dsp48_macro_1.vhd:68]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_11' declared at '/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0.vhd:119' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_11' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/synth/xbip_dsp48_macro_1.vhd:201]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_v3_0_11' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0.vhd:239]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_11_viv' declared at '/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:4328' bound to instance 'i_synth' of component 'xbip_dsp48_macro_v3_0_11_viv' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0.vhd:245]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_v3_0_11_viv' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:4460]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:828]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:831]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:834]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:838]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:855]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:858]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:861]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:864]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_synth' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:3233]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:1055]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:3402]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized0' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized0' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized2' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized2' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized4' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized4' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized6' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized6' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized8' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized8' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized10' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized10' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized12' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized12' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized14' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized14' (1#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48e1_wrapper_v3_0' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1685]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1688]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1691]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1694]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1697]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1700]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1703]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1706]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1709]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1712]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1715]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1718]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1721]
INFO: [Synth 8-113] binding component instance 'i_primitive' to cell 'DSP48E1' [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1896]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48e1_wrapper_v3_0' (2#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1659]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_synth' (3#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:3233]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_v3_0_11_viv' (4#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_v3_0_11' (5#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/xbip_dsp48_macro_v3_0_11/hdl/xbip_dsp48_macro_v3_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_1' (6#1) [/home/shubhang/eldlabs/DSP48/DSP48.srcs/sources_1/ip/xbip_dsp48_macro_1_1/synth/xbip_dsp48_macro_1.vhd:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.789 ; gain = 249.137 ; free physical = 838 ; free virtual = 11686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.789 ; gain = 249.137 ; free physical = 838 ; free virtual = 11686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1114.793 ; gain = 257.141 ; free physical = 838 ; free virtual = 11686
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1122.801 ; gain = 265.148 ; free physical = 831 ; free virtual = 11679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1194.816 ; gain = 337.164 ; free physical = 758 ; free virtual = 11610
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 750 ; free virtual = 11602
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 750 ; free virtual = 11602

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 750 ; free virtual = 11602
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 750 ; free virtual = 11602

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 750 ; free virtual = 11602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 749 ; free virtual = 11601
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 749 ; free virtual = 11601

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 749 ; free virtual = 11601
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.816 ; gain = 209.402 ; free physical = 748 ; free virtual = 11601
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.816 ; gain = 345.164 ; free physical = 748 ; free virtual = 11601
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.816 ; gain = 332.832 ; free physical = 678 ; free virtual = 11531
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1636.277 ; gain = 368.461 ; free physical = 323 ; free virtual = 11225
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1636.277 ; gain = 0.000 ; free physical = 323 ; free virtual = 11226
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 18:50:15 2017...
