// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for Questa Intel FPGA (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "TopLevel")
  (DATE "06/17/2024 20:15:53")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2821:2821:2821) (2697:2697:2697))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3752:3752:3752) (3677:3677:3677))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3397:3397:3397) (3287:3287:3287))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3772:3772:3772) (3566:3566:3566))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2512:2512:2512) (2470:2470:2470))
        (IOPATH i o (2590:2590:2590) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4480:4480:4480) (4299:4299:4299))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2768:2768:2768) (2827:2827:2827))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2341:2341:2341) (2353:2353:2353))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2661:2661:2661) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\INPUT_CLOCK\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\INPUT_CLOCK\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1878:1878:1878) (1970:1970:1970))
        (PORT datad (249:249:249) (316:316:316))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1909:1909:1909) (2013:2013:2013))
        (PORT datac (448:448:448) (473:473:473))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datad (696:696:696) (697:697:697))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2417:2417:2417) (2553:2553:2553))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (743:743:743))
        (PORT datab (1918:1918:1918) (1999:1999:1999))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2417:2417:2417) (2553:2553:2553))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1919:1919:1919) (2000:2000:2000))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datab (1915:1915:1915) (1996:1996:1996))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (590:590:590) (545:545:545))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (367:367:367))
        (PORT datac (1945:1945:1945) (2016:2016:2016))
        (PORT datad (726:726:726) (751:751:751))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2482:2482:2482) (2607:2607:2607))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datac (1949:1949:1949) (2019:2019:2019))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (367:367:367))
        (PORT datab (298:298:298) (372:372:372))
        (PORT datac (1947:1947:1947) (2018:2018:2018))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1872:1872:1872) (1967:1967:1967))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (307:307:307))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2502:2502:2502) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (348:348:348))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2502:2502:2502) (2451:2451:2451))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1973:1973:1973))
        (PORT datab (489:489:489) (506:506:506))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (517:517:517))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (970:970:970) (957:957:957))
        (PORT datad (629:629:629) (633:633:633))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT asdata (558:558:558) (583:583:583))
        (PORT sclr (2420:2420:2420) (2552:2552:2552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1865:1865:1865) (1964:1964:1964))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (972:972:972) (958:958:958))
        (PORT datad (443:443:443) (472:472:472))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1880:1880:1880) (1971:1971:1971))
        (PORT datad (248:248:248) (315:315:315))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (794:794:794))
        (PORT datad (421:421:421) (445:445:445))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2482:2482:2482) (2607:2607:2607))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2707:2707:2707) (2924:2924:2924))
        (PORT datad (442:442:442) (479:479:479))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (332:332:332))
        (PORT datad (721:721:721) (744:744:744))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT asdata (3074:3074:3074) (3285:3285:3285))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT asdata (608:608:608) (681:681:681))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (317:317:317))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (274:274:274) (347:347:347))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1080:1080:1080) (1010:1010:1010))
        (PORT ena (1086:1086:1086) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (424:424:424))
        (PORT datab (503:503:503) (519:519:519))
        (PORT datac (394:394:394) (382:382:382))
        (PORT datad (429:429:429) (454:454:454))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1072:1072:1072) (1007:1007:1007))
        (PORT ena (1284:1284:1284) (1216:1216:1216))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (638:638:638))
        (PORT datab (1095:1095:1095) (1089:1089:1089))
        (PORT datac (961:961:961) (950:950:950))
        (PORT datad (631:631:631) (581:581:581))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (724:724:724))
        (PORT datab (1000:1000:1000) (1001:1001:1001))
        (PORT datac (288:288:288) (382:382:382))
        (PORT datad (1043:1043:1043) (1047:1047:1047))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (721:721:721))
        (PORT datab (1096:1096:1096) (1090:1090:1090))
        (PORT datad (973:973:973) (967:967:967))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2866:2866:2866) (3129:3129:3129))
        (PORT datad (198:198:198) (219:219:219))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (538:538:538))
        (PORT datac (723:723:723) (723:723:723))
        (PORT datad (683:683:683) (681:681:681))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1041:1041:1041))
        (PORT datab (1975:1975:1975) (2050:2050:2050))
        (PORT datac (260:260:260) (336:336:336))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1965:1965:1965) (1842:1842:1842))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1921:1921:1921))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|ir_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1921:1921:1921))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (380:380:380))
        (PORT datad (272:272:272) (342:342:342))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (763:763:763))
        (PORT datac (688:688:688) (704:704:704))
        (PORT datad (695:695:695) (696:696:696))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (586:586:586))
        (PORT datab (227:227:227) (256:256:256))
        (PORT datad (569:569:569) (522:522:522))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1371:1371:1371) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (421:421:421))
        (PORT datab (288:288:288) (366:366:366))
        (PORT datac (984:984:984) (970:970:970))
        (PORT datad (673:673:673) (666:666:666))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (703:703:703) (703:703:703))
        (PORT datac (252:252:252) (334:334:334))
        (PORT datad (586:586:586) (532:532:532))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (724:724:724))
        (PORT datab (1001:1001:1001) (1002:1002:1002))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1044:1044:1044) (1048:1048:1048))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (804:804:804) (829:829:829))
        (PORT clrn (1905:1905:1905) (1840:1840:1840))
        (PORT sload (1702:1702:1702) (1738:1738:1738))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (765:765:765))
        (PORT datac (687:687:687) (703:703:703))
        (PORT datad (695:695:695) (696:696:696))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (591:591:591))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (383:383:383) (365:365:365))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1628:1628:1628) (1588:1588:1588))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (493:493:493))
        (PORT datad (747:747:747) (760:760:760))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1905:1905:1905) (1840:1840:1840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (427:427:427))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1905:1905:1905) (1840:1840:1840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1097:1097:1097) (1091:1091:1091))
        (PORT datad (266:266:266) (335:335:335))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1905:1905:1905) (1840:1840:1840))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1095:1095:1095) (1089:1089:1089))
        (PORT datac (253:253:253) (334:334:334))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1905:1905:1905) (1840:1840:1840))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1092:1092:1092) (1085:1085:1085))
        (PORT datad (244:244:244) (311:311:311))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1905:1905:1905) (1840:1840:1840))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (765:765:765))
        (PORT datab (722:722:722) (734:734:734))
        (PORT datac (595:595:595) (552:552:552))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (783:783:783) (795:795:795))
        (PORT datac (614:614:614) (560:560:560))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (761:761:761))
        (PORT datac (690:690:690) (706:706:706))
        (PORT datad (696:696:696) (697:697:697))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (390:390:390) (383:383:383))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1371:1371:1371) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (536:536:536))
        (PORT datab (699:699:699) (700:700:700))
        (PORT datac (653:653:653) (651:651:651))
        (PORT datad (662:662:662) (652:652:652))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1044:1044:1044) (1033:1033:1033))
        (PORT datac (702:702:702) (706:706:706))
        (PORT datad (628:628:628) (584:584:584))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (704:704:704) (708:708:708))
        (PORT datad (996:996:996) (993:993:993))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (536:536:536))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (726:726:726) (727:727:727))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (742:742:742))
        (PORT datac (668:668:668) (673:673:673))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1362:1362:1362) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (762:762:762))
        (PORT datab (299:299:299) (375:375:375))
        (PORT datac (668:668:668) (672:672:672))
        (PORT datad (457:457:457) (497:497:497))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (595:595:595) (544:544:544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (729:729:729))
        (PORT datab (273:273:273) (346:346:346))
        (PORT datac (651:651:651) (648:648:648))
        (PORT datad (663:663:663) (654:654:654))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (300:300:300) (377:377:377))
        (PORT datac (722:722:722) (722:722:722))
        (PORT datad (459:459:459) (499:499:499))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (408:408:408))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1362:1362:1362) (1347:1347:1347))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (706:706:706) (721:721:721))
        (PORT datad (430:430:430) (461:461:461))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (618:618:618))
        (PORT datac (724:724:724) (725:725:725))
        (PORT datad (681:681:681) (678:678:678))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (539:539:539))
        (PORT datab (741:741:741) (743:743:743))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (994:994:994) (991:991:991))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1559:1559:1559) (1507:1507:1507))
        (PORT ena (1067:1067:1067) (1025:1025:1025))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (716:716:716))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (430:430:430) (460:460:460))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (691:691:691) (684:684:684))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (686:686:686) (684:684:684))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (657:657:657) (619:619:619))
        (PORT datac (704:704:704) (708:708:708))
        (PORT datad (997:997:997) (995:995:995))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1559:1559:1559) (1507:1507:1507))
        (PORT ena (1014:1014:1014) (959:959:959))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|ir\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (878:878:878) (856:856:856))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1908:1908:1908) (2008:2008:2008))
        (PORT datac (1023:1023:1023) (1027:1027:1027))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (762:762:762))
        (PORT datac (1879:1879:1879) (1971:1971:1971))
        (PORT datad (247:247:247) (314:314:314))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (316:316:316))
        (PORT datab (226:226:226) (257:257:257))
        (PORT datac (1000:1000:1000) (980:980:980))
        (PORT datad (2828:2828:2828) (3100:3100:3100))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (739:739:739) (717:717:717))
        (PORT datac (1002:1002:1002) (982:982:982))
        (PORT datad (243:243:243) (279:279:279))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (422:422:422))
        (PORT datab (502:502:502) (518:518:518))
        (PORT datac (394:394:394) (382:382:382))
        (PORT datad (430:430:430) (455:455:455))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1072:1072:1072) (1007:1007:1007))
        (PORT ena (1284:1284:1284) (1216:1216:1216))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (667:667:667))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (375:375:375) (359:359:359))
        (PORT datad (441:441:441) (469:469:469))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (518:518:518))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (402:402:402) (443:443:443))
        (PORT datad (243:243:243) (279:279:279))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1026:1026:1026) (1022:1022:1022))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_phy\|virtual_state_uir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1202:1202:1202) (1177:1177:1177))
        (PORT datac (1195:1195:1195) (1155:1155:1155))
        (PORT datad (1199:1199:1199) (1159:1159:1159))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|vs_uir_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer5\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT asdata (601:601:601) (669:669:669))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer5\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (896:896:896) (878:878:878))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer5\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|sync2_uir\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|sync2_uir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jxuir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (346:346:346))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jxuir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|ir\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (895:895:895) (930:930:930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_phy\|virtual_state_e1dr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1230:1230:1230) (1187:1187:1187))
        (PORT datac (1165:1165:1165) (1145:1145:1145))
        (PORT datad (1426:1426:1426) (1334:1334:1334))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|vs_e1dr_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (1369:1369:1369) (1346:1346:1346))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|sync2_e1dr\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|sync2_e1dr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datad (245:245:245) (310:310:310))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|enable_action_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (630:630:630) (703:703:703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datab (749:749:749) (725:725:725))
        (PORT datac (703:703:703) (717:717:717))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1559:1559:1559) (1507:1507:1507))
        (PORT ena (1067:1067:1067) (1025:1025:1025))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (716:716:716))
        (PORT datab (751:751:751) (727:727:727))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1559:1559:1559) (1507:1507:1507))
        (PORT ena (1014:1014:1014) (959:959:959))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|Decoder1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1641:1641:1641) (1586:1586:1586))
        (PORT datac (995:995:995) (985:985:985))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|DRsize\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|DRsize\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|DRsize\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|DRsize\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1643:1643:1643) (1589:1589:1589))
        (PORT datac (995:995:995) (984:984:984))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|DRsize\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1084:1084:1084) (1040:1040:1040))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (488:488:488))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (264:264:264) (330:330:330))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|trigger_state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_phy\|virtual_state_cdr\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1514:1514:1514))
        (PORT datab (1224:1224:1224) (1180:1180:1180))
        (PORT datad (1342:1342:1342) (1270:1270:1270))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1029:1029:1029) (1014:1014:1014))
        (PORT datac (380:380:380) (384:384:384))
        (PORT datad (1594:1594:1594) (1551:1551:1551))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[37\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (457:457:457))
        (PORT datab (1640:1640:1640) (1586:1586:1586))
        (PORT datac (972:972:972) (957:957:957))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (648:648:648))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|SoC_cpu_cpu_debug_slave_phy\|virtual_state_sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1313:1313:1313))
        (PORT datab (1224:1224:1224) (1180:1180:1180))
        (PORT datac (1161:1161:1161) (1140:1140:1140))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3610:3610:3610) (3843:3843:3843))
        (PORT sload (1341:1341:1341) (1363:1363:1363))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[36\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (991:991:991))
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (428:428:428) (415:415:415))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[35\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3025:3025:3025) (3228:3228:3228))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (481:481:481))
        (PORT datab (1035:1035:1035) (1021:1021:1021))
        (PORT datac (384:384:384) (387:387:387))
        (PORT datad (1587:1587:1587) (1542:1542:1542))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1512:1512:1512))
        (PORT datab (1228:1228:1228) (1185:1185:1185))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (1342:1342:1342) (1270:1270:1270))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1642:1642:1642) (1588:1588:1588))
        (PORT datac (995:995:995) (984:984:984))
        (PORT datad (596:596:596) (541:541:541))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (558:558:558) (583:583:583))
        (PORT sload (1059:1059:1059) (1112:1112:1112))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (1605:1605:1605) (1550:1550:1550))
        (PORT ena (956:956:956) (1001:1001:1001))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|ir\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (2224:2224:2224) (2132:2132:2132))
        (PORT ena (895:895:895) (930:930:930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (500:500:500))
        (PORT datab (296:296:296) (373:373:373))
        (PORT datad (453:453:453) (479:479:479))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1037:1037:1037))
        (PORT datab (1909:1909:1909) (1822:1822:1822))
        (PORT datad (1501:1501:1501) (1430:1430:1430))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (493:493:493))
        (PORT datac (700:700:700) (690:690:690))
        (PORT datad (450:450:450) (475:475:475))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (736:736:736) (744:744:744))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1397:1397:1397) (1388:1388:1388))
        (PORT ena (1986:1986:1986) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (356:356:356))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (447:447:447) (466:466:466))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1024:1024:1024))
        (PORT datab (1263:1263:1263) (1219:1219:1219))
        (PORT datac (1033:1033:1033) (1034:1034:1034))
        (PORT datad (750:750:750) (737:737:737))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1445:1445:1445) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1832:1832:1832))
        (PORT datab (1342:1342:1342) (1277:1277:1277))
        (PORT datad (1751:1751:1751) (1659:1659:1659))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (498:498:498))
        (PORT datab (299:299:299) (377:377:377))
        (PORT datad (449:449:449) (474:474:474))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_b\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (526:526:526))
        (PORT datab (296:296:296) (373:373:373))
        (PORT datac (229:229:229) (300:300:300))
        (PORT datad (432:432:432) (461:461:461))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (972:972:972))
        (PORT datad (1094:1094:1094) (1073:1073:1073))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (603:603:603) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1656:1656:1656) (1632:1632:1632))
        (PORT ena (1986:1986:1986) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (859:859:859))
        (PORT datab (1088:1088:1088) (1081:1081:1081))
        (PORT datac (720:720:720) (736:736:736))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (611:611:611) (683:683:683))
        (PORT ena (1986:1986:1986) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (610:610:610) (681:681:681))
        (PORT ena (1986:1986:1986) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (783:783:783))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1344:1344:1344))
        (PORT datab (757:757:757) (747:747:747))
        (PORT datac (633:633:633) (595:595:595))
        (PORT datad (1056:1056:1056) (1065:1065:1065))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1365:1365:1365) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1375:1375:1375))
        (PORT datab (1089:1089:1089) (1082:1082:1082))
        (PORT datac (786:786:786) (821:821:821))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (301:301:301))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_reset_req\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1040:1040:1040) (1053:1053:1053))
        (PORT datad (1338:1338:1338) (1309:1309:1309))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (394:394:394))
        (PORT datab (278:278:278) (355:355:355))
        (PORT datad (302:302:302) (384:384:384))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (420:420:420))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (640:640:640) (591:591:591))
        (PORT datad (299:299:299) (380:380:380))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (393:393:393))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datad (298:298:298) (379:379:379))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (357:357:357))
        (PORT datad (278:278:278) (353:353:353))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (283:283:283))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (291:291:291) (373:373:373))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (952:952:952))
        (PORT datab (493:493:493) (515:515:515))
        (PORT datac (780:780:780) (795:795:795))
        (PORT datad (438:438:438) (466:466:466))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (422:422:422))
        (PORT datac (407:407:407) (431:431:431))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_agent\|m0_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (373:373:373))
        (PORT datad (302:302:302) (386:386:386))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datab (961:961:961) (916:916:916))
        (PORT datac (455:455:455) (484:484:484))
        (PORT datad (443:443:443) (471:471:471))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (953:953:953))
        (PORT datab (440:440:440) (419:419:419))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1648:1648:1648) (1573:1573:1573))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2511:2511:2511) (2422:2422:2422))
        (PORT datad (961:961:961) (958:958:958))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1901:1901:1901) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1411:1411:1411))
        (PORT datab (1460:1460:1460) (1467:1467:1467))
        (PORT datac (1384:1384:1384) (1360:1360:1360))
        (PORT datad (1325:1325:1325) (1293:1293:1293))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (654:654:654) (622:622:622))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|i_read_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1272:1272:1272))
        (PORT datab (997:997:997) (947:947:947))
        (PORT datad (1281:1281:1281) (1246:1246:1246))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|i_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (956:956:956))
        (PORT datab (474:474:474) (509:509:509))
        (PORT datac (785:785:785) (801:801:801))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (973:973:973))
        (PORT datab (1728:1728:1728) (1720:1720:1720))
        (PORT datac (2056:2056:2056) (2096:2096:2096))
        (PORT datad (1179:1179:1179) (1108:1108:1108))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (687:687:687))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1234:1234:1234))
        (PORT datab (766:766:766) (731:731:731))
        (PORT datac (603:603:603) (561:561:561))
        (PORT datad (660:660:660) (629:629:629))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (2199:2199:2199) (2118:2118:2118))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (645:645:645))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1237:1237:1237))
        (PORT datab (769:769:769) (734:734:734))
        (PORT datac (609:609:609) (569:569:569))
        (PORT datad (690:690:690) (655:655:655))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (2199:2199:2199) (2118:2118:2118))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (925:925:925))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (912:912:912) (838:838:838))
        (PORT datad (1248:1248:1248) (1184:1184:1184))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1983:1983:1983) (1930:1930:1930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (925:925:925))
        (PORT datab (938:938:938) (880:880:880))
        (PORT datac (376:376:376) (357:357:357))
        (PORT datad (1249:1249:1249) (1184:1184:1184))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1983:1983:1983) (1930:1930:1930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1027:1027:1027))
        (PORT datab (1132:1132:1132) (1142:1142:1142))
        (PORT datac (1011:1011:1011) (1004:1004:1004))
        (PORT datad (1229:1229:1229) (1193:1193:1193))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (710:710:710))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1235:1235:1235))
        (PORT datab (767:767:767) (733:733:733))
        (PORT datac (601:601:601) (549:549:549))
        (PORT datad (663:663:663) (633:633:633))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (2199:2199:2199) (2118:2118:2118))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1028:1028:1028))
        (PORT datab (1200:1200:1200) (1162:1162:1162))
        (PORT datac (1094:1094:1094) (1110:1110:1110))
        (PORT datad (1167:1167:1167) (1124:1124:1124))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (766:766:766))
        (PORT datab (269:269:269) (341:341:341))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1195:1195:1195))
        (PORT datab (1079:1079:1079) (1091:1091:1091))
        (PORT datad (699:699:699) (676:676:676))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (515:515:515))
        (PORT datab (430:430:430) (429:429:429))
        (PORT datac (947:947:947) (894:894:894))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1599:1599:1599) (1507:1507:1507))
        (PORT sload (2247:2247:2247) (2312:2312:2312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1332:1332:1332) (1310:1310:1310))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[24\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1409:1409:1409))
        (PORT datab (1024:1024:1024) (976:976:976))
        (PORT datac (987:987:987) (941:941:941))
        (PORT datad (943:943:943) (903:903:903))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1060:1060:1060) (1123:1123:1123))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1594:1594:1594))
        (PORT datab (1088:1088:1088) (1101:1101:1101))
        (PORT datac (1194:1194:1194) (1230:1230:1230))
        (PORT datad (893:893:893) (863:863:863))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1268:1268:1268))
        (PORT datab (1318:1318:1318) (1309:1309:1309))
        (PORT datac (880:880:880) (847:847:847))
        (PORT datad (1058:1058:1058) (1066:1066:1066))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1247:1247:1247))
        (PORT datab (1397:1397:1397) (1395:1395:1395))
        (PORT datac (2058:2058:2058) (2098:2098:2098))
        (PORT datad (1696:1696:1696) (1683:1683:1683))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2131:2131:2131))
        (PORT datab (1214:1214:1214) (1181:1181:1181))
        (PORT datac (1006:1006:1006) (999:999:999))
        (PORT datad (1698:1698:1698) (1684:1684:1684))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1390:1390:1390))
        (PORT datab (1196:1196:1196) (1158:1158:1158))
        (PORT datac (2061:2061:2061) (2102:2102:2102))
        (PORT datad (1165:1165:1165) (1122:1122:1122))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT ena (1986:1986:1986) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1324:1324:1324))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (786:786:786) (822:822:822))
        (PORT datad (1056:1056:1056) (1044:1044:1044))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1002:1002:1002) (975:975:975))
        (PORT datac (1058:1058:1058) (1066:1066:1066))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (609:609:609) (680:680:680))
        (PORT ena (1986:1986:1986) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (954:954:954))
        (PORT datab (1088:1088:1088) (1081:1081:1081))
        (PORT datac (786:786:786) (821:821:821))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (986:986:986))
        (PORT datac (1058:1058:1058) (1066:1066:1066))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (790:790:790))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1105:1105:1105))
        (PORT datab (760:760:760) (750:750:750))
        (PORT datac (692:692:692) (656:656:656))
        (PORT datad (1217:1217:1217) (1181:1181:1181))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1365:1365:1365) (1314:1314:1314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (926:926:926))
        (PORT datab (938:938:938) (880:880:880))
        (PORT datac (557:557:557) (509:509:509))
        (PORT datad (1249:1249:1249) (1185:1185:1185))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1983:1983:1983) (1930:1930:1930))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1163:1163:1163))
        (PORT datab (979:979:979) (1023:1023:1023))
        (PORT datac (760:760:760) (772:772:772))
        (PORT datad (1247:1247:1247) (1216:1216:1216))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (804:804:804))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (1331:1331:1331) (1315:1315:1315))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1093:1093:1093) (1099:1099:1099))
        (PORT ena (1630:1630:1630) (1561:1561:1561))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (860:860:860))
        (PORT datab (1087:1087:1087) (1079:1079:1079))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (746:746:746) (758:758:758))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2191:2191:2191) (2103:2103:2103))
        (PORT datab (1106:1106:1106) (1113:1113:1113))
        (PORT datac (1088:1088:1088) (1097:1097:1097))
        (PORT datad (1968:1968:1968) (1832:1832:1832))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1352:1352:1352) (1314:1314:1314))
        (PORT datad (1471:1471:1471) (1391:1391:1391))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1417:1417:1417))
        (PORT datab (1457:1457:1457) (1463:1463:1463))
        (PORT datac (1389:1389:1389) (1366:1366:1366))
        (PORT datad (1319:1319:1319) (1287:1287:1287))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1416:1416:1416))
        (PORT datab (1457:1457:1457) (1464:1464:1464))
        (PORT datac (1388:1388:1388) (1365:1365:1365))
        (PORT datad (1320:1320:1320) (1288:1288:1288))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1508:1508:1508))
        (PORT datab (1272:1272:1272) (1254:1254:1254))
        (PORT datac (660:660:660) (639:639:639))
        (PORT datad (910:910:910) (850:850:850))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (982:982:982))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (870:870:870) (811:811:811))
        (PORT datad (925:925:925) (863:863:863))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1036:1036:1036))
        (PORT datac (432:432:432) (467:467:467))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1020:1020:1020) (1010:1010:1010))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2259:2259:2259) (2214:2214:2214))
        (PORT datab (1521:1521:1521) (1448:1448:1448))
        (PORT datac (2146:2146:2146) (2068:2068:2068))
        (PORT datad (1824:1824:1824) (1751:1751:1751))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (984:984:984))
        (PORT datab (1108:1108:1108) (1116:1116:1116))
        (PORT datac (1089:1089:1089) (1099:1099:1099))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_src_imm5_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1746:1746:1746))
        (PORT datab (308:308:308) (378:378:378))
        (PORT datac (950:950:950) (896:896:896))
        (PORT datad (1622:1622:1622) (1596:1596:1596))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT asdata (1561:1561:1561) (1505:1505:1505))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_mem8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (703:703:703) (702:702:702))
        (PORT datac (632:632:632) (631:631:631))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_mem16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (652:652:652))
        (PORT datab (697:697:697) (682:682:682))
        (PORT datac (671:671:671) (685:685:685))
        (PORT datad (1245:1245:1245) (1196:1196:1196))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_byteenable\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1056:1056:1056))
        (PORT datab (978:978:978) (921:921:921))
        (PORT datac (926:926:926) (856:856:856))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_mem8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1028:1028:1028) (1027:1027:1027))
        (PORT datac (695:695:695) (664:664:664))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_mem16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1026:1026:1026) (1025:1025:1025))
        (PORT datad (906:906:906) (841:841:841))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1364:1364:1364))
        (PORT datad (731:731:731) (746:746:746))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_jmp_direct\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1242:1242:1242))
        (PORT datac (707:707:707) (710:710:710))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_jmp_direct\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1224:1224:1224))
        (PORT datab (1057:1057:1057) (1064:1064:1064))
        (PORT datac (1522:1522:1522) (1454:1454:1454))
        (PORT datad (993:993:993) (953:953:953))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_jmp_direct\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT asdata (1044:1044:1044) (1002:1002:1002))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1099:1099:1099))
        (PORT datab (1711:1711:1711) (1688:1688:1688))
        (PORT datac (1252:1252:1252) (1242:1242:1242))
        (PORT datad (1869:1869:1869) (1815:1815:1815))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1492:1492:1492))
        (PORT datab (1326:1326:1326) (1291:1291:1291))
        (PORT datac (1444:1444:1444) (1389:1389:1389))
        (PORT datad (1306:1306:1306) (1256:1256:1256))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1095:1095:1095))
        (PORT datab (1707:1707:1707) (1683:1683:1683))
        (PORT datac (1255:1255:1255) (1246:1246:1246))
        (PORT datad (1872:1872:1872) (1818:1818:1818))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (273:273:273))
        (PORT datab (1000:1000:1000) (927:927:927))
        (PORT datac (907:907:907) (848:848:848))
        (PORT datad (1575:1575:1575) (1511:1511:1511))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1555:1555:1555))
        (PORT datab (1020:1020:1020) (1016:1016:1016))
        (PORT datac (718:718:718) (700:700:700))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1099:1099:1099))
        (PORT datab (1712:1712:1712) (1688:1688:1688))
        (PORT datac (1251:1251:1251) (1241:1241:1241))
        (PORT datad (1868:1868:1868) (1813:1813:1813))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1262:1262:1262) (1242:1242:1242))
        (PORT datad (694:694:694) (678:678:678))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1403:1403:1403))
        (PORT datab (1465:1465:1465) (1474:1474:1474))
        (PORT datac (1374:1374:1374) (1350:1350:1350))
        (PORT datad (1335:1335:1335) (1304:1304:1304))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_op_opx_rsv00\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1239:1239:1239))
        (PORT datab (1547:1547:1547) (1490:1490:1490))
        (PORT datac (1261:1261:1261) (1240:1240:1240))
        (PORT datad (695:695:695) (678:678:678))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1410:1410:1410))
        (PORT datab (1460:1460:1460) (1468:1468:1468))
        (PORT datac (1383:1383:1383) (1359:1359:1359))
        (PORT datad (1326:1326:1326) (1295:1295:1295))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (888:888:888))
        (PORT datab (1987:1987:1987) (1889:1889:1889))
        (PORT datac (683:683:683) (653:653:653))
        (PORT datad (690:690:690) (659:659:659))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1415:1415:1415))
        (PORT datab (1458:1458:1458) (1465:1465:1465))
        (PORT datac (1387:1387:1387) (1364:1364:1364))
        (PORT datad (1321:1321:1321) (1290:1290:1290))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1277:1277:1277))
        (PORT datad (1517:1517:1517) (1454:1454:1454))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_op_opx_rsv17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1391:1391:1391))
        (PORT datab (940:940:940) (891:891:891))
        (PORT datac (1565:1565:1565) (1509:1509:1509))
        (PORT datad (703:703:703) (680:680:680))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (648:648:648))
        (PORT datac (664:664:664) (639:639:639))
        (PORT datad (694:694:694) (664:664:664))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1407:1407:1407))
        (PORT datab (1463:1463:1463) (1471:1471:1471))
        (PORT datac (1379:1379:1379) (1355:1355:1355))
        (PORT datad (1330:1330:1330) (1299:1299:1299))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1406:1406:1406))
        (PORT datab (1463:1463:1463) (1471:1471:1471))
        (PORT datac (1378:1378:1378) (1353:1353:1353))
        (PORT datad (1331:1331:1331) (1300:1300:1300))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (822:822:822))
        (PORT datab (1987:1987:1987) (1889:1889:1889))
        (PORT datac (684:684:684) (653:653:653))
        (PORT datad (875:875:875) (808:808:808))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1401:1401:1401))
        (PORT datab (1466:1466:1466) (1475:1475:1475))
        (PORT datac (1372:1372:1372) (1348:1348:1348))
        (PORT datad (1337:1337:1337) (1307:1307:1307))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (764:764:764) (728:728:728))
        (PORT datac (673:673:673) (643:643:643))
        (PORT datad (373:373:373) (358:358:358))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (678:678:678))
        (PORT datab (1141:1141:1141) (1046:1046:1046))
        (PORT datad (904:904:904) (843:843:843))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (681:681:681))
        (PORT datab (685:685:685) (666:666:666))
        (PORT datac (939:939:939) (882:882:882))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1413:1413:1413))
        (PORT datab (1459:1459:1459) (1466:1466:1466))
        (PORT datac (1385:1385:1385) (1361:1361:1361))
        (PORT datad (1323:1323:1323) (1292:1292:1292))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1506:1506:1506))
        (PORT datab (1280:1280:1280) (1263:1263:1263))
        (PORT datac (442:442:442) (443:443:443))
        (PORT datad (906:906:906) (837:837:837))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1097:1097:1097))
        (PORT datab (1709:1709:1709) (1685:1685:1685))
        (PORT datac (1254:1254:1254) (1244:1244:1244))
        (PORT datad (1870:1870:1870) (1816:1816:1816))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_op_opx_rsv63\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (974:974:974) (948:948:948))
        (PORT datad (718:718:718) (727:727:727))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1414:1414:1414))
        (PORT datab (1459:1459:1459) (1466:1466:1466))
        (PORT datac (1386:1386:1386) (1362:1362:1362))
        (PORT datad (1322:1322:1322) (1291:1291:1291))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (479:479:479))
        (PORT datab (958:958:958) (896:896:896))
        (PORT datac (656:656:656) (634:634:634))
        (PORT datad (1085:1085:1085) (983:983:983))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (651:651:651))
        (PORT datab (683:683:683) (664:664:664))
        (PORT datac (1104:1104:1104) (1011:1011:1011))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1402:1402:1402))
        (PORT datab (1466:1466:1466) (1474:1474:1474))
        (PORT datac (1373:1373:1373) (1349:1349:1349))
        (PORT datad (1336:1336:1336) (1306:1306:1306))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (477:477:477))
        (PORT datab (957:957:957) (895:895:895))
        (PORT datac (597:597:597) (555:555:555))
        (PORT datad (1204:1204:1204) (1122:1122:1122))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1404:1404:1404))
        (PORT datab (1465:1465:1465) (1473:1473:1473))
        (PORT datac (1376:1376:1376) (1351:1351:1351))
        (PORT datad (1334:1334:1334) (1303:1303:1303))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (663:663:663))
        (PORT datab (1277:1277:1277) (1259:1259:1259))
        (PORT datac (657:657:657) (634:634:634))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1351:1351:1351) (1313:1313:1313))
        (PORT datac (574:574:574) (531:531:531))
        (PORT datad (622:622:622) (576:576:576))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (480:480:480))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (383:383:383) (364:364:364))
        (PORT datad (1511:1511:1511) (1461:1461:1461))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1101:1101:1101))
        (PORT datab (1713:1713:1713) (1690:1690:1690))
        (PORT datac (1251:1251:1251) (1241:1241:1241))
        (PORT datad (1868:1868:1868) (1813:1813:1813))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (972:972:972))
        (PORT datab (737:737:737) (701:701:701))
        (PORT datac (393:393:393) (375:375:375))
        (PORT datad (1236:1236:1236) (1167:1167:1167))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (704:704:704) (663:663:663))
        (PORT datac (580:580:580) (531:531:531))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1482:1482:1482) (1416:1416:1416))
        (PORT datad (2229:2229:2229) (2174:2174:2174))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1507:1507:1507))
        (PORT datab (1279:1279:1279) (1261:1261:1261))
        (PORT datac (656:656:656) (634:634:634))
        (PORT datad (907:907:907) (839:839:839))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (890:890:890))
        (PORT datab (715:715:715) (677:677:677))
        (PORT datac (888:888:888) (843:843:843))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (214:214:214) (246:246:246))
        (PORT datad (384:384:384) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_retaddr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1500:1500:1500))
        (PORT datab (704:704:704) (669:669:669))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (695:695:695) (678:678:678))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_retaddr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1495:1495:1495))
        (PORT datab (496:496:496) (509:509:509))
        (PORT datac (1168:1168:1168) (1204:1204:1204))
        (PORT datad (664:664:664) (649:649:649))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1009:1009:1009))
        (PORT datab (1354:1354:1354) (1306:1306:1306))
        (PORT datac (944:944:944) (889:889:889))
        (PORT datad (1980:1980:1980) (1849:1849:1849))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1382:1382:1382) (1363:1363:1363))
        (PORT datad (1218:1218:1218) (1171:1171:1171))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (829:829:829))
        (PORT datab (791:791:791) (809:809:809))
        (PORT datac (289:289:289) (375:375:375))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1662:1662:1662))
        (PORT datab (777:777:777) (731:731:731))
        (PORT datad (686:686:686) (663:663:663))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1141:1141:1141) (1112:1112:1112))
        (PORT datad (1214:1214:1214) (1143:1143:1143))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1066:1066:1066) (1064:1064:1064))
        (PORT sload (1610:1610:1610) (1618:1618:1618))
        (PORT ena (2035:2035:2035) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (488:488:488))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3025:3025:3025) (3228:3228:3228))
        (PORT datab (1011:1011:1011) (970:970:970))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1780:1780:1780) (1694:1694:1694))
        (PORT datac (1268:1268:1268) (1232:1232:1232))
        (PORT datad (763:763:763) (755:755:755))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[8\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1315:1315:1315))
        (PORT datab (1198:1198:1198) (1173:1173:1173))
        (PORT datac (1190:1190:1190) (1150:1150:1150))
        (PORT datad (1570:1570:1570) (1508:1508:1508))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_im_addr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (423:423:423))
        (PORT datad (1078:1078:1078) (1080:1080:1080))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT asdata (559:559:559) (584:584:584))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_demux_002\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (814:814:814))
        (PORT datac (756:756:756) (776:776:776))
        (PORT datad (766:766:766) (780:780:780))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1555:1555:1555))
        (PORT datab (1287:1287:1287) (1274:1274:1274))
        (PORT datac (1433:1433:1433) (1425:1425:1425))
        (PORT datad (643:643:643) (602:602:602))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (1602:1602:1602) (1503:1503:1503))
        (PORT datad (960:960:960) (918:918:918))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (962:962:962))
        (PORT datab (1334:1334:1334) (1256:1256:1256))
        (PORT datac (716:716:716) (740:740:740))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (261:261:261))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datad (263:263:263) (330:330:330))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (294:294:294) (367:367:367))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (718:718:718) (742:742:742))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (964:964:964))
        (PORT datab (1335:1335:1335) (1258:1258:1258))
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (679:679:679))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datad (349:349:349) (332:332:332))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1092:1092:1092))
        (PORT datab (743:743:743) (743:743:743))
        (PORT datad (1068:1068:1068) (1058:1058:1058))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_wr_strobe\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1501:1501:1501))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datac (677:677:677) (646:646:646))
        (PORT datad (1037:1037:1037) (1041:1041:1041))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (724:724:724))
        (PORT datab (234:234:234) (267:267:267))
        (PORT datad (212:212:212) (242:242:242))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (364:364:364))
        (PORT datac (255:255:255) (340:340:340))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (234:234:234) (267:267:267))
        (PORT datac (720:720:720) (685:685:685))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (375:375:375))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (697:697:697) (661:661:661))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (684:684:684))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (196:196:196) (232:232:232))
        (PORT datad (1503:1503:1503) (1462:1462:1462))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1499:1499:1499))
        (PORT datab (276:276:276) (353:353:353))
        (PORT datac (696:696:696) (660:660:660))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (682:682:682))
        (PORT datab (382:382:382) (370:370:370))
        (PORT datac (254:254:254) (338:338:338))
        (PORT datad (1038:1038:1038) (1041:1041:1041))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1107:1107:1107))
        (PORT datab (742:742:742) (742:742:742))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1831:1831:1831) (1717:1717:1717))
        (PORT datac (2051:2051:2051) (1940:1940:1940))
        (PORT datad (1452:1452:1452) (1382:1382:1382))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1593:1593:1593))
        (PORT datab (1324:1324:1324) (1315:1315:1315))
        (PORT datad (1324:1324:1324) (1302:1302:1302))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_wr_strobe\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (372:372:372))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (697:697:697) (661:661:661))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_h_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1587:1587:1587))
        (PORT datab (1319:1319:1319) (1309:1309:1309))
        (PORT datac (419:419:419) (420:420:420))
        (PORT datad (1329:1329:1329) (1308:1308:1308))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1352:1352:1352) (1325:1325:1325))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (979:979:979) (955:955:955))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1586:1586:1586))
        (PORT datab (1318:1318:1318) (1309:1309:1309))
        (PORT datac (419:419:419) (420:420:420))
        (PORT datad (1330:1330:1330) (1309:1309:1309))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (777:777:777))
        (PORT datab (770:770:770) (753:753:753))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1988:1988:1988) (1942:1942:1942))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|force_reload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1325:1325:1325) (1317:1317:1317))
        (PORT datac (419:419:419) (420:420:420))
        (PORT datad (1326:1326:1326) (1305:1305:1305))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|force_reload\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (241:241:241))
        (PORT datad (774:774:774) (791:791:791))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (244:244:244) (323:323:323))
        (PORT datad (774:774:774) (791:791:791))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1102:1102:1102) (1115:1115:1115))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[1\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1403:1403:1403) (1383:1383:1383))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[2\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2096:2096:2096) (2066:2066:2066))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1273:1273:1273) (1239:1239:1239))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1904:1904:1904) (1849:1849:1849))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (995:995:995) (982:982:982))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[4\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1635:1635:1635) (1627:1627:1627))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1113:1113:1113) (1115:1115:1115))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[5\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1573:1573:1573) (1568:1568:1568))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1356:1356:1356) (1335:1335:1335))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1859:1859:1859) (1788:1788:1788))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[6\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (717:717:717))
        (PORT datab (304:304:304) (384:384:384))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|t_dav\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1050:1050:1050) (1043:1043:1043))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1929:1929:1929) (1884:1884:1884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (648:648:648) (641:641:641))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1827:1827:1827) (1743:1743:1743))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1374:1374:1374))
        (PORT datac (2870:2870:2870) (3089:3089:3089))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (999:999:999) (979:979:979))
        (PORT datad (2826:2826:2826) (3099:3099:3099))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (320:320:320))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1002:1002:1002) (983:983:983))
        (PORT datad (691:691:691) (677:677:677))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1026:1026:1026) (1022:1022:1022))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1195:1195:1195))
        (PORT datab (1313:1313:1313) (1301:1301:1301))
        (PORT datac (1171:1171:1171) (1130:1130:1130))
        (PORT datad (1219:1219:1219) (1160:1160:1160))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2948:2948:2948) (3184:3184:3184))
        (PORT datab (705:705:705) (689:689:689))
        (PORT datad (439:439:439) (458:458:458))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1189:1189:1189))
        (PORT datac (1229:1229:1229) (1195:1195:1195))
        (PORT datad (1224:1224:1224) (1165:1165:1165))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1351:1351:1351) (1357:1357:1357))
        (PORT datac (262:262:262) (337:337:337))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1352:1352:1352) (1358:1358:1358))
        (PORT datac (233:233:233) (304:304:304))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1353:1353:1353) (1360:1360:1360))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1351:1351:1351) (1357:1357:1357))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1353:1353:1353) (1359:1359:1359))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1351:1351:1351) (1358:1358:1358))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1353:1353:1353) (1360:1360:1360))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1194:1194:1194))
        (PORT datab (1251:1251:1251) (1197:1197:1197))
        (PORT datac (1171:1171:1171) (1131:1131:1131))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1187:1187:1187))
        (PORT datad (1226:1226:1226) (1167:1167:1167))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1300:1300:1300))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (219:219:219) (242:242:242))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1827:1827:1827) (1743:1743:1743))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1230:1230:1230))
        (PORT datac (2875:2875:2875) (3094:3094:3094))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (501:501:501))
        (PORT datab (1313:1313:1313) (1302:1302:1302))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1827:1827:1827) (1743:1743:1743))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1352:1352:1352) (1359:1359:1359))
        (PORT datac (466:466:466) (490:490:490))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1353:1353:1353) (1359:1359:1359))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (1062:1062:1062) (1013:1013:1013))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (1352:1352:1352) (1358:1358:1358))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (449:449:449) (469:469:469))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1225:1225:1225) (1142:1142:1142))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_valid\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (458:458:458))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1225:1225:1225) (1142:1142:1142))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (762:762:762))
        (PORT datab (742:742:742) (765:765:765))
        (PORT datac (729:729:729) (737:737:737))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (494:494:494))
        (PORT datab (1313:1313:1313) (1302:1302:1302))
        (PORT datac (363:363:363) (351:351:351))
        (PORT datad (298:298:298) (377:377:377))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (738:738:738) (743:743:743))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1885:1885:1885))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT asdata (790:790:790) (815:815:815))
        (PORT clrn (1932:1932:1932) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT asdata (1670:1670:1670) (1667:1667:1667))
        (PORT clrn (1932:1932:1932) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (420:420:420) (448:448:448))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1552:1552:1552))
        (PORT datab (1468:1468:1468) (1458:1458:1458))
        (PORT datac (753:753:753) (765:765:765))
        (PORT datad (1475:1475:1475) (1416:1416:1416))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (777:777:777))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (220:220:220) (257:257:257))
        (PORT datad (749:749:749) (760:760:760))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_rd\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (480:480:480))
        (PORT datab (1056:1056:1056) (1052:1052:1052))
        (PORT datac (1463:1463:1463) (1429:1429:1429))
        (PORT datad (714:714:714) (716:716:716))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (380:380:380))
        (PORT datac (1065:1065:1065) (1061:1061:1061))
        (PORT datad (1593:1593:1593) (1528:1528:1528))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (381:381:381))
        (PORT datab (702:702:702) (665:665:665))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1885:1885:1885))
        (PORT ena (1348:1348:1348) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (717:717:717))
        (PORT datab (298:298:298) (374:374:374))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1885:1885:1885))
        (PORT ena (1348:1348:1348) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (386:386:386))
        (PORT datab (702:702:702) (666:666:666))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1885:1885:1885))
        (PORT ena (1348:1348:1348) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (718:718:718))
        (PORT datab (745:745:745) (741:741:741))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1885:1885:1885))
        (PORT ena (1348:1348:1348) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (368:368:368))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1885:1885:1885))
        (PORT ena (1348:1348:1348) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (388:388:388))
        (PORT datab (309:309:309) (389:389:389))
        (PORT datac (267:267:267) (347:347:347))
        (PORT datad (273:273:273) (345:345:345))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (791:791:791))
        (PORT datab (758:758:758) (775:775:775))
        (PORT datac (671:671:671) (638:638:638))
        (PORT datad (221:221:221) (243:243:243))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1181:1181:1181))
        (PORT datab (671:671:671) (650:650:650))
        (PORT datad (1168:1168:1168) (1080:1080:1080))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1095:1095:1095))
        (PORT datab (303:303:303) (381:381:381))
        (PORT datac (607:607:607) (551:551:551))
        (PORT datad (1593:1593:1593) (1528:1528:1528))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1885:1885:1885))
        (PORT ena (1348:1348:1348) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1081:1081:1081))
        (PORT datab (1091:1091:1091) (1075:1075:1075))
        (PORT datac (1066:1066:1066) (1061:1061:1061))
        (PORT datad (1028:1028:1028) (1012:1012:1012))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_rd\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (1981:1981:1981))
        (PORT datab (622:622:622) (581:581:581))
        (PORT datac (1556:1556:1556) (1481:1481:1481))
        (PORT datad (931:931:931) (884:884:884))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1038:1038:1038))
        (PORT datab (1070:1070:1070) (1063:1063:1063))
        (PORT datac (1051:1051:1051) (1045:1045:1045))
        (PORT datad (1593:1593:1593) (1528:1528:1528))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|wr_rfifo\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (797:797:797))
        (PORT datac (1040:1040:1040) (1029:1029:1029))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2901:2901:2901) (3130:3130:3130))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1225:1225:1225) (1142:1142:1142))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (873:873:873) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (873:873:873) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (873:873:873) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (873:873:873) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (471:471:471))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (873:873:873) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (873:873:873) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1230:1230:1230))
        (PORT datab (249:249:249) (278:278:278))
        (PORT datac (2876:2876:2876) (3095:3095:3095))
        (PORT datad (296:296:296) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (945:945:945))
        (PORT datab (290:290:290) (363:363:363))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (253:253:253) (325:325:325))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1225:1225:1225) (1142:1142:1142))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (443:443:443))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT asdata (610:610:610) (684:684:684))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|r_val\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (241:241:241))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|r_val\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (356:356:356))
        (PORT datac (239:239:239) (315:315:315))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (PORT ena (1665:1665:1665) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (PORT ena (1665:1665:1665) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (PORT ena (1665:1665:1665) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (PORT ena (1665:1665:1665) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (713:713:713) (705:705:705))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (PORT ena (1665:1665:1665) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (PORT ena (1665:1665:1665) (1615:1615:1615))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (1329:1329:1329) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (1329:1329:1329) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (1329:1329:1329) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (1329:1329:1329) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (1329:1329:1329) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (1329:1329:1329) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1530:1530:1530))
        (PORT d[1] (1348:1348:1348) (1305:1305:1305))
        (PORT d[2] (1875:1875:1875) (1860:1860:1860))
        (PORT d[3] (1675:1675:1675) (1636:1636:1636))
        (PORT d[4] (1700:1700:1700) (1667:1667:1667))
        (PORT d[5] (1081:1081:1081) (1048:1048:1048))
        (PORT d[6] (1401:1401:1401) (1373:1373:1373))
        (PORT d[7] (1482:1482:1482) (1470:1470:1470))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (814:814:814))
        (PORT d[1] (780:780:780) (794:794:794))
        (PORT d[2] (802:802:802) (815:815:815))
        (PORT d[3] (766:766:766) (777:777:777))
        (PORT d[4] (763:763:763) (777:777:777))
        (PORT d[5] (764:764:764) (781:781:781))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1228:1228:1228))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (1851:1851:1851) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (845:845:845))
        (PORT d[1] (776:776:776) (781:781:781))
        (PORT d[2] (1065:1065:1065) (1051:1051:1051))
        (PORT d[3] (1382:1382:1382) (1347:1347:1347))
        (PORT d[4] (782:782:782) (791:791:791))
        (PORT d[5] (779:779:779) (784:784:784))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT ena (1229:1229:1229) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (PORT d[0] (1229:1229:1229) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (PORT ena (1104:1104:1104) (1056:1056:1056))
        (PORT aclr (2167:2167:2167) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
        (IOPATH (posedge aclr) q (349:349:349) (349:349:349))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (SETUP ena (posedge clk) (49:49:49))
      (SETUP aclr (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
      (HOLD aclr (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (693:693:693))
        (PORT datab (515:515:515) (556:556:556))
        (PORT datac (254:254:254) (325:325:325))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT sclr (1875:1875:1875) (1926:1926:1926))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read_req\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (439:439:439) (463:463:463))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read_req\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1225:1225:1225) (1142:1142:1142))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (PORT datab (721:721:721) (701:701:701))
        (PORT datad (417:417:417) (437:437:437))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (736:736:736) (755:755:755))
        (PORT datac (576:576:576) (524:524:524))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (359:359:359))
        (PORT datad (249:249:249) (319:319:319))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|r_ena1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|r_val\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (PORT datab (278:278:278) (354:354:354))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (249:249:249) (319:319:319))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1062:1062:1062) (1029:1029:1029))
        (PORT datac (667:667:667) (642:642:642))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (945:945:945))
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (494:494:494))
        (PORT datab (1061:1061:1061) (1027:1027:1027))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (PORT datab (1061:1061:1061) (1028:1028:1028))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (494:494:494))
        (PORT datab (1061:1061:1061) (1028:1028:1028))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1887:1887:1887))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (378:378:378))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (667:667:667) (642:642:642))
        (PORT datad (262:262:262) (329:329:329))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (687:687:687))
        (PORT datab (289:289:289) (360:360:360))
        (PORT datad (974:974:974) (945:945:945))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (739:739:739))
        (PORT datab (1062:1062:1062) (1028:1028:1028))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (681:681:681))
        (PORT datab (468:468:468) (505:505:505))
        (PORT datac (458:458:458) (486:486:486))
        (PORT datad (453:453:453) (478:478:478))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (676:676:676))
        (PORT datab (250:250:250) (279:279:279))
        (PORT datad (658:658:658) (624:624:624))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (676:676:676))
        (PORT datab (737:737:737) (693:693:693))
        (PORT datac (1519:1519:1519) (1445:1445:1445))
        (PORT datad (1532:1532:1532) (1486:1486:1486))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1935:1935:1935) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (546:546:546))
        (PORT datac (667:667:667) (626:626:626))
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1249:1249:1249))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (1346:1346:1346) (1336:1336:1336))
        (PORT datad (419:419:419) (405:405:405))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (661:661:661) (620:620:620))
        (PORT datad (476:476:476) (509:509:509))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1248:1248:1248))
        (PORT datab (1576:1576:1576) (1511:1511:1511))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (419:419:419) (405:405:405))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (550:550:550))
        (PORT datac (662:662:662) (621:621:621))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1249:1249:1249))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1345:1345:1345) (1335:1335:1335))
        (PORT datad (419:419:419) (405:405:405))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (485:485:485))
        (PORT datab (763:763:763) (751:751:751))
        (PORT datac (251:251:251) (322:322:322))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1232:1232:1232))
        (PORT datab (673:673:673) (603:603:603))
        (PORT datac (215:215:215) (248:248:248))
        (PORT datad (1283:1283:1283) (1266:1266:1266))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1827:1827:1827) (1743:1743:1743))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1927:1927:1927) (1881:1881:1881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datab (456:456:456) (491:491:491))
        (PORT datac (616:616:616) (605:605:605))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (297:297:297) (376:376:376))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1827:1827:1827) (1743:1743:1743))
        (PORT sclr (1801:1801:1801) (1868:1868:1868))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1300:1300:1300))
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (1230:1230:1230) (1196:1196:1196))
        (PORT datad (299:299:299) (377:377:377))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (510:510:510))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1827:1827:1827) (1743:1743:1743))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (478:478:478))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (476:476:476) (494:494:494))
        (PORT datad (297:297:297) (375:375:375))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (727:727:727) (678:678:678))
        (PORT datac (275:275:275) (347:347:347))
        (PORT datad (475:475:475) (508:508:508))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT sclr (1875:1875:1875) (1926:1926:1926))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (700:700:700))
        (PORT datab (508:508:508) (549:549:549))
        (PORT datac (252:252:252) (323:323:323))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1248:1248:1248))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1343:1343:1343) (1332:1332:1332))
        (PORT datad (419:419:419) (405:405:405))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (729:729:729) (680:680:680))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (482:482:482) (516:516:516))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (446:446:446))
        (PORT datab (1272:1272:1272) (1230:1230:1230))
        (PORT datac (1346:1346:1346) (1336:1336:1336))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (554:554:554))
        (PORT datac (730:730:730) (687:687:687))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (446:446:446))
        (PORT datab (1272:1272:1272) (1229:1229:1229))
        (PORT datac (1346:1346:1346) (1336:1336:1336))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1266:1266:1266) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (464:464:464))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT asdata (813:813:813) (829:829:829))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (314:314:314))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1850:1850:1850) (1772:1772:1772))
        (PORT ena (1263:1263:1263) (1183:1183:1183))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT asdata (817:817:817) (833:833:833))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (465:465:465))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (458:458:458))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2903:2903:2903) (3133:3133:3133))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2081:2081:2081) (1982:1982:1982))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1055:1055:1055))
        (PORT d[1] (1038:1038:1038) (1018:1018:1018))
        (PORT d[2] (1363:1363:1363) (1314:1314:1314))
        (PORT d[3] (1117:1117:1117) (1097:1097:1097))
        (PORT d[4] (811:811:811) (801:801:801))
        (PORT d[5] (1062:1062:1062) (1048:1048:1048))
        (PORT d[6] (1009:1009:1009) (985:985:985))
        (PORT d[7] (1118:1118:1118) (1098:1098:1098))
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1281:1281:1281))
        (PORT d[1] (784:784:784) (793:793:793))
        (PORT d[2] (1106:1106:1106) (1090:1090:1090))
        (PORT d[3] (1063:1063:1063) (1051:1051:1051))
        (PORT d[4] (1087:1087:1087) (1084:1084:1084))
        (PORT d[5] (774:774:774) (782:782:782))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (949:949:949))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (PORT d[0] (1584:1584:1584) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (803:803:803))
        (PORT d[1] (777:777:777) (784:784:784))
        (PORT d[2] (778:778:778) (785:785:785))
        (PORT d[3] (1145:1145:1145) (1081:1081:1081))
        (PORT d[4] (844:844:844) (847:847:847))
        (PORT d[5] (779:779:779) (787:787:787))
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (PORT ena (1794:1794:1794) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2213:2213:2213))
        (PORT d[0] (1794:1794:1794) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|read_0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1199:1199:1199) (1096:1096:1096))
        (PORT datac (1177:1177:1177) (1208:1208:1208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_align_cycle_nxt\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (396:396:396))
        (PORT datad (1165:1165:1165) (1088:1088:1088))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_align_cycle\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_align_cycle_nxt\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (511:511:511))
        (PORT datab (278:278:278) (355:355:355))
        (PORT datad (1166:1166:1166) (1088:1088:1088))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_align_cycle\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_force_xor\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1096:1096:1096))
        (PORT datab (1708:1708:1708) (1684:1684:1684))
        (PORT datac (1255:1255:1255) (1245:1245:1245))
        (PORT datad (1871:1871:1871) (1817:1817:1817))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_force_xor\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (296:296:296))
        (PORT datab (455:455:455) (433:433:433))
        (PORT datac (699:699:699) (681:681:681))
        (PORT datad (715:715:715) (704:704:704))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_force_xor\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (754:754:754))
        (PORT datab (1593:1593:1593) (1547:1547:1547))
        (PORT datac (1727:1727:1727) (1642:1642:1642))
        (PORT datad (697:697:697) (674:674:674))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1102:1102:1102))
        (PORT datab (1715:1715:1715) (1692:1692:1692))
        (PORT datac (1251:1251:1251) (1240:1240:1240))
        (PORT datad (1867:1867:1867) (1813:1813:1813))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_force_xor\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (419:419:419))
        (PORT datab (1590:1590:1590) (1514:1514:1514))
        (PORT datac (933:933:933) (916:916:916))
        (PORT datad (393:393:393) (376:376:376))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_force_xor\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (215:215:215))
        (PORT datad (993:993:993) (948:948:948))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_logic_op\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (820:820:820))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (1728:1728:1728) (1643:1643:1643))
        (PORT datad (992:992:992) (947:947:947))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_logic_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2184w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (357:357:357))
        (PORT datab (267:267:267) (320:320:320))
        (PORT datac (911:911:911) (864:864:864))
        (PORT datad (233:233:233) (268:268:268))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (662:662:662))
        (PORT datad (276:276:276) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (397:397:397))
        (PORT datad (242:242:242) (310:310:310))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT asdata (559:559:559) (584:584:584))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_demux_003\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (496:496:496))
        (PORT datac (271:271:271) (365:365:365))
        (PORT datad (247:247:247) (317:317:317))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1132:1132:1132))
        (PORT datab (1041:1041:1041) (1003:1003:1003))
        (PORT datac (1236:1236:1236) (1275:1275:1275))
        (PORT datad (1225:1225:1225) (1173:1173:1173))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1901:1901:1901) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2107w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (353:353:353))
        (PORT datab (267:267:267) (321:321:321))
        (PORT datac (914:914:914) (868:868:868))
        (PORT datad (235:235:235) (270:270:270))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1096:1096:1096))
        (PORT datac (1225:1225:1225) (1275:1275:1275))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1000:1000:1000))
        (PORT datab (1566:1566:1566) (1491:1491:1491))
        (PORT datad (1250:1250:1250) (1225:1225:1225))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1634:1634:1634) (1627:1627:1627))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (782:782:782))
        (PORT datab (775:775:775) (758:758:758))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (773:773:773) (783:783:783))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|snap_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1317:1317:1317) (1307:1307:1307))
        (PORT datac (419:419:419) (420:420:420))
        (PORT datad (1331:1331:1331) (1310:1310:1310))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (1586:1586:1586) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1040:1040:1040) (1023:1023:1023))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (PORT ena (1404:1404:1404) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1612:1612:1612))
        (PORT datab (998:998:998) (991:991:991))
        (PORT datad (1732:1732:1732) (1678:1678:1678))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (1867:1867:1867))
        (PORT datab (734:734:734) (694:694:694))
        (PORT datac (908:908:908) (903:903:903))
        (PORT datad (666:666:666) (633:633:633))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1129:1129:1129))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (1284:1284:1284) (1257:1257:1257))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_im_addr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1130:1130:1130))
        (PORT datab (519:519:519) (564:564:564))
        (PORT datac (979:979:979) (938:938:938))
        (PORT datad (486:486:486) (537:537:537))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (832:832:832))
        (PORT datab (793:793:793) (811:811:811))
        (PORT datac (291:291:291) (378:378:378))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (670:670:670))
        (PORT datab (1685:1685:1685) (1672:1672:1672))
        (PORT datad (699:699:699) (680:680:680))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1043:1043:1043) (1031:1031:1031))
        (PORT sload (1942:1942:1942) (1944:1944:1944))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (712:712:712) (654:654:654))
        (PORT datac (623:623:623) (616:616:616))
        (PORT datad (746:746:746) (730:730:730))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_im_addr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (665:665:665) (632:632:632))
        (PORT datac (674:674:674) (647:647:647))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (970:970:970))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (677:677:677) (651:651:651))
        (PORT datad (994:994:994) (987:987:987))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[8\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1511:1511:1511))
        (PORT datab (1229:1229:1229) (1186:1186:1186))
        (PORT datac (1165:1165:1165) (1144:1144:1144))
        (PORT datad (1296:1296:1296) (1277:1277:1277))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (898:898:898) (879:879:879))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (585:585:585))
        (PORT datab (482:482:482) (497:497:497))
        (PORT datac (978:978:978) (937:937:937))
        (PORT datad (485:485:485) (525:525:525))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1362:1362:1362))
        (PORT datac (1304:1304:1304) (1286:1286:1286))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (899:899:899))
        (PORT datac (751:751:751) (757:757:757))
        (PORT datad (951:951:951) (925:925:925))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1327:1327:1327) (1293:1293:1293))
        (PORT datad (1289:1289:1289) (1246:1246:1246))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1005:1005:1005))
        (PORT datab (1117:1117:1117) (1157:1157:1157))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1102:1102:1102))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1132:1132:1132))
        (PORT datab (1072:1072:1072) (1073:1073:1073))
        (PORT datad (1264:1264:1264) (1219:1219:1219))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_op_rdctl\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (864:864:864))
        (PORT datab (1127:1127:1127) (1125:1125:1125))
        (PORT datac (1528:1528:1528) (1468:1468:1468))
        (PORT datad (678:678:678) (642:642:642))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_rd_ctl_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_alu_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (626:626:626))
        (PORT datac (692:692:692) (713:713:713))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (970:970:970) (1038:1038:1038))
        (PORT datad (702:702:702) (716:716:716))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (818:818:818))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1511:1511:1511) (1428:1428:1428))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (445:445:445))
        (PORT datab (790:790:790) (760:760:760))
        (PORT datac (1072:1072:1072) (977:977:977))
        (PORT datad (554:554:554) (509:509:509))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (PORT ena (945:945:945) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1264:1264:1264))
        (PORT datab (1271:1271:1271) (1301:1301:1301))
        (PORT datac (786:786:786) (826:826:826))
        (PORT datad (1188:1188:1188) (1132:1132:1132))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1183:1183:1183) (1098:1098:1098))
        (PORT datac (1178:1178:1178) (1209:1209:1209))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (695:695:695))
        (PORT datab (333:333:333) (396:396:396))
        (PORT datac (1332:1332:1332) (1323:1323:1323))
        (PORT datad (1710:1710:1710) (1700:1700:1700))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1333:1333:1333) (1314:1314:1314))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_aligning_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (951:951:951) (878:878:878))
        (PORT datac (245:245:245) (323:323:323))
        (PORT datad (994:994:994) (987:987:987))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_mem32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1532:1532:1532))
        (PORT datab (1056:1056:1056) (1044:1044:1044))
        (PORT datac (779:779:779) (814:814:814))
        (PORT datad (985:985:985) (981:981:981))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_aligning_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (363:363:363))
        (PORT datad (389:389:389) (369:369:369))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_aligning_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1207:1207:1207) (1121:1121:1121))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_aligning_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1282:1282:1282))
        (PORT datab (1027:1027:1027) (1004:1004:1004))
        (PORT datad (1071:1071:1071) (1033:1033:1033))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (715:715:715) (671:671:671))
        (PORT datad (371:371:371) (356:356:356))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1041:1041:1041) (1027:1027:1027))
        (PORT datad (1210:1210:1210) (1244:1244:1244))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (956:956:956))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[13\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (940:940:940))
        (PORT datab (1030:1030:1030) (1030:1030:1030))
        (PORT datac (696:696:696) (665:665:665))
        (PORT datad (1362:1362:1362) (1342:1342:1342))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1092:1092:1092) (1093:1093:1093))
        (PORT datac (1003:1003:1003) (984:984:984))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (979:979:979))
        (PORT datab (1112:1112:1112) (1119:1119:1119))
        (PORT datac (983:983:983) (941:941:941))
        (PORT datad (731:731:731) (745:745:745))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1161:1161:1161))
        (PORT datab (1191:1191:1191) (1142:1142:1142))
        (PORT datad (743:743:743) (753:753:753))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2154w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (350:350:350))
        (PORT datab (269:269:269) (323:323:323))
        (PORT datac (918:918:918) (872:872:872))
        (PORT datad (238:238:238) (273:273:273))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1764:1764:1764) (1818:1818:1818))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (367:367:367))
        (PORT datad (247:247:247) (317:317:317))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1560:1560:1560))
        (PORT datab (420:420:420) (425:425:425))
        (PORT datac (1250:1250:1250) (1239:1239:1239))
        (PORT datad (645:645:645) (603:603:603))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_agent_rsp_fifo\|mem_used\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (536:536:536))
        (PORT datab (273:273:273) (345:345:345))
        (PORT datad (201:201:201) (225:225:225))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (861:861:861))
        (PORT datab (722:722:722) (683:683:683))
        (PORT datac (199:199:199) (234:234:234))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (276:276:276) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|sink_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (859:859:859))
        (PORT datab (722:722:722) (682:682:682))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (750:750:750))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (200:200:200) (235:235:235))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|sink_ready\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (363:363:363))
        (PORT datab (278:278:278) (355:355:355))
        (PORT datac (926:926:926) (869:869:869))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (748:748:748))
        (PORT datab (231:231:231) (263:263:263))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|sink_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (361:361:361))
        (PORT datab (278:278:278) (354:354:354))
        (PORT datac (925:925:925) (868:868:868))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|read_latency_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (223:223:223))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (2166:2166:2166) (2057:2057:2057))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1299:1299:1299) (1278:1278:1278))
        (PORT datad (1002:1002:1002) (987:987:987))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (381:381:381))
        (PORT datab (306:306:306) (386:386:386))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (374:374:374))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (385:385:385))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (634:634:634) (600:600:600))
        (PORT datad (671:671:671) (640:640:640))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1050:1050:1050))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (374:374:374))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (271:271:271) (354:354:354))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (828:828:828))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (189:189:189) (218:218:218))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1930:1930:1930) (1885:1885:1885))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datab (1520:1520:1520) (1438:1438:1438))
        (PORT datac (1217:1217:1217) (1160:1160:1160))
        (PORT datad (678:678:678) (645:645:645))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1830:1830:1830) (1746:1746:1746))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT asdata (790:790:790) (810:810:810))
        (PORT clrn (1932:1932:1932) (1885:1885:1885))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (423:423:423) (445:445:445))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (481:481:481))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (763:763:763))
        (PORT datab (740:740:740) (762:762:762))
        (PORT datac (727:727:727) (735:735:735))
        (PORT datad (586:586:586) (530:530:530))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (500:500:500))
        (PORT datab (270:270:270) (340:340:340))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|pause_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (1501:1501:1501) (1507:1507:1507))
        (PORT datad (1325:1325:1325) (1297:1297:1297))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|pause_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1932:1932:1932) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AE\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1245:1245:1245))
        (PORT datab (754:754:754) (719:719:719))
        (PORT datac (290:290:290) (378:378:378))
        (PORT datad (299:299:299) (382:382:382))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1513:1513:1513) (1547:1547:1547))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (1876:1876:1876) (1764:1764:1764))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (1250:1250:1250) (1209:1209:1209))
        (PORT datad (727:727:727) (735:735:735))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1583:1583:1583) (1534:1534:1534))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1214:1214:1214) (1168:1168:1168))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[8\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (785:785:785))
        (PORT datab (777:777:777) (761:761:761))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (1128:1128:1128) (1137:1137:1137))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (738:738:738) (745:745:745))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1596:1596:1596))
        (PORT datab (1326:1326:1326) (1318:1318:1318))
        (PORT datac (1307:1307:1307) (1307:1307:1307))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[8\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (909:909:909))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (890:890:890) (827:827:827))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (1695:1695:1695) (1655:1655:1655))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1097:1097:1097))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (885:885:885))
        (PORT datab (1397:1397:1397) (1345:1345:1345))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1275:1275:1275) (1248:1248:1248))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (684:684:684))
        (PORT datac (1496:1496:1496) (1565:1565:1565))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_ld_signed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1536:1536:1536))
        (PORT datab (1059:1059:1059) (1048:1048:1048))
        (PORT datac (780:780:780) (815:815:815))
        (PORT datad (1783:1783:1783) (1693:1693:1693))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_ld_signed\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1027:1027:1027))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_ld_signed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[24\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[25\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1625:1625:1625) (1573:1573:1573))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1309:1309:1309) (1272:1272:1272))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[26\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1863:1863:1863) (1791:1791:1791))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (966:966:966))
        (PORT datab (436:436:436) (467:467:467))
        (PORT datad (942:942:942) (893:893:893))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (706:706:706) (708:708:708))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1369:1369:1369) (1352:1352:1352))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1217:1217:1217))
        (PORT datab (1374:1374:1374) (1389:1389:1389))
        (PORT datad (1228:1228:1228) (1178:1178:1178))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[10\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (675:675:675))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1277:1277:1277) (1213:1213:1213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (733:733:733) (741:741:741))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ac\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (238:238:238) (314:314:314))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ac\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (987:987:987))
        (PORT datab (1215:1215:1215) (1134:1134:1134))
        (PORT datad (1241:1241:1241) (1187:1187:1187))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|ac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (1281:1281:1281) (1262:1262:1262))
        (PORT datad (1018:1018:1018) (1015:1015:1015))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (579:579:579))
        (PORT datab (1189:1189:1189) (1203:1203:1203))
        (PORT datac (708:708:708) (672:672:672))
        (PORT datad (1383:1383:1383) (1359:1359:1359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (1637:1637:1637) (1583:1583:1583))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1131:1131:1131))
        (PORT datad (1706:1706:1706) (1602:1602:1602))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1183:1183:1183))
        (PORT datab (819:819:819) (856:856:856))
        (PORT datac (1232:1232:1232) (1270:1270:1270))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3283:3283:3283))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (6007:6007:6007) (6087:6087:6087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (4970:4970:4970))
        (PORT d[1] (6172:6172:6172) (6157:6157:6157))
        (PORT d[2] (3009:3009:3009) (3079:3079:3079))
        (PORT d[3] (3617:3617:3617) (3405:3405:3405))
        (PORT d[4] (4413:4413:4413) (4332:4332:4332))
        (PORT d[5] (5613:5613:5613) (5605:5605:5605))
        (PORT d[6] (2803:2803:2803) (2837:2837:2837))
        (PORT d[7] (3379:3379:3379) (3218:3218:3218))
        (PORT d[8] (3363:3363:3363) (3343:3343:3343))
        (PORT d[9] (2748:2748:2748) (2599:2599:2599))
        (PORT d[10] (3059:3059:3059) (2931:2931:2931))
        (PORT d[11] (3312:3312:3312) (3253:3253:3253))
        (PORT d[12] (2798:2798:2798) (2665:2665:2665))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (6003:6003:6003) (6084:6084:6084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6746:6746:6746) (6508:6508:6508))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (6003:6003:6003) (6084:6084:6084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6007:6007:6007) (5847:5847:5847))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (6003:6003:6003) (6084:6084:6084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3736:3736:3736))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (6007:6007:6007) (6087:6087:6087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (6007:6007:6007) (6087:6087:6087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2612:2612:2612))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT ena (7353:7353:7353) (7437:7437:7437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (5168:5168:5168))
        (PORT d[1] (6487:6487:6487) (6455:6455:6455))
        (PORT d[2] (3836:3836:3836) (3839:3839:3839))
        (PORT d[3] (3378:3378:3378) (3204:3204:3204))
        (PORT d[4] (4038:4038:4038) (3983:3983:3983))
        (PORT d[5] (6267:6267:6267) (6222:6222:6222))
        (PORT d[6] (2348:2348:2348) (2321:2321:2321))
        (PORT d[7] (3185:3185:3185) (3048:3048:3048))
        (PORT d[8] (3793:3793:3793) (3792:3792:3792))
        (PORT d[9] (3489:3489:3489) (3325:3325:3325))
        (PORT d[10] (3435:3435:3435) (3272:3272:3272))
        (PORT d[11] (3537:3537:3537) (3533:3533:3533))
        (PORT d[12] (4003:4003:4003) (3802:3802:3802))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT ena (7349:7349:7349) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5407:5407:5407) (5145:5145:5145))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT ena (7349:7349:7349) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6978:6978:6978) (6812:6812:6812))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT ena (7349:7349:7349) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4637:4637:4637))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT ena (7353:7353:7353) (7437:7437:7437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT d[0] (7353:7353:7353) (7437:7437:7437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2134w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (349:349:349))
        (PORT datab (268:268:268) (322:322:322))
        (PORT datac (918:918:918) (872:872:872))
        (PORT datad (238:238:238) (273:273:273))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1490:1490:1490))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT ena (8639:8639:8639) (8774:8774:8774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1810:1810:1810))
        (PORT d[1] (1947:1947:1947) (1849:1849:1849))
        (PORT d[2] (1223:1223:1223) (1156:1156:1156))
        (PORT d[3] (4081:4081:4081) (3888:3888:3888))
        (PORT d[4] (2609:2609:2609) (2503:2503:2503))
        (PORT d[5] (4984:4984:4984) (4760:4760:4760))
        (PORT d[6] (1593:1593:1593) (1519:1519:1519))
        (PORT d[7] (3220:3220:3220) (3091:3091:3091))
        (PORT d[8] (1591:1591:1591) (1480:1480:1480))
        (PORT d[9] (3148:3148:3148) (3010:3010:3010))
        (PORT d[10] (2218:2218:2218) (2121:2121:2121))
        (PORT d[11] (4129:4129:4129) (4101:4101:4101))
        (PORT d[12] (1853:1853:1853) (1745:1745:1745))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT ena (8635:8635:8635) (8771:8771:8771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2201:2201:2201))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT ena (8635:8635:8635) (8771:8771:8771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1912:1912:1912))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT ena (8635:8635:8635) (8771:8771:8771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4843:4843:4843))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT ena (8639:8639:8639) (8774:8774:8774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT d[0] (8639:8639:8639) (8774:8774:8774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (749:749:749))
        (PORT datab (1573:1573:1573) (1491:1491:1491))
        (PORT datac (938:938:938) (868:868:868))
        (PORT datad (711:711:711) (723:723:723))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2666:2666:2666))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (7052:7052:7052) (7123:7123:7123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5069:5069:5069))
        (PORT d[1] (6493:6493:6493) (6456:6456:6456))
        (PORT d[2] (2663:2663:2663) (2563:2563:2563))
        (PORT d[3] (3395:3395:3395) (3222:3222:3222))
        (PORT d[4] (4683:4683:4683) (4589:4589:4589))
        (PORT d[5] (6201:6201:6201) (6153:6153:6153))
        (PORT d[6] (2032:2032:2032) (2016:2016:2016))
        (PORT d[7] (2824:2824:2824) (2694:2694:2694))
        (PORT d[8] (3753:3753:3753) (3751:3751:3751))
        (PORT d[9] (3185:3185:3185) (3029:3029:3029))
        (PORT d[10] (3103:3103:3103) (2947:2947:2947))
        (PORT d[11] (3194:3194:3194) (3196:3196:3196))
        (PORT d[12] (4035:4035:4035) (3832:3832:3832))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT ena (7048:7048:7048) (7120:7120:7120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2594:2594:2594))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT ena (7048:7048:7048) (7120:7120:7120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7001:7001:7001) (6832:6832:6832))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT ena (7048:7048:7048) (7120:7120:7120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4346:4346:4346))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (7052:7052:7052) (7123:7123:7123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT d[0] (7052:7052:7052) (7123:7123:7123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (750:750:750))
        (PORT datab (2097:2097:2097) (1960:1960:1960))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2235:2235:2235) (2132:2132:2132))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (1578:1578:1578) (1574:1574:1574))
        (PORT datac (1112:1112:1112) (1085:1085:1085))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (970:970:970))
        (PORT datab (969:969:969) (902:902:902))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (924:924:924))
        (PORT datab (993:993:993) (949:949:949))
        (PORT datad (918:918:918) (874:874:874))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[11\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1054:1054:1054))
        (PORT datab (778:778:778) (738:738:738))
        (PORT datac (950:950:950) (895:895:895))
        (PORT datad (658:658:658) (599:599:599))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2083:2083:2083) (2104:2104:2104))
        (PORT datad (1220:1220:1220) (1172:1172:1172))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1065:1065:1065))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT ena (5136:5136:5136) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4146:4146:4146))
        (PORT d[1] (4225:4225:4225) (4044:4044:4044))
        (PORT d[2] (1662:1662:1662) (1612:1612:1612))
        (PORT d[3] (3697:3697:3697) (3513:3513:3513))
        (PORT d[4] (1985:1985:1985) (1898:1898:1898))
        (PORT d[5] (4475:4475:4475) (4283:4283:4283))
        (PORT d[6] (4499:4499:4499) (4312:4312:4312))
        (PORT d[7] (2501:2501:2501) (2387:2387:2387))
        (PORT d[8] (1636:1636:1636) (1552:1552:1552))
        (PORT d[9] (2788:2788:2788) (2657:2657:2657))
        (PORT d[10] (4685:4685:4685) (4478:4478:4478))
        (PORT d[11] (3484:3484:3484) (3473:3473:3473))
        (PORT d[12] (4671:4671:4671) (4439:4439:4439))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (5132:5132:5132) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (1995:1995:1995))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (5132:5132:5132) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8650:8650:8650) (8406:8406:8406))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (5132:5132:5132) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5302:5302:5302) (5029:5029:5029))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT ena (5136:5136:5136) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT d[0] (5136:5136:5136) (5320:5320:5320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1735:1735:1735))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (4125:4125:4125) (4284:4284:4284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3186:3186:3186))
        (PORT d[1] (3216:3216:3216) (3075:3075:3075))
        (PORT d[2] (2608:2608:2608) (2510:2510:2510))
        (PORT d[3] (3192:3192:3192) (3049:3049:3049))
        (PORT d[4] (3554:3554:3554) (3415:3415:3415))
        (PORT d[5] (3509:3509:3509) (3357:3357:3357))
        (PORT d[6] (3500:3500:3500) (3346:3346:3346))
        (PORT d[7] (2559:2559:2559) (2433:2433:2433))
        (PORT d[8] (2300:2300:2300) (2198:2198:2198))
        (PORT d[9] (3051:3051:3051) (2877:2877:2877))
        (PORT d[10] (3721:3721:3721) (3553:3553:3553))
        (PORT d[11] (3106:3106:3106) (3094:3094:3094))
        (PORT d[12] (3699:3699:3699) (3505:3505:3505))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT ena (4121:4121:4121) (4281:4281:4281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3118:3118:3118))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT ena (4121:4121:4121) (4281:4281:4281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7662:7662:7662) (7453:7453:7453))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT ena (4121:4121:4121) (4281:4281:4281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (3729:3729:3729))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (4125:4125:4125) (4284:4284:4284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (4125:4125:4125) (4284:4284:4284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1693:1693:1693))
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (PORT ena (4679:4679:4679) (4841:4841:4841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (3845:3845:3845))
        (PORT d[1] (3868:3868:3868) (3709:3709:3709))
        (PORT d[2] (1991:1991:1991) (1928:1928:1928))
        (PORT d[3] (3069:3069:3069) (2912:2912:2912))
        (PORT d[4] (4177:4177:4177) (3999:3999:3999))
        (PORT d[5] (4339:4339:4339) (4142:4142:4142))
        (PORT d[6] (4188:4188:4188) (4019:4019:4019))
        (PORT d[7] (2196:2196:2196) (2083:2083:2083))
        (PORT d[8] (1972:1972:1972) (1878:1878:1878))
        (PORT d[9] (2471:2471:2471) (2351:2351:2351))
        (PORT d[10] (4363:4363:4363) (4172:4172:4172))
        (PORT d[11] (3468:3468:3468) (3452:3452:3452))
        (PORT d[12] (4357:4357:4357) (4141:4141:4141))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (PORT ena (4675:4675:4675) (4838:4838:4838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4339:4339:4339) (4260:4260:4260))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (PORT ena (4675:4675:4675) (4838:4838:4838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8325:8325:8325) (8094:8094:8094))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (PORT ena (4675:4675:4675) (4838:4838:4838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4390:4390:4390))
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (PORT ena (4679:4679:4679) (4841:4841:4841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (PORT d[0] (4679:4679:4679) (4841:4841:4841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2164w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (356:356:356))
        (PORT datab (267:267:267) (321:321:321))
        (PORT datac (912:912:912) (866:866:866))
        (PORT datad (233:233:233) (269:269:269))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1351:1351:1351))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT ena (5114:5114:5114) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4139:4139:4139))
        (PORT d[1] (3906:3906:3906) (3745:3745:3745))
        (PORT d[2] (1633:1633:1633) (1574:1574:1574))
        (PORT d[3] (3360:3360:3360) (3193:3193:3193))
        (PORT d[4] (1936:1936:1936) (1847:1847:1847))
        (PORT d[5] (4359:4359:4359) (4162:4162:4162))
        (PORT d[6] (4453:4453:4453) (4265:4265:4265))
        (PORT d[7] (2492:2492:2492) (2376:2376:2376))
        (PORT d[8] (1626:1626:1626) (1544:1544:1544))
        (PORT d[9] (2493:2493:2493) (2376:2376:2376))
        (PORT d[10] (4645:4645:4645) (4440:4440:4440))
        (PORT d[11] (3144:3144:3144) (3139:3139:3139))
        (PORT d[12] (4304:4304:4304) (4086:4086:4086))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT ena (5110:5110:5110) (5296:5296:5296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3328:3328:3328))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT ena (5110:5110:5110) (5296:5296:5296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8306:8306:8306) (8076:8076:8076))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT ena (5110:5110:5110) (5296:5296:5296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (4677:4677:4677))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT ena (5114:5114:5114) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT d[0] (5114:5114:5114) (5299:5299:5299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1130:1130:1130))
        (PORT datab (1264:1264:1264) (1172:1172:1172))
        (PORT datac (1426:1426:1426) (1424:1424:1424))
        (PORT datad (3298:3298:3298) (3260:3260:3260))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (852:852:852))
        (PORT datab (1464:1464:1464) (1454:1454:1454))
        (PORT datac (1823:1823:1823) (1711:1711:1711))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2737:2737:2737))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
        (PORT ena (6130:6130:6130) (6264:6264:6264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4174:4174:4174))
        (PORT d[1] (7325:7325:7325) (6735:6735:6735))
        (PORT d[2] (2915:2915:2915) (2923:2923:2923))
        (PORT d[3] (5599:5599:5599) (5288:5288:5288))
        (PORT d[4] (5685:5685:5685) (5375:5375:5375))
        (PORT d[5] (6312:6312:6312) (6201:6201:6201))
        (PORT d[6] (5591:5591:5591) (5298:5298:5298))
        (PORT d[7] (4445:4445:4445) (4376:4376:4376))
        (PORT d[8] (2690:2690:2690) (2651:2651:2651))
        (PORT d[9] (5070:5070:5070) (4914:4914:4914))
        (PORT d[10] (5864:5864:5864) (5549:5549:5549))
        (PORT d[11] (4051:4051:4051) (4017:4017:4017))
        (PORT d[12] (6190:6190:6190) (5743:5743:5743))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT ena (6126:6126:6126) (6261:6261:6261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5243:5243:5243) (4926:4926:4926))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT ena (6126:6126:6126) (6261:6261:6261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4487:4487:4487))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT ena (6126:6126:6126) (6261:6261:6261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3242:3242:3242))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
        (PORT ena (6130:6130:6130) (6264:6264:6264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
        (PORT d[0] (6130:6130:6130) (6264:6264:6264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2448:2448:2448))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT ena (5873:5873:5873) (5962:5962:5962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4794:4794:4794) (4739:4739:4739))
        (PORT d[1] (7724:7724:7724) (7146:7146:7146))
        (PORT d[2] (1834:1834:1834) (1846:1846:1846))
        (PORT d[3] (6237:6237:6237) (5891:5891:5891))
        (PORT d[4] (6011:6011:6011) (5697:5697:5697))
        (PORT d[5] (6642:6642:6642) (6520:6520:6520))
        (PORT d[6] (5904:5904:5904) (5601:5601:5601))
        (PORT d[7] (4784:4784:4784) (4705:4705:4705))
        (PORT d[8] (2977:2977:2977) (2925:2925:2925))
        (PORT d[9] (5385:5385:5385) (5219:5219:5219))
        (PORT d[10] (6172:6172:6172) (5840:5840:5840))
        (PORT d[11] (4681:4681:4681) (4623:4623:4623))
        (PORT d[12] (6544:6544:6544) (6090:6090:6090))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (5869:5869:5869) (5959:5959:5959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3486:3486:3486))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (5869:5869:5869) (5959:5959:5959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4196:4196:4196))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (5869:5869:5869) (5959:5959:5959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3500:3500:3500))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT ena (5873:5873:5873) (5962:5962:5962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT d[0] (5873:5873:5873) (5962:5962:5962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2503:2503:2503))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (6546:6546:6546) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5596:5596:5596) (5591:5591:5591))
        (PORT d[1] (5260:5260:5260) (4916:4916:4916))
        (PORT d[2] (4362:4362:4362) (4309:4309:4309))
        (PORT d[3] (4648:4648:4648) (4363:4363:4363))
        (PORT d[4] (5487:5487:5487) (5251:5251:5251))
        (PORT d[5] (4724:4724:4724) (4657:4657:4657))
        (PORT d[6] (4121:4121:4121) (3867:3867:3867))
        (PORT d[7] (3392:3392:3392) (3320:3320:3320))
        (PORT d[8] (5026:5026:5026) (4963:4963:4963))
        (PORT d[9] (6925:6925:6925) (6707:6707:6707))
        (PORT d[10] (3852:3852:3852) (3640:3640:3640))
        (PORT d[11] (4243:4243:4243) (4296:4296:4296))
        (PORT d[12] (3883:3883:3883) (3661:3661:3661))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT ena (6542:6542:6542) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4568:4568:4568))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT ena (6542:6542:6542) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6511:6511:6511) (6275:6275:6275))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT ena (6542:6542:6542) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3259:3259:3259))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (6546:6546:6546) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (6546:6546:6546) (6678:6678:6678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2515:2515:2515))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (7276:7276:7276) (7409:7409:7409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5951:5951:5951) (5931:5931:5931))
        (PORT d[1] (4621:4621:4621) (4543:4543:4543))
        (PORT d[2] (4653:4653:4653) (4569:4569:4569))
        (PORT d[3] (5013:5013:5013) (4719:4719:4719))
        (PORT d[4] (6173:6173:6173) (5921:5921:5921))
        (PORT d[5] (4736:4736:4736) (4686:4686:4686))
        (PORT d[6] (4449:4449:4449) (4195:4195:4195))
        (PORT d[7] (4007:4007:4007) (3914:3914:3914))
        (PORT d[8] (5738:5738:5738) (5663:5663:5663))
        (PORT d[9] (4682:4682:4682) (4511:4511:4511))
        (PORT d[10] (4214:4214:4214) (3997:3997:3997))
        (PORT d[11] (4923:4923:4923) (4949:4949:4949))
        (PORT d[12] (4288:4288:4288) (4056:4056:4056))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (7272:7272:7272) (7406:7406:7406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (4680:4680:4680))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (7272:7272:7272) (7406:7406:7406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7188:7188:7188) (6931:6931:6931))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (7272:7272:7272) (7406:7406:7406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3510:3510:3510))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (7276:7276:7276) (7409:7409:7409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (7276:7276:7276) (7409:7409:7409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3831:3831:3831) (3851:3851:3851))
        (PORT datab (1337:1337:1337) (1266:1266:1266))
        (PORT datac (2438:2438:2438) (2341:2341:2341))
        (PORT datad (1225:1225:1225) (1134:1134:1134))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3833:3833:3833) (3853:3853:3853))
        (PORT datab (2424:2424:2424) (2167:2167:2167))
        (PORT datac (2455:2455:2455) (2259:2259:2259))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (1363:1363:1363) (1310:1310:1310))
        (PORT datac (2041:2041:2041) (1930:1930:1930))
        (PORT datad (1974:1974:1974) (1934:1934:1934))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1015:1015:1015) (1009:1009:1009))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (PORT ena (1404:1404:1404) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1614:1614:1614))
        (PORT datab (999:999:999) (992:992:992))
        (PORT datad (1732:1732:1732) (1679:1679:1679))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1228:1228:1228) (1180:1180:1180))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1825:1825:1825) (1756:1756:1756))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (968:968:968))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datad (945:945:945) (896:896:896))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1317:1317:1317) (1310:1310:1310))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (633:633:633) (577:577:577))
        (PORT datac (1456:1456:1456) (1364:1364:1364))
        (PORT datad (630:630:630) (628:628:628))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (1519:1519:1519) (1457:1457:1457))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1309:1309:1309))
        (PORT datab (447:447:447) (486:486:486))
        (PORT datad (1074:1074:1074) (1083:1083:1083))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (1139:1139:1139) (1109:1109:1109))
        (PORT datac (694:694:694) (650:650:650))
        (PORT datad (1325:1325:1325) (1293:1293:1293))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_hi_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1542:1542:1542))
        (PORT datab (1064:1064:1064) (1054:1054:1054))
        (PORT datac (777:777:777) (811:811:811))
        (PORT datad (1785:1785:1785) (1695:1695:1695))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_hi_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1025:1025:1025))
        (PORT datab (1080:1080:1080) (1062:1062:1062))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_hi_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (740:740:740))
        (PORT datab (759:759:759) (734:734:734))
        (PORT datac (989:989:989) (990:990:990))
        (PORT datad (1575:1575:1575) (1510:1510:1510))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1509:1509:1509))
        (PORT datab (695:695:695) (671:671:671))
        (PORT datac (652:652:652) (629:629:629))
        (PORT datad (1242:1242:1242) (1217:1217:1217))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (282:282:282))
        (PORT datab (1198:1198:1198) (1093:1093:1093))
        (PORT datac (1233:1233:1233) (1206:1206:1206))
        (PORT datad (357:357:357) (338:338:338))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1555:1555:1555))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (202:202:202) (240:240:240))
        (PORT datad (683:683:683) (657:657:657))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (628:628:628))
        (PORT datab (1125:1125:1125) (1123:1123:1123))
        (PORT datad (676:676:676) (641:641:641))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (918:918:918))
        (PORT datab (641:641:641) (595:595:595))
        (PORT datac (1089:1089:1089) (989:989:989))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_force_src2_zero\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1044:1044:1044))
        (PORT datab (789:789:789) (791:791:791))
        (PORT datad (714:714:714) (730:730:730))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (977:977:977))
        (PORT datad (2054:2054:2054) (2086:2086:2086))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1464:1464:1464))
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (PORT ena (2355:2355:2355) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1776:1776:1776))
        (PORT d[1] (4892:4892:4892) (4626:4626:4626))
        (PORT d[2] (1777:1777:1777) (1769:1769:1769))
        (PORT d[3] (3485:3485:3485) (3312:3312:3312))
        (PORT d[4] (4323:4323:4323) (4105:4105:4105))
        (PORT d[5] (1555:1555:1555) (1467:1467:1467))
        (PORT d[6] (4097:4097:4097) (3914:3914:3914))
        (PORT d[7] (3844:3844:3844) (3695:3695:3695))
        (PORT d[8] (1852:1852:1852) (1737:1737:1737))
        (PORT d[9] (4737:4737:4737) (4541:4541:4541))
        (PORT d[10] (4096:4096:4096) (3932:3932:3932))
        (PORT d[11] (3399:3399:3399) (3373:3373:3373))
        (PORT d[12] (4112:4112:4112) (3941:3941:3941))
        (PORT clk (2287:2287:2287) (2315:2315:2315))
        (PORT ena (2351:2351:2351) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1703:1703:1703))
        (PORT clk (2287:2287:2287) (2315:2315:2315))
        (PORT ena (2351:2351:2351) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6630:6630:6630) (6430:6430:6430))
        (PORT clk (2287:2287:2287) (2315:2315:2315))
        (PORT ena (2351:2351:2351) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2365:2365:2365))
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (PORT ena (2355:2355:2355) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (PORT d[0] (2355:2355:2355) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1761:1761:1761))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT ena (3588:3588:3588) (3722:3722:3722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2075:2075:2075))
        (PORT d[1] (2192:2192:2192) (2070:2070:2070))
        (PORT d[2] (4626:4626:4626) (4547:4547:4547))
        (PORT d[3] (3157:3157:3157) (2995:2995:2995))
        (PORT d[4] (4003:4003:4003) (3795:3795:3795))
        (PORT d[5] (5401:5401:5401) (5317:5317:5317))
        (PORT d[6] (3764:3764:3764) (3592:3592:3592))
        (PORT d[7] (3519:3519:3519) (3381:3381:3381))
        (PORT d[8] (5644:5644:5644) (5593:5593:5593))
        (PORT d[9] (4391:4391:4391) (4205:4205:4205))
        (PORT d[10] (3783:3783:3783) (3636:3636:3636))
        (PORT d[11] (3629:3629:3629) (3567:3567:3567))
        (PORT d[12] (3448:3448:3448) (3293:3293:3293))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (3584:3584:3584) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2045:2045:2045))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (3584:3584:3584) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6301:6301:6301) (6109:6109:6109))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT ena (3584:3584:3584) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2074:2074:2074))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT ena (3588:3588:3588) (3722:3722:3722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT d[0] (3588:3588:3588) (3722:3722:3722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1784:1784:1784))
        (PORT clk (2291:2291:2291) (2321:2321:2321))
        (PORT ena (2379:2379:2379) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2239:2239:2239))
        (PORT d[1] (4868:4868:4868) (4594:4594:4594))
        (PORT d[2] (1536:1536:1536) (1550:1550:1550))
        (PORT d[3] (3443:3443:3443) (3266:3266:3266))
        (PORT d[4] (4341:4341:4341) (4123:4123:4123))
        (PORT d[5] (1991:1991:1991) (1901:1901:1901))
        (PORT d[6] (4127:4127:4127) (3947:3947:3947))
        (PORT d[7] (3854:3854:3854) (3695:3695:3695))
        (PORT d[8] (1561:1561:1561) (1457:1457:1457))
        (PORT d[9] (4793:4793:4793) (4600:4600:4600))
        (PORT d[10] (1619:1619:1619) (1540:1540:1540))
        (PORT d[11] (3722:3722:3722) (3684:3684:3684))
        (PORT d[12] (4138:4138:4138) (3969:3969:3969))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
        (PORT ena (2375:2375:2375) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1642:1642:1642))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
        (PORT ena (2375:2375:2375) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6632:6632:6632) (6431:6431:6431))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
        (PORT ena (2375:2375:2375) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1224:1224:1224))
        (PORT clk (2291:2291:2291) (2321:2321:2321))
        (PORT ena (2379:2379:2379) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2321:2321:2321))
        (PORT d[0] (2379:2379:2379) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1780:1780:1780))
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (PORT ena (3550:3550:3550) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2089:2089:2089))
        (PORT d[1] (4531:4531:4531) (4274:4274:4274))
        (PORT d[2] (4993:4993:4993) (4897:4897:4897))
        (PORT d[3] (3140:3140:3140) (2980:2980:2980))
        (PORT d[4] (4040:4040:4040) (3838:3838:3838))
        (PORT d[5] (4995:4995:4995) (4919:4919:4919))
        (PORT d[6] (3761:3761:3761) (3592:3592:3592))
        (PORT d[7] (3559:3559:3559) (3419:3419:3419))
        (PORT d[8] (5663:5663:5663) (5612:5612:5612))
        (PORT d[9] (4440:4440:4440) (4254:4254:4254))
        (PORT d[10] (3783:3783:3783) (3637:3637:3637))
        (PORT d[11] (3423:3423:3423) (3395:3395:3395))
        (PORT d[12] (3850:3850:3850) (3699:3699:3699))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT ena (3546:3546:3546) (3689:3689:3689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1754:1754:1754))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT ena (3546:3546:3546) (3689:3689:3689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6309:6309:6309) (6117:6117:6117))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT ena (3546:3546:3546) (3689:3689:3689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1823:1823:1823))
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (PORT ena (3550:3550:3550) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
        (PORT d[0] (3550:3550:3550) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (882:882:882))
        (PORT datab (2038:2038:2038) (2009:2009:2009))
        (PORT datac (1708:1708:1708) (1701:1701:1701))
        (PORT datad (705:705:705) (664:664:664))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (582:582:582))
        (PORT datab (1201:1201:1201) (1115:1115:1115))
        (PORT datac (1707:1707:1707) (1700:1700:1700))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1742:1742:1742))
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (PORT ena (2345:2345:2345) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1774:1774:1774))
        (PORT d[1] (4874:4874:4874) (4608:4608:4608))
        (PORT d[2] (1775:1775:1775) (1769:1769:1769))
        (PORT d[3] (3492:3492:3492) (3322:3322:3322))
        (PORT d[4] (4298:4298:4298) (4081:4081:4081))
        (PORT d[5] (1907:1907:1907) (1810:1810:1810))
        (PORT d[6] (4111:4111:4111) (3930:3930:3930))
        (PORT d[7] (3850:3850:3850) (3702:3702:3702))
        (PORT d[8] (1845:1845:1845) (1730:1730:1730))
        (PORT d[9] (4752:4752:4752) (4558:4558:4558))
        (PORT d[10] (4103:4103:4103) (3940:3940:3940))
        (PORT d[11] (3366:3366:3366) (3334:3334:3334))
        (PORT d[12] (4112:4112:4112) (3942:3942:3942))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
        (PORT ena (2341:2341:2341) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (1711:1711:1711))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
        (PORT ena (2341:2341:2341) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6636:6636:6636) (6437:6437:6437))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
        (PORT ena (2341:2341:2341) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2398:2398:2398))
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (PORT ena (2345:2345:2345) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (PORT d[0] (2345:2345:2345) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2225:2225:2225))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT ena (4436:4436:4436) (4603:4603:4603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3838:3838:3838))
        (PORT d[1] (3592:3592:3592) (3447:3447:3447))
        (PORT d[2] (1969:1969:1969) (1899:1899:1899))
        (PORT d[3] (2762:2762:2762) (2619:2619:2619))
        (PORT d[4] (3864:3864:3864) (3705:3705:3705))
        (PORT d[5] (4042:4042:4042) (3858:3858:3858))
        (PORT d[6] (4155:4155:4155) (3986:3986:3986))
        (PORT d[7] (2826:2826:2826) (2694:2694:2694))
        (PORT d[8] (1962:1962:1962) (1871:1871:1871))
        (PORT d[9] (2804:2804:2804) (2667:2667:2667))
        (PORT d[10] (4037:4037:4037) (3855:3855:3855))
        (PORT d[11] (2900:2900:2900) (2909:2909:2909))
        (PORT d[12] (3990:3990:3990) (3787:3787:3787))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT ena (4432:4432:4432) (4600:4600:4600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3948:3948:3948))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT ena (4432:4432:4432) (4600:4600:4600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7983:7983:7983) (7766:7766:7766))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT ena (4432:4432:4432) (4600:4600:4600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4641:4641:4641))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT ena (4436:4436:4436) (4603:4603:4603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (4436:4436:4436) (4603:4603:4603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2025:2025:2025))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (7526:7526:7526) (7690:7690:7690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (3783:3783:3783))
        (PORT d[1] (6292:6292:6292) (5919:5919:5919))
        (PORT d[2] (1576:1576:1576) (1594:1594:1594))
        (PORT d[3] (5697:5697:5697) (5385:5385:5385))
        (PORT d[4] (6807:6807:6807) (6533:6533:6533))
        (PORT d[5] (5417:5417:5417) (5353:5353:5353))
        (PORT d[6] (5070:5070:5070) (4784:4784:4784))
        (PORT d[7] (4347:4347:4347) (4243:4243:4243))
        (PORT d[8] (5992:5992:5992) (5893:5893:5893))
        (PORT d[9] (5101:5101:5101) (4931:4931:4931))
        (PORT d[10] (4810:4810:4810) (4569:4569:4569))
        (PORT d[11] (5220:5220:5220) (5234:5234:5234))
        (PORT d[12] (4914:4914:4914) (4662:4662:4662))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (PORT ena (7522:7522:7522) (7687:7687:7687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7021:7021:7021) (6895:6895:6895))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (PORT ena (7522:7522:7522) (7687:7687:7687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5484:5484:5484) (5255:5255:5255))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (PORT ena (7522:7522:7522) (7687:7687:7687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2843:2843:2843))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (7526:7526:7526) (7690:7690:7690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT d[0] (7526:7526:7526) (7690:7690:7690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1594:1594:1594))
        (PORT datab (2039:2039:2039) (2010:2010:2010))
        (PORT datac (1709:1709:1709) (1702:1702:1702))
        (PORT datad (1359:1359:1359) (1209:1209:1209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1786:1786:1786))
        (PORT clk (2283:2283:2283) (2315:2315:2315))
        (PORT ena (3589:3589:3589) (3723:3723:3723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2083:2083:2083))
        (PORT d[1] (2167:2167:2167) (2052:2052:2052))
        (PORT d[2] (5008:5008:5008) (4918:4918:4918))
        (PORT d[3] (3165:3165:3165) (3004:3004:3004))
        (PORT d[4] (3978:3978:3978) (3771:3771:3771))
        (PORT d[5] (5042:5042:5042) (4975:4975:4975))
        (PORT d[6] (3778:3778:3778) (3607:3607:3607))
        (PORT d[7] (3525:3525:3525) (3388:3388:3388))
        (PORT d[8] (5657:5657:5657) (5605:5605:5605))
        (PORT d[9] (4463:4463:4463) (4277:4277:4277))
        (PORT d[10] (3790:3790:3790) (3643:3643:3643))
        (PORT d[11] (3052:3052:3052) (3036:3036:3036))
        (PORT d[12] (3841:3841:3841) (3688:3688:3688))
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (PORT ena (3585:3585:3585) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1704:1704:1704))
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (PORT ena (3585:3585:3585) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6307:6307:6307) (6116:6116:6116))
        (PORT clk (2280:2280:2280) (2311:2311:2311))
        (PORT ena (3585:3585:3585) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1857:1857:1857))
        (PORT clk (2283:2283:2283) (2315:2315:2315))
        (PORT ena (3589:3589:3589) (3723:3723:3723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2315:2315:2315))
        (PORT d[0] (3589:3589:3589) (3723:3723:3723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (701:701:701))
        (PORT datab (2037:2037:2037) (2008:2008:2008))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (712:712:712) (672:672:672))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2397:2397:2397) (2379:2379:2379))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (1684:1684:1684) (1660:1660:1660))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1582:1582:1582) (1535:1535:1535))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1146:1146:1146) (1157:1157:1157))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1214:1214:1214))
        (PORT datab (1376:1376:1376) (1392:1392:1392))
        (PORT datad (1227:1227:1227) (1178:1178:1178))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (743:743:743) (757:757:757))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (1586:1586:1586) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1626:1626:1626) (1571:1571:1571))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1628:1628:1628) (1573:1573:1573))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[13\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (778:778:778))
        (PORT datab (772:772:772) (755:755:755))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[13\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (407:407:407))
        (PORT datab (439:439:439) (460:460:460))
        (PORT datac (921:921:921) (861:861:861))
        (PORT datad (1230:1230:1230) (1156:1156:1156))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT asdata (1105:1105:1105) (1110:1110:1110))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1251:1251:1251))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (2056:2056:2056) (2006:2006:2006))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1378:1378:1378))
        (PORT datab (985:985:985) (923:923:923))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1070:1070:1070))
        (PORT datab (987:987:987) (942:942:942))
        (PORT datad (824:824:824) (867:867:867))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (520:520:520))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (521:521:521))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (503:503:503))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (679:679:679))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (497:497:497))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (518:518:518))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1422:1422:1422) (1413:1413:1413))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT sload (1661:1661:1661) (1709:1709:1709))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1216:1216:1216))
        (PORT datab (1047:1047:1047) (1024:1024:1024))
        (PORT datac (1303:1303:1303) (1282:1282:1282))
        (PORT datad (1628:1628:1628) (1580:1580:1580))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (707:707:707))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[14\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (721:721:721))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1216:1216:1216))
        (PORT datab (1258:1258:1258) (1214:1214:1214))
        (PORT datac (1339:1339:1339) (1359:1359:1359))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1039:1039:1039) (1045:1045:1045))
        (PORT datad (1270:1270:1270) (1239:1239:1239))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_mem_byte_en\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1733:1733:1733))
        (PORT datab (1083:1083:1083) (1030:1030:1030))
        (PORT datac (1504:1504:1504) (1422:1422:1422))
        (PORT datad (1614:1614:1614) (1540:1540:1540))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1728:1728:1728) (1720:1720:1720))
        (PORT datac (2054:2054:2054) (2093:2093:2093))
        (PORT datad (697:697:697) (707:707:707))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (1987:1987:1987))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT ena (5999:5999:5999) (6080:6080:6080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (4988:4988:4988))
        (PORT d[1] (6854:6854:6854) (6832:6832:6832))
        (PORT d[2] (3625:3625:3625) (3663:3663:3663))
        (PORT d[3] (3043:3043:3043) (2877:2877:2877))
        (PORT d[4] (4818:4818:4818) (4730:4730:4730))
        (PORT d[5] (6001:6001:6001) (5988:5988:5988))
        (PORT d[6] (1991:1991:1991) (1940:1940:1940))
        (PORT d[7] (3748:3748:3748) (3587:3587:3587))
        (PORT d[8] (3713:3713:3713) (3686:3686:3686))
        (PORT d[9] (3407:3407:3407) (3254:3254:3254))
        (PORT d[10] (2860:2860:2860) (2747:2747:2747))
        (PORT d[11] (3656:3656:3656) (3576:3576:3576))
        (PORT d[12] (2875:2875:2875) (2739:2739:2739))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (PORT ena (5995:5995:5995) (6077:6077:6077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3356:3356:3356))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (PORT ena (5995:5995:5995) (6077:6077:6077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6391:6391:6391) (6229:6229:6229))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (PORT ena (5995:5995:5995) (6077:6077:6077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4233:4233:4233))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT ena (5999:5999:5999) (6080:6080:6080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT d[0] (5999:5999:5999) (6080:6080:6080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2133:2133:2133))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (6807:6807:6807) (6941:6941:6941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5151:5151:5151))
        (PORT d[1] (6333:6333:6333) (6236:6236:6236))
        (PORT d[2] (2946:2946:2946) (2983:2983:2983))
        (PORT d[3] (4125:4125:4125) (3965:3965:3965))
        (PORT d[4] (5756:5756:5756) (5556:5556:5556))
        (PORT d[5] (6230:6230:6230) (6198:6198:6198))
        (PORT d[6] (3257:3257:3257) (3209:3209:3209))
        (PORT d[7] (4695:4695:4695) (4411:4411:4411))
        (PORT d[8] (2559:2559:2559) (2469:2469:2469))
        (PORT d[9] (5422:5422:5422) (5298:5298:5298))
        (PORT d[10] (4124:4124:4124) (3998:3998:3998))
        (PORT d[11] (4137:4137:4137) (4084:4084:4084))
        (PORT d[12] (3594:3594:3594) (3484:3484:3484))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (6803:6803:6803) (6938:6938:6938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (5836:5836:5836))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (6803:6803:6803) (6938:6938:6938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5904:5904:5904) (5706:5706:5706))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (6803:6803:6803) (6938:6938:6938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4656:4656:4656) (4526:4526:4526))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (6807:6807:6807) (6941:6941:6941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (6807:6807:6807) (6941:6941:6941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (530:530:530))
        (PORT datab (290:290:290) (362:362:362))
        (PORT datac (2143:2143:2143) (2018:2018:2018))
        (PORT datad (2520:2520:2520) (2306:2306:2306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3246:3246:3246))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (7443:7443:7443) (7594:7594:7594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (4863:4863:4863))
        (PORT d[1] (6998:6998:6998) (6880:6880:6880))
        (PORT d[2] (3570:3570:3570) (3573:3573:3573))
        (PORT d[3] (4949:4949:4949) (4745:4745:4745))
        (PORT d[4] (6394:6394:6394) (6173:6173:6173))
        (PORT d[5] (6585:6585:6585) (6537:6537:6537))
        (PORT d[6] (3863:3863:3863) (3790:3790:3790))
        (PORT d[7] (5388:5388:5388) (5081:5081:5081))
        (PORT d[8] (2533:2533:2533) (2460:2460:2460))
        (PORT d[9] (5783:5783:5783) (5654:5654:5654))
        (PORT d[10] (4789:4789:4789) (4638:4638:4638))
        (PORT d[11] (4465:4465:4465) (4396:4396:4396))
        (PORT d[12] (4551:4551:4551) (4404:4404:4404))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (7439:7439:7439) (7591:7591:7591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2893:2893:2893))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (7439:7439:7439) (7591:7591:7591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6273:6273:6273) (6068:6068:6068))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (7439:7439:7439) (7591:7591:7591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5277:5277:5277) (5115:5115:5115))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (7443:7443:7443) (7594:7594:7594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (7443:7443:7443) (7594:7594:7594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2669:2669:2669))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT ena (6811:6811:6811) (6943:6943:6943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (5149:5149:5149))
        (PORT d[1] (6666:6666:6666) (6557:6557:6557))
        (PORT d[2] (2972:2972:2972) (3008:3008:3008))
        (PORT d[3] (4352:4352:4352) (4172:4172:4172))
        (PORT d[4] (5729:5729:5729) (5524:5524:5524))
        (PORT d[5] (5956:5956:5956) (5936:5936:5936))
        (PORT d[6] (3591:3591:3591) (3518:3518:3518))
        (PORT d[7] (4728:4728:4728) (4444:4444:4444))
        (PORT d[8] (2258:2258:2258) (2186:2186:2186))
        (PORT d[9] (5438:5438:5438) (5315:5315:5315))
        (PORT d[10] (4125:4125:4125) (3999:3999:3999))
        (PORT d[11] (4138:4138:4138) (4085:4085:4085))
        (PORT d[12] (3874:3874:3874) (3755:3755:3755))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
        (PORT ena (6807:6807:6807) (6940:6940:6940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6084:6084:6084) (5829:5829:5829))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
        (PORT ena (6807:6807:6807) (6940:6940:6940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5918:5918:5918) (5721:5721:5721))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
        (PORT ena (6807:6807:6807) (6940:6940:6940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4259:4259:4259))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT ena (6811:6811:6811) (6943:6943:6943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT d[0] (6811:6811:6811) (6943:6943:6943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (530:530:530))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2554:2554:2554) (2337:2337:2337))
        (PORT datad (2479:2479:2479) (2391:2391:2391))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (979:979:979))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT ena (5489:5489:5489) (5597:5597:5597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5300:5300:5300) (5311:5311:5311))
        (PORT d[1] (7538:7538:7538) (7497:7497:7497))
        (PORT d[2] (3997:3997:3997) (4021:4021:4021))
        (PORT d[3] (3745:3745:3745) (3561:3561:3561))
        (PORT d[4] (5453:5453:5453) (5341:5341:5341))
        (PORT d[5] (6701:6701:6701) (6674:6674:6674))
        (PORT d[6] (1660:1660:1660) (1614:1614:1614))
        (PORT d[7] (4411:4411:4411) (4221:4221:4221))
        (PORT d[8] (4385:4385:4385) (4336:4336:4336))
        (PORT d[9] (4064:4064:4064) (3886:3886:3886))
        (PORT d[10] (3539:3539:3539) (3408:3408:3408))
        (PORT d[11] (4594:4594:4594) (4488:4488:4488))
        (PORT d[12] (2259:2259:2259) (2151:2151:2151))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT ena (5485:5485:5485) (5594:5594:5594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3369:3369:3369))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT ena (5485:5485:5485) (5594:5594:5594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7035:7035:7035) (6846:6846:6846))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT ena (5485:5485:5485) (5594:5594:5594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3057:3057:3057))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT ena (5489:5489:5489) (5597:5597:5597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT d[0] (5489:5489:5489) (5597:5597:5597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (726:726:726) (696:696:696))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5678:5678:5678) (5763:5763:5763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5621:5621:5621))
        (PORT d[1] (7914:7914:7914) (7862:7862:7862))
        (PORT d[2] (4325:4325:4325) (4334:4334:4334))
        (PORT d[3] (4040:4040:4040) (3848:3848:3848))
        (PORT d[4] (2510:2510:2510) (2420:2420:2420))
        (PORT d[5] (7070:7070:7070) (7033:7033:7033))
        (PORT d[6] (1976:1976:1976) (1931:1931:1931))
        (PORT d[7] (1824:1824:1824) (1741:1741:1741))
        (PORT d[8] (4700:4700:4700) (4638:4638:4638))
        (PORT d[9] (2151:2151:2151) (2034:2034:2034))
        (PORT d[10] (3851:3851:3851) (3713:3713:3713))
        (PORT d[11] (2612:2612:2612) (2526:2526:2526))
        (PORT d[12] (2582:2582:2582) (2460:2460:2460))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT ena (5674:5674:5674) (5760:5760:5760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2519:2519:2519))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT ena (5674:5674:5674) (5760:5760:5760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1692:1692:1692))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT ena (5674:5674:5674) (5760:5760:5760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3126:3126:3126))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5678:5678:5678) (5763:5763:5763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT d[0] (5678:5678:5678) (5763:5763:5763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3554:3554:3554))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (7751:7751:7751) (7917:7917:7917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (4857:4857:4857))
        (PORT d[1] (7309:7309:7309) (7173:7173:7173))
        (PORT d[2] (2246:2246:2246) (2268:2268:2268))
        (PORT d[3] (4998:4998:4998) (4792:4792:4792))
        (PORT d[4] (6381:6381:6381) (6155:6155:6155))
        (PORT d[5] (5213:5213:5213) (5178:5178:5178))
        (PORT d[6] (3873:3873:3873) (3807:3807:3807))
        (PORT d[7] (5712:5712:5712) (5388:5388:5388))
        (PORT d[8] (2243:2243:2243) (2153:2153:2153))
        (PORT d[9] (5408:5408:5408) (5279:5279:5279))
        (PORT d[10] (4819:4819:4819) (4671:4671:4671))
        (PORT d[11] (2477:2477:2477) (2457:2457:2457))
        (PORT d[12] (4517:4517:4517) (4373:4373:4373))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (PORT ena (7747:7747:7747) (7914:7914:7914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5004:5004:5004) (4918:4918:4918))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (PORT ena (7747:7747:7747) (7914:7914:7914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2315:2315:2315))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (PORT ena (7747:7747:7747) (7914:7914:7914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5427:5427:5427))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (7751:7751:7751) (7917:7917:7917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (7751:7751:7751) (7917:7917:7917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (1847:1847:1847))
        (PORT datab (1809:1809:1809) (1727:1727:1727))
        (PORT datac (4317:4317:4317) (4285:4285:4285))
        (PORT datad (1243:1243:1243) (1155:1155:1155))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2730:2730:2730))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT ena (7147:7147:7147) (7290:7290:7290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4528:4528:4528))
        (PORT d[1] (6674:6674:6674) (6566:6566:6566))
        (PORT d[2] (3267:3267:3267) (3290:3290:3290))
        (PORT d[3] (4460:4460:4460) (4288:4288:4288))
        (PORT d[4] (6100:6100:6100) (5890:5890:5890))
        (PORT d[5] (6248:6248:6248) (6216:6216:6216))
        (PORT d[6] (3551:3551:3551) (3487:3487:3487))
        (PORT d[7] (5026:5026:5026) (4731:4731:4731))
        (PORT d[8] (2239:2239:2239) (2166:2166:2166))
        (PORT d[9] (5447:5447:5447) (5326:5326:5326))
        (PORT d[10] (4448:4448:4448) (4310:4310:4310))
        (PORT d[11] (4448:4448:4448) (4379:4379:4379))
        (PORT d[12] (4174:4174:4174) (4038:4038:4038))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
        (PORT ena (7143:7143:7143) (7287:7287:7287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5025:5025:5025) (4981:4981:4981))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
        (PORT ena (7143:7143:7143) (7287:7287:7287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5927:5927:5927) (5731:5731:5731))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
        (PORT ena (7143:7143:7143) (7287:7287:7287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (4865:4865:4865))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT ena (7147:7147:7147) (7290:7290:7290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT d[0] (7147:7147:7147) (7290:7290:7290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (1940:1940:1940))
        (PORT datab (1804:1804:1804) (1721:1721:1721))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1606:1606:1606) (1525:1525:1525))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (673:673:673))
        (PORT datab (677:677:677) (656:656:656))
        (PORT datac (2049:2049:2049) (2018:2018:2018))
        (PORT datad (1736:1736:1736) (1642:1642:1642))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_ienable\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (642:642:642) (628:628:628))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_ienable\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_reg_readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1195:1195:1195))
        (PORT datab (1080:1080:1080) (1092:1092:1092))
        (PORT datac (719:719:719) (749:749:749))
        (PORT datad (699:699:699) (676:676:676))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (653:653:653) (619:619:619))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (357:357:357))
        (PORT datad (1228:1228:1228) (1195:1195:1195))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1166:1166:1166))
        (PORT datac (1052:1052:1052) (1043:1043:1043))
        (PORT datad (1240:1240:1240) (1229:1229:1229))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (857:857:857))
        (PORT datab (1590:1590:1590) (1521:1521:1521))
        (PORT datad (2125:2125:2125) (2034:2034:2034))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (931:931:931))
        (PORT datab (1098:1098:1098) (1084:1084:1084))
        (PORT datac (1173:1173:1173) (1078:1078:1078))
        (PORT datad (1921:1921:1921) (1871:1871:1871))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1077:1077:1077) (1081:1081:1081))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[7\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (750:750:750))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (688:688:688) (668:668:668))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1105:1105:1105))
        (PORT datab (1718:1718:1718) (1696:1696:1696))
        (PORT datac (1249:1249:1249) (1239:1239:1239))
        (PORT datad (1865:1865:1865) (1810:1810:1810))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_logic\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1555:1555:1555))
        (PORT datab (736:736:736) (700:700:700))
        (PORT datac (670:670:670) (646:646:646))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1095:1095:1095))
        (PORT datab (1707:1707:1707) (1682:1682:1682))
        (PORT datac (1257:1257:1257) (1248:1248:1248))
        (PORT datad (1873:1873:1873) (1819:1819:1819))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1556:1556:1556))
        (PORT datab (953:953:953) (914:914:914))
        (PORT datac (983:983:983) (984:984:984))
        (PORT datad (686:686:686) (652:652:652))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (876:876:876))
        (PORT datab (958:958:958) (895:895:895))
        (PORT datac (693:693:693) (661:661:661))
        (PORT datad (912:912:912) (845:845:845))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1278:1278:1278))
        (PORT datab (432:432:432) (406:406:406))
        (PORT datac (1533:1533:1533) (1465:1465:1465))
        (PORT datad (694:694:694) (677:677:677))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datab (221:221:221) (249:249:249))
        (PORT datac (993:993:993) (995:995:995))
        (PORT datad (702:702:702) (671:671:671))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_unsigned_lo_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_hi\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (824:824:824))
        (PORT datad (647:647:647) (632:632:632))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1587:1587:1587) (1548:1548:1548))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1406:1406:1406) (1398:1398:1398))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT sload (1661:1661:1661) (1709:1709:1709))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (916:916:916))
        (PORT datad (704:704:704) (705:705:705))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (997:997:997) (986:986:986))
        (PORT datac (1024:1024:1024) (1099:1099:1099))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (2970:2970:2970))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (PORT ena (5651:5651:5651) (5737:5737:5737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5646:5646:5646))
        (PORT d[1] (7883:7883:7883) (7832:7832:7832))
        (PORT d[2] (4314:4314:4314) (4335:4335:4335))
        (PORT d[3] (4040:4040:4040) (3847:3847:3847))
        (PORT d[4] (2809:2809:2809) (2699:2699:2699))
        (PORT d[5] (7030:7030:7030) (6995:6995:6995))
        (PORT d[6] (1975:1975:1975) (1930:1930:1930))
        (PORT d[7] (1507:1507:1507) (1436:1436:1436))
        (PORT d[8] (4699:4699:4699) (4637:4637:4637))
        (PORT d[9] (1893:1893:1893) (1796:1796:1796))
        (PORT d[10] (3883:3883:3883) (3744:3744:3744))
        (PORT d[11] (2338:2338:2338) (2262:2262:2262))
        (PORT d[12] (2582:2582:2582) (2460:2460:2460))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT ena (5647:5647:5647) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1551:1551:1551))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT ena (5647:5647:5647) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1704:1704:1704))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT ena (5647:5647:5647) (5734:5734:5734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2861:2861:2861))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (PORT ena (5651:5651:5651) (5737:5737:5737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (PORT d[0] (5651:5651:5651) (5737:5737:5737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2679:2679:2679))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT ena (5934:5934:5934) (6017:6017:6017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4933:4933:4933) (4954:4954:4954))
        (PORT d[1] (6862:6862:6862) (6840:6840:6840))
        (PORT d[2] (3636:3636:3636) (3661:3661:3661))
        (PORT d[3] (3099:3099:3099) (2932:2932:2932))
        (PORT d[4] (4809:4809:4809) (4721:4721:4721))
        (PORT d[5] (6035:6035:6035) (6021:6021:6021))
        (PORT d[6] (1974:1974:1974) (1924:1924:1924))
        (PORT d[7] (3773:3773:3773) (3612:3612:3612))
        (PORT d[8] (3689:3689:3689) (3653:3653:3653))
        (PORT d[9] (3722:3722:3722) (3557:3557:3557))
        (PORT d[10] (2830:2830:2830) (2713:2713:2713))
        (PORT d[11] (3972:3972:3972) (3894:3894:3894))
        (PORT d[12] (3198:3198:3198) (3050:3050:3050))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT ena (5930:5930:5930) (6014:6014:6014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6449:6449:6449) (6231:6231:6231))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT ena (5930:5930:5930) (6014:6014:6014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6367:6367:6367) (6203:6203:6203))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT ena (5930:5930:5930) (6014:6014:6014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4357:4357:4357) (4214:4214:4214))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT ena (5934:5934:5934) (6017:6017:6017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT d[0] (5934:5934:5934) (6017:6017:6017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (2992:2992:2992))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT ena (5984:5984:5984) (6079:6079:6079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (2970:2970:2970))
        (PORT d[1] (1904:1904:1904) (1767:1767:1767))
        (PORT d[2] (2488:2488:2488) (2470:2470:2470))
        (PORT d[3] (4351:4351:4351) (4146:4146:4146))
        (PORT d[4] (2570:2570:2570) (2479:2479:2479))
        (PORT d[5] (2668:2668:2668) (2553:2553:2553))
        (PORT d[6] (2312:2312:2312) (2260:2260:2260))
        (PORT d[7] (1847:1847:1847) (1766:1766:1766))
        (PORT d[8] (1581:1581:1581) (1472:1472:1472))
        (PORT d[9] (1914:1914:1914) (1820:1820:1820))
        (PORT d[10] (1552:1552:1552) (1484:1484:1484))
        (PORT d[11] (2633:2633:2633) (2549:2549:2549))
        (PORT d[12] (2252:2252:2252) (2158:2158:2158))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (PORT ena (5980:5980:5980) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1127:1127:1127))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (PORT ena (5980:5980:5980) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1110:1110:1110))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (PORT ena (5980:5980:5980) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3206:3206:3206))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT ena (5984:5984:5984) (6079:6079:6079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT d[0] (5984:5984:5984) (6079:6079:6079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2679:2679:2679))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (5641:5641:5641) (5728:5728:5728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5594:5594:5594) (5590:5590:5590))
        (PORT d[1] (7896:7896:7896) (7842:7842:7842))
        (PORT d[2] (4307:4307:4307) (4328:4328:4328))
        (PORT d[3] (4032:4032:4032) (3839:3839:3839))
        (PORT d[4] (2251:2251:2251) (2170:2170:2170))
        (PORT d[5] (6704:6704:6704) (6676:6676:6676))
        (PORT d[6] (1992:1992:1992) (1944:1944:1944))
        (PORT d[7] (4410:4410:4410) (4222:4222:4222))
        (PORT d[8] (4660:4660:4660) (4599:4599:4599))
        (PORT d[9] (1603:1603:1603) (1512:1512:1512))
        (PORT d[10] (3785:3785:3785) (3644:3644:3644))
        (PORT d[11] (4634:4634:4634) (4526:4526:4526))
        (PORT d[12] (2575:2575:2575) (2452:2452:2452))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (5637:5637:5637) (5725:5725:5725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3064:3064:3064))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (5637:5637:5637) (5725:5725:5725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1763:1763:1763))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (5637:5637:5637) (5725:5725:5725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2892:2892:2892))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (5641:5641:5641) (5728:5728:5728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (5641:5641:5641) (5728:5728:5728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (823:823:823))
        (PORT datab (485:485:485) (534:534:534))
        (PORT datac (1210:1210:1210) (1125:1125:1125))
        (PORT datad (1432:1432:1432) (1308:1308:1308))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1224:1224:1224))
        (PORT datab (485:485:485) (534:534:534))
        (PORT datac (1876:1876:1876) (1752:1752:1752))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3286:3286:3286))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (6265:6265:6265) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2639:2639:2639))
        (PORT d[1] (1540:1540:1540) (1431:1431:1431))
        (PORT d[2] (2154:2154:2154) (2137:2137:2137))
        (PORT d[3] (4168:4168:4168) (3976:3976:3976))
        (PORT d[4] (2925:2925:2925) (2831:2831:2831))
        (PORT d[5] (2302:2302:2302) (2202:2202:2202))
        (PORT d[6] (2594:2594:2594) (2524:2524:2524))
        (PORT d[7] (1891:1891:1891) (1792:1792:1792))
        (PORT d[8] (1552:1552:1552) (1441:1441:1441))
        (PORT d[9] (2227:2227:2227) (2117:2117:2117))
        (PORT d[10] (1606:1606:1606) (1538:1538:1538))
        (PORT d[11] (3230:3230:3230) (3102:3102:3102))
        (PORT d[12] (1919:1919:1919) (1839:1839:1839))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (6261:6261:6261) (6376:6376:6376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (931:931:931))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (6261:6261:6261) (6376:6376:6376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1389:1389:1389))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (6261:6261:6261) (6376:6376:6376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3486:3486:3486))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (6265:6265:6265) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (6265:6265:6265) (6379:6379:6379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3243:3243:3243))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT ena (7427:7427:7427) (7579:7579:7579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4553:4553:4553))
        (PORT d[1] (6991:6991:6991) (6871:6871:6871))
        (PORT d[2] (3288:3288:3288) (3305:3305:3305))
        (PORT d[3] (4679:4679:4679) (4488:4488:4488))
        (PORT d[4] (6059:6059:6059) (5845:5845:5845))
        (PORT d[5] (5520:5520:5520) (5467:5467:5467))
        (PORT d[6] (3554:3554:3554) (3497:3497:3497))
        (PORT d[7] (5342:5342:5342) (5034:5034:5034))
        (PORT d[8] (2520:2520:2520) (2446:2446:2446))
        (PORT d[9] (5782:5782:5782) (5653:5653:5653))
        (PORT d[10] (4457:4457:4457) (4320:4320:4320))
        (PORT d[11] (4464:4464:4464) (4395:4395:4395))
        (PORT d[12] (3911:3911:3911) (3785:3785:3785))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (7423:7423:7423) (7576:7576:7576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (4620:4620:4620))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (7423:7423:7423) (7576:7576:7576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6246:6246:6246) (6041:6041:6041))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (7423:7423:7423) (7576:7576:7576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5283:5283:5283) (5129:5129:5129))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT ena (7427:7427:7427) (7579:7579:7579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (7427:7427:7427) (7579:7579:7579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (603:603:603))
        (PORT datab (484:484:484) (533:533:533))
        (PORT datac (757:757:757) (786:786:786))
        (PORT datad (2436:2436:2436) (2339:2339:2339))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2678:2678:2678))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT ena (5625:5625:5625) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5631:5631:5631) (5625:5625:5625))
        (PORT d[1] (7545:7545:7545) (7505:7505:7505))
        (PORT d[2] (4299:4299:4299) (4303:4303:4303))
        (PORT d[3] (3733:3733:3733) (3555:3555:3555))
        (PORT d[4] (5479:5479:5479) (5367:5367:5367))
        (PORT d[5] (6735:6735:6735) (6708:6708:6708))
        (PORT d[6] (1950:1950:1950) (1901:1901:1901))
        (PORT d[7] (4384:4384:4384) (4198:4198:4198))
        (PORT d[8] (4358:4358:4358) (4307:4307:4307))
        (PORT d[9] (1551:1551:1551) (1475:1475:1475))
        (PORT d[10] (3508:3508:3508) (3378:3378:3378))
        (PORT d[11] (4601:4601:4601) (4495:4495:4495))
        (PORT d[12] (2259:2259:2259) (2152:2152:2152))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT ena (5621:5621:5621) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4231:4231:4231))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT ena (5621:5621:5621) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7035:7035:7035) (6846:6846:6846))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT ena (5621:5621:5621) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2859:2859:2859))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT ena (5625:5625:5625) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (5625:5625:5625) (5713:5713:5713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2975:2975:2975))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT ena (6013:6013:6013) (6094:6094:6094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4686:4686:4686))
        (PORT d[1] (6839:6839:6839) (6814:6814:6814))
        (PORT d[2] (3346:3346:3346) (3391:3391:3391))
        (PORT d[3] (3055:3055:3055) (2886:2886:2886))
        (PORT d[4] (4792:4792:4792) (4704:4704:4704))
        (PORT d[5] (5389:5389:5389) (5306:5306:5306))
        (PORT d[6] (1677:1677:1677) (1639:1639:1639))
        (PORT d[7] (3772:3772:3772) (3610:3610:3610))
        (PORT d[8] (3713:3713:3713) (3685:3685:3685))
        (PORT d[9] (3406:3406:3406) (3253:3253:3253))
        (PORT d[10] (2826:2826:2826) (2712:2712:2712))
        (PORT d[11] (3946:3946:3946) (3865:3865:3865))
        (PORT d[12] (2874:2874:2874) (2738:2738:2738))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT ena (6009:6009:6009) (6091:6091:6091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3400:3400:3400))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT ena (6009:6009:6009) (6091:6091:6091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6357:6357:6357) (6192:6192:6192))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT ena (6009:6009:6009) (6091:6091:6091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3116:3116:3116))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT ena (6013:6013:6013) (6094:6094:6094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT d[0] (6013:6013:6013) (6094:6094:6094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1254:1254:1254) (1160:1160:1160))
        (PORT datac (758:758:758) (787:787:787))
        (PORT datad (2105:2105:2105) (1977:1977:1977))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (767:767:767))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (926:926:926) (870:870:870))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1003:1003:1003))
        (PORT datab (645:645:645) (611:611:611))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (953:953:953))
        (PORT datab (1074:1074:1074) (1025:1025:1025))
        (PORT datad (680:680:680) (649:649:649))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (814:814:814))
        (PORT datab (1292:1292:1292) (1244:1244:1244))
        (PORT datac (758:758:758) (778:778:778))
        (PORT datad (766:766:766) (779:779:779))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_logic_op_raw\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1238:1238:1238))
        (PORT datab (1548:1548:1548) (1491:1491:1491))
        (PORT datac (1262:1262:1262) (1241:1241:1241))
        (PORT datad (697:697:697) (680:680:680))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_logic_op\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (637:637:637))
        (PORT datac (612:612:612) (564:564:564))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_logic_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1043:1043:1043) (1005:1005:1005))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (638:638:638) (716:716:716))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT sload (1661:1661:1661) (1709:1709:1709))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1220:1220:1220))
        (PORT datab (984:984:984) (958:958:958))
        (PORT datac (1773:1773:1773) (1745:1745:1745))
        (PORT datad (1274:1274:1274) (1251:1251:1251))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3808:3808:3808))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
        (PORT ena (5977:5977:5977) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (4048:4048:4048))
        (PORT d[1] (4985:4985:4985) (4875:4875:4875))
        (PORT d[2] (4368:4368:4368) (4286:4286:4286))
        (PORT d[3] (5615:5615:5615) (5296:5296:5296))
        (PORT d[4] (5689:5689:5689) (5282:5282:5282))
        (PORT d[5] (5703:5703:5703) (5648:5648:5648))
        (PORT d[6] (5871:5871:5871) (5439:5439:5439))
        (PORT d[7] (5180:5180:5180) (5145:5145:5145))
        (PORT d[8] (5810:5810:5810) (5432:5432:5432))
        (PORT d[9] (4527:4527:4527) (4423:4423:4423))
        (PORT d[10] (5571:5571:5571) (5280:5280:5280))
        (PORT d[11] (4312:4312:4312) (4348:4348:4348))
        (PORT d[12] (6363:6363:6363) (5948:5948:5948))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (PORT ena (5973:5973:5973) (6376:6376:6376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4188:4188:4188))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (PORT ena (5973:5973:5973) (6376:6376:6376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6684:6684:6684) (6521:6521:6521))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (PORT ena (5973:5973:5973) (6376:6376:6376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4879:4879:4879) (4459:4459:4459))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
        (PORT ena (5977:5977:5977) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
        (PORT d[0] (5977:5977:5977) (6379:6379:6379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3500:3500:3500))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT ena (6291:6291:6291) (6706:6706:6706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3805:3805:3805))
        (PORT d[1] (5285:5285:5285) (5161:5161:5161))
        (PORT d[2] (4375:4375:4375) (4293:4293:4293))
        (PORT d[3] (5574:5574:5574) (5244:5244:5244))
        (PORT d[4] (5952:5952:5952) (5535:5535:5535))
        (PORT d[5] (5993:5993:5993) (5920:5920:5920))
        (PORT d[6] (5856:5856:5856) (5423:5423:5423))
        (PORT d[7] (5488:5488:5488) (5437:5437:5437))
        (PORT d[8] (5849:5849:5849) (5460:5460:5460))
        (PORT d[9] (4568:4568:4568) (4462:4462:4462))
        (PORT d[10] (5578:5578:5578) (5288:5288:5288))
        (PORT d[11] (4335:4335:4335) (4357:4357:4357))
        (PORT d[12] (6694:6694:6694) (6266:6266:6266))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (6287:6287:6287) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4486:4486:4486))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (6287:6287:6287) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6971:6971:6971) (6798:6798:6798))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (6287:6287:6287) (6703:6703:6703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5202:5202:5202) (4763:4763:4763))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT ena (6291:6291:6291) (6706:6706:6706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (6291:6291:6291) (6706:6706:6706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (3956:3956:3956))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (4729:4729:4729) (4874:4874:4874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (5811:5811:5811))
        (PORT d[1] (3913:3913:3913) (3790:3790:3790))
        (PORT d[2] (2680:2680:2680) (2747:2747:2747))
        (PORT d[3] (4251:4251:4251) (4034:4034:4034))
        (PORT d[4] (5657:5657:5657) (5498:5498:5498))
        (PORT d[5] (4449:4449:4449) (4315:4315:4315))
        (PORT d[6] (3862:3862:3862) (3692:3692:3692))
        (PORT d[7] (4660:4660:4660) (4595:4595:4595))
        (PORT d[8] (4004:4004:4004) (3856:3856:3856))
        (PORT d[9] (4214:4214:4214) (4122:4122:4122))
        (PORT d[10] (4418:4418:4418) (4162:4162:4162))
        (PORT d[11] (5012:5012:5012) (5096:5096:5096))
        (PORT d[12] (7182:7182:7182) (6772:6772:6772))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT ena (4725:4725:4725) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (4827:4827:4827))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT ena (4725:4725:4725) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5998:5998:5998) (5836:5836:5836))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT ena (4725:4725:4725) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3882:3882:3882))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (4729:4729:4729) (4874:4874:4874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT d[0] (4729:4729:4729) (4874:4874:4874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2218:2218:2218))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT ena (4422:4422:4422) (4590:4590:4590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3503:3503:3503))
        (PORT d[1] (3251:3251:3251) (3110:3110:3110))
        (PORT d[2] (2329:2329:2329) (2247:2247:2247))
        (PORT d[3] (2765:2765:2765) (2627:2627:2627))
        (PORT d[4] (3881:3881:3881) (3725:3725:3725))
        (PORT d[5] (3734:3734:3734) (3564:3564:3564))
        (PORT d[6] (3832:3832:3832) (3667:3667:3667))
        (PORT d[7] (2836:2836:2836) (2702:2702:2702))
        (PORT d[8] (2316:2316:2316) (2212:2212:2212))
        (PORT d[9] (2774:2774:2774) (2635:2635:2635))
        (PORT d[10] (4003:4003:4003) (3821:3821:3821))
        (PORT d[11] (3442:3442:3442) (3421:3421:3421))
        (PORT d[12] (4028:4028:4028) (3823:3823:3823))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT ena (4418:4418:4418) (4587:4587:4587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (3983:3983:3983))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT ena (4418:4418:4418) (4587:4587:4587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7645:7645:7645) (7437:7437:7437))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT ena (4418:4418:4418) (4587:4587:4587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3413:3413:3413))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT ena (4422:4422:4422) (4590:4590:4590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT d[0] (4422:4422:4422) (4590:4590:4590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2116:2116:2116))
        (PORT datab (2844:2844:2844) (2742:2742:2742))
        (PORT datac (713:713:713) (672:672:672))
        (PORT datad (1761:1761:1761) (1807:1807:1807))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2222:2222:2222))
        (PORT datab (2845:2845:2845) (2743:2743:2743))
        (PORT datac (3146:3146:3146) (2827:2827:2827))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2781:2781:2781) (2680:2680:2680))
        (PORT datab (1810:1810:1810) (1813:1813:1813))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2234:2234:2234) (2133:2133:2133))
        (PORT datad (910:910:910) (846:846:846))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1100:1100:1100))
        (PORT datab (780:780:780) (755:755:755))
        (PORT datad (343:343:343) (324:324:324))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (698:698:698))
        (PORT datab (302:302:302) (392:392:392))
        (PORT datad (423:423:423) (453:453:453))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (930:930:930))
        (PORT datab (1093:1093:1093) (1079:1079:1079))
        (PORT datac (906:906:906) (819:819:819))
        (PORT datad (1924:1924:1924) (1875:1875:1875))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (730:730:730))
        (PORT datab (1271:1271:1271) (1193:1193:1193))
        (PORT datad (937:937:937) (868:868:868))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (910:910:910))
        (PORT datab (985:985:985) (940:940:940))
        (PORT datac (943:943:943) (875:875:875))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_rshift8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1006:1006:1006) (941:941:941))
        (PORT datad (824:824:824) (866:866:866))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (PORT ena (942:942:942) (893:893:893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1085:1085:1085) (1079:1079:1079))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT sload (1344:1344:1344) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1461:1461:1461) (1463:1463:1463))
        (PORT datac (1023:1023:1023) (1096:1096:1096))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_mem_byte_en\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1732:1732:1732))
        (PORT datab (1082:1082:1082) (1030:1030:1030))
        (PORT datac (1509:1509:1509) (1428:1428:1428))
        (PORT datad (1609:1609:1609) (1534:1534:1534))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1386:1386:1386))
        (PORT datac (1744:1744:1744) (1797:1797:1797))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (4021:4021:4021))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (PORT ena (7453:7453:7453) (7603:7603:7603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4857:4857:4857))
        (PORT d[1] (6976:6976:6976) (6852:6852:6852))
        (PORT d[2] (1906:1906:1906) (1940:1940:1940))
        (PORT d[3] (4761:4761:4761) (4577:4577:4577))
        (PORT d[4] (6399:6399:6399) (6177:6177:6177))
        (PORT d[5] (5194:5194:5194) (5162:5162:5162))
        (PORT d[6] (3870:3870:3870) (3797:3797:3797))
        (PORT d[7] (5397:5397:5397) (5091:5091:5091))
        (PORT d[8] (2871:2871:2871) (2779:2779:2779))
        (PORT d[9] (5426:5426:5426) (5296:5296:5296))
        (PORT d[10] (4786:4786:4786) (4639:4639:4639))
        (PORT d[11] (2464:2464:2464) (2453:2453:2453))
        (PORT d[12] (4516:4516:4516) (4372:4372:4372))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT ena (7449:7449:7449) (7600:7600:7600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6014:6014:6014) (5727:5727:5727))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT ena (7449:7449:7449) (7600:7600:7600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5006:5006:5006))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT ena (7449:7449:7449) (7600:7600:7600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2305:2305:2305))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (PORT ena (7453:7453:7453) (7603:7603:7603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (PORT d[0] (7453:7453:7453) (7603:7603:7603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3402:3402:3402))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT ena (5996:5996:5996) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (4987:4987:4987))
        (PORT d[1] (7159:7159:7159) (7119:7119:7119))
        (PORT d[2] (3671:3671:3671) (3706:3706:3706))
        (PORT d[3] (3382:3382:3382) (3210:3210:3210))
        (PORT d[4] (5130:5130:5130) (5033:5033:5033))
        (PORT d[5] (5698:5698:5698) (5600:5600:5600))
        (PORT d[6] (1982:1982:1982) (1933:1933:1933))
        (PORT d[7] (4095:4095:4095) (3921:3921:3921))
        (PORT d[8] (4035:4035:4035) (3995:3995:3995))
        (PORT d[9] (3744:3744:3744) (3581:3581:3581))
        (PORT d[10] (3204:3204:3204) (3084:3084:3084))
        (PORT d[11] (4282:4282:4282) (4188:4188:4188))
        (PORT d[12] (3206:3206:3206) (3060:3060:3060))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT ena (5992:5992:5992) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (3842:3842:3842))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT ena (5992:5992:5992) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6712:6712:6712) (6534:6534:6534))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT ena (5992:5992:5992) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1959:1959:1959))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT ena (5996:5996:5996) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT d[0] (5996:5996:5996) (6076:6076:6076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (4349:4349:4349))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT ena (6144:6144:6144) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4144:4144:4144))
        (PORT d[1] (6886:6886:6886) (6478:6478:6478))
        (PORT d[2] (2087:2087:2087) (2060:2060:2060))
        (PORT d[3] (5741:5741:5741) (5521:5521:5521))
        (PORT d[4] (7195:7195:7195) (6911:6911:6911))
        (PORT d[5] (5744:5744:5744) (5666:5666:5666))
        (PORT d[6] (5410:5410:5410) (5122:5122:5122))
        (PORT d[7] (5002:5002:5002) (4879:4879:4879))
        (PORT d[8] (2204:2204:2204) (2098:2098:2098))
        (PORT d[9] (5079:5079:5079) (4936:4936:4936))
        (PORT d[10] (5180:5180:5180) (4932:4932:4932))
        (PORT d[11] (2484:2484:2484) (2476:2476:2476))
        (PORT d[12] (5305:5305:5305) (5047:5047:5047))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT ena (6140:6140:6140) (6275:6275:6275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4835:4835:4835))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT ena (6140:6140:6140) (6275:6275:6275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5851:5851:5851) (5610:5610:5610))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT ena (6140:6140:6140) (6275:6275:6275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2883:2883:2883))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT ena (6144:6144:6144) (6278:6278:6278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (6144:6144:6144) (6278:6278:6278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2399:2399:2399) (2260:2260:2260))
        (PORT datab (1799:1799:1799) (1716:1716:1716))
        (PORT datac (4323:4323:4323) (4292:4292:4292))
        (PORT datad (1224:1224:1224) (1134:1134:1134))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (4384:4384:4384))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT ena (5804:5804:5804) (5927:5927:5927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4130:4130:4130))
        (PORT d[1] (7310:7310:7310) (6907:6907:6907))
        (PORT d[2] (2915:2915:2915) (2912:2912:2912))
        (PORT d[3] (5977:5977:5977) (5731:5731:5731))
        (PORT d[4] (7203:7203:7203) (6920:6920:6920))
        (PORT d[5] (5836:5836:5836) (5767:5767:5767))
        (PORT d[6] (4518:4518:4518) (4430:4430:4430))
        (PORT d[7] (5056:5056:5056) (4934:4934:4934))
        (PORT d[8] (1876:1876:1876) (1787:1787:1787))
        (PORT d[9] (5052:5052:5052) (4905:4905:4905))
        (PORT d[10] (5138:5138:5138) (4894:4894:4894))
        (PORT d[11] (2460:2460:2460) (2441:2441:2441))
        (PORT d[12] (5181:5181:5181) (5012:5012:5012))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (5800:5800:5800) (5924:5924:5924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (2927:2927:2927))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (5800:5800:5800) (5924:5924:5924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2298:2298:2298))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (5800:5800:5800) (5924:5924:5924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2876:2876:2876))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT ena (5804:5804:5804) (5927:5927:5927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (5804:5804:5804) (5927:5927:5927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1804:1804:1804))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (4318:4318:4318) (4287:4287:4287))
        (PORT datad (691:691:691) (650:650:650))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3452:3452:3452))
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (PORT ena (7114:7114:7114) (7258:7258:7258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4237:4237:4237))
        (PORT d[1] (6673:6673:6673) (6566:6566:6566))
        (PORT d[2] (3270:3270:3270) (3281:3281:3281))
        (PORT d[3] (4625:4625:4625) (4433:4433:4433))
        (PORT d[4] (6099:6099:6099) (5889:5889:5889))
        (PORT d[5] (5956:5956:5956) (5936:5936:5936))
        (PORT d[6] (3545:3545:3545) (3481:3481:3481))
        (PORT d[7] (5050:5050:5050) (4753:4753:4753))
        (PORT d[8] (2867:2867:2867) (2767:2767:2767))
        (PORT d[9] (5447:5447:5447) (5325:5325:5325))
        (PORT d[10] (4458:4458:4458) (4318:4318:4318))
        (PORT d[11] (4126:4126:4126) (4071:4071:4071))
        (PORT d[12] (3880:3880:3880) (3763:3763:3763))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
        (PORT ena (7110:7110:7110) (7255:7255:7255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (3785:3785:3785))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
        (PORT ena (7110:7110:7110) (7255:7255:7255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5704:5704:5704))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
        (PORT ena (7110:7110:7110) (7255:7255:7255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1943:1943:1943))
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (PORT ena (7114:7114:7114) (7258:7258:7258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (PORT d[0] (7114:7114:7114) (7258:7258:7258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4088:4088:4088))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT ena (5478:5478:5478) (5591:5591:5591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3807:3807:3807))
        (PORT d[1] (7316:7316:7316) (6919:6919:6919))
        (PORT d[2] (1922:1922:1922) (1952:1952:1952))
        (PORT d[3] (5675:5675:5675) (5447:5447:5447))
        (PORT d[4] (6711:6711:6711) (6473:6473:6473))
        (PORT d[5] (5184:5184:5184) (5147:5147:5147))
        (PORT d[6] (4502:4502:4502) (4401:4401:4401))
        (PORT d[7] (5380:5380:5380) (5242:5242:5242))
        (PORT d[8] (1928:1928:1928) (1854:1854:1854))
        (PORT d[9] (5073:5073:5073) (4922:4922:4922))
        (PORT d[10] (5141:5141:5141) (4977:4977:4977))
        (PORT d[11] (2854:2854:2854) (2834:2834:2834))
        (PORT d[12] (4853:4853:4853) (4699:4699:4699))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (5474:5474:5474) (5588:5588:5588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4577:4577:4577))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (5474:5474:5474) (5588:5588:5588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2001:2001:2001))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (5474:5474:5474) (5588:5588:5588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2603:2603:2603))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT ena (5478:5478:5478) (5591:5591:5591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (5478:5478:5478) (5591:5591:5591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2838:2838:2838))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT ena (7360:7360:7360) (7443:7443:7443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5368:5368:5368) (5424:5424:5424))
        (PORT d[1] (6847:6847:6847) (6796:6796:6796))
        (PORT d[2] (2592:2592:2592) (2490:2490:2490))
        (PORT d[3] (3747:3747:3747) (3575:3575:3575))
        (PORT d[4] (4048:4048:4048) (3993:3993:3993))
        (PORT d[5] (6567:6567:6567) (6516:6516:6516))
        (PORT d[6] (2354:2354:2354) (2327:2327:2327))
        (PORT d[7] (3169:3169:3169) (3036:3036:3036))
        (PORT d[8] (4117:4117:4117) (4104:4104:4104))
        (PORT d[9] (3529:3529:3529) (3365:3365:3365))
        (PORT d[10] (3443:3443:3443) (3279:3279:3279))
        (PORT d[11] (3545:3545:3545) (3542:3542:3542))
        (PORT d[12] (4350:4350:4350) (4137:4137:4137))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
        (PORT ena (7356:7356:7356) (7440:7440:7440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4060:4060:4060))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
        (PORT ena (7356:7356:7356) (7440:7440:7440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7314:7314:7314) (7133:7133:7133))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
        (PORT ena (7356:7356:7356) (7440:7440:7440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1861:1861:1861))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT ena (7360:7360:7360) (7443:7443:7443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT d[0] (7360:7360:7360) (7443:7443:7443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4087:4087:4087))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT ena (5795:5795:5795) (5918:5918:5918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (3837:3837:3837))
        (PORT d[1] (7199:7199:7199) (6773:6773:6773))
        (PORT d[2] (2571:2571:2571) (2585:2585:2585))
        (PORT d[3] (5693:5693:5693) (5470:5470:5470))
        (PORT d[4] (7058:7058:7058) (6812:6812:6812))
        (PORT d[5] (5525:5525:5525) (5473:5473:5473))
        (PORT d[6] (4806:4806:4806) (4706:4706:4706))
        (PORT d[7] (5327:5327:5327) (5191:5191:5191))
        (PORT d[8] (1945:1945:1945) (1869:1869:1869))
        (PORT d[9] (5045:5045:5045) (4902:4902:4902))
        (PORT d[10] (5473:5473:5473) (5211:5211:5211))
        (PORT d[11] (2802:2802:2802) (2779:2779:2779))
        (PORT d[12] (5174:5174:5174) (5004:5004:5004))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT ena (5791:5791:5791) (5915:5915:5915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2936:2936:2936))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT ena (5791:5791:5791) (5915:5915:5915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2318:2318:2318))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT ena (5791:5791:5791) (5915:5915:5915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2593:2593:2593))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT ena (5795:5795:5795) (5918:5918:5918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (5795:5795:5795) (5918:5918:5918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (2085:2085:2085))
        (PORT datab (4352:4352:4352) (4317:4317:4317))
        (PORT datac (980:980:980) (915:915:915))
        (PORT datad (1779:1779:1779) (1690:1690:1690))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1328:1328:1328))
        (PORT datab (1800:1800:1800) (1717:1717:1717))
        (PORT datac (887:887:887) (815:815:815))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (540:540:540))
        (PORT datac (1250:1250:1250) (1195:1195:1195))
        (PORT datad (1571:1571:1571) (1407:1407:1407))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (732:732:732))
        (PORT datab (762:762:762) (730:730:730))
        (PORT datad (1225:1225:1225) (1155:1155:1155))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (909:909:909))
        (PORT datab (984:984:984) (940:940:940))
        (PORT datac (937:937:937) (895:895:895))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (PORT ena (942:942:942) (893:893:893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1745:1745:1745))
        (PORT datab (733:733:733) (684:684:684))
        (PORT datac (1336:1336:1336) (1328:1328:1328))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1047:1047:1047) (1037:1037:1037))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2098:2098:2098))
        (PORT datab (763:763:763) (747:747:747))
        (PORT datad (963:963:963) (918:918:918))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (708:708:708))
        (PORT datab (1072:1072:1072) (1023:1023:1023))
        (PORT datac (854:854:854) (908:908:908))
        (PORT datad (561:561:561) (508:508:508))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1411:1411:1411) (1403:1403:1403))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[27\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (857:857:857))
        (PORT datab (2159:2159:2159) (2075:2075:2075))
        (PORT datad (410:410:410) (388:388:388))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1541:1541:1541) (1486:1486:1486))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (730:730:730))
        (PORT datab (687:687:687) (680:680:680))
        (PORT datac (261:261:261) (338:338:338))
        (PORT datad (1094:1094:1094) (1074:1074:1074))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1057:1057:1057))
        (PORT datad (1219:1219:1219) (1170:1170:1170))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (904:904:904))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1056:1056:1056) (1060:1060:1060))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (992:992:992))
        (PORT datab (1061:1061:1061) (1025:1025:1025))
        (PORT datac (1355:1355:1355) (1348:1348:1348))
        (PORT datad (1227:1227:1227) (1184:1184:1184))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1935:1935:1935) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1220:1220:1220))
        (PORT datab (1074:1074:1074) (1074:1074:1074))
        (PORT datad (701:701:701) (715:715:715))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (825:825:825))
        (PORT datab (789:789:789) (807:807:807))
        (PORT datac (286:286:286) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1088:1088:1088))
        (PORT datab (1134:1134:1134) (1104:1104:1104))
        (PORT datac (1381:1381:1381) (1324:1324:1324))
        (PORT datad (1359:1359:1359) (1350:1350:1350))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1979:1979:1979) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1922:1922:1922))
        (PORT datab (936:936:936) (873:873:873))
        (PORT datac (960:960:960) (894:894:894))
        (PORT datad (1045:1045:1045) (1039:1039:1039))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (601:601:601) (669:669:669))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (1269:1269:1269) (1190:1190:1190))
        (PORT datad (710:710:710) (695:695:695))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (708:708:708))
        (PORT datab (1212:1212:1212) (1152:1152:1152))
        (PORT datac (859:859:859) (914:914:914))
        (PORT datad (1028:1028:1028) (987:987:987))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1411:1411:1411) (1403:1403:1403))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1745:1745:1745) (1799:1799:1799))
        (PORT datad (1188:1188:1188) (1136:1136:1136))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (3895:3895:3895))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT ena (5087:5087:5087) (5243:5243:5243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5828:5828:5828) (5835:5835:5835))
        (PORT d[1] (3960:3960:3960) (3838:3838:3838))
        (PORT d[2] (2679:2679:2679) (2755:2755:2755))
        (PORT d[3] (4618:4618:4618) (4394:4394:4394))
        (PORT d[4] (5670:5670:5670) (5525:5525:5525))
        (PORT d[5] (4473:4473:4473) (4341:4341:4341))
        (PORT d[6] (3834:3834:3834) (3662:3662:3662))
        (PORT d[7] (4710:4710:4710) (4646:4646:4646))
        (PORT d[8] (3666:3666:3666) (3527:3527:3527))
        (PORT d[9] (4544:4544:4544) (4444:4444:4444))
        (PORT d[10] (4723:4723:4723) (4451:4451:4451))
        (PORT d[11] (5368:5368:5368) (5438:5438:5438))
        (PORT d[12] (7175:7175:7175) (6772:6772:6772))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT ena (5083:5083:5083) (5240:5240:5240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3850:3850:3850))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT ena (5083:5083:5083) (5240:5240:5240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6331:6331:6331) (6162:6162:6162))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT ena (5083:5083:5083) (5240:5240:5240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3041:3041:3041))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT ena (5087:5087:5087) (5243:5243:5243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (5087:5087:5087) (5243:5243:5243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (3845:3845:3845))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5068:5068:5068) (5224:5224:5224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5630:5630:5630) (5675:5675:5675))
        (PORT d[1] (4252:4252:4252) (4099:4099:4099))
        (PORT d[2] (2719:2719:2719) (2797:2797:2797))
        (PORT d[3] (4608:4608:4608) (4386:4386:4386))
        (PORT d[4] (5671:5671:5671) (5524:5524:5524))
        (PORT d[5] (4467:4467:4467) (4331:4331:4331))
        (PORT d[6] (3793:3793:3793) (3626:3626:3626))
        (PORT d[7] (4711:4711:4711) (4647:4647:4647))
        (PORT d[8] (3665:3665:3665) (3526:3526:3526))
        (PORT d[9] (4577:4577:4577) (4477:4477:4477))
        (PORT d[10] (4729:4729:4729) (4458:4458:4458))
        (PORT d[11] (5317:5317:5317) (5387:5387:5387))
        (PORT d[12] (7536:7536:7536) (7120:7120:7120))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT ena (5064:5064:5064) (5221:5221:5221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4375:4375:4375))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT ena (5064:5064:5064) (5221:5221:5221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6340:6340:6340) (6172:6172:6172))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT ena (5064:5064:5064) (5221:5221:5221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2727:2727:2727))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5068:5068:5068) (5224:5224:5224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (5068:5068:5068) (5224:5224:5224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (3648:3648:3648))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (5596:5596:5596) (5695:5695:5695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4955:4955:4955))
        (PORT d[1] (4926:4926:4926) (4774:4774:4774))
        (PORT d[2] (3131:3131:3131) (3104:3104:3104))
        (PORT d[3] (5025:5025:5025) (4724:4724:4724))
        (PORT d[4] (5131:5131:5131) (4901:4901:4901))
        (PORT d[5] (4822:4822:4822) (4704:4704:4704))
        (PORT d[6] (5583:5583:5583) (5404:5404:5404))
        (PORT d[7] (3788:3788:3788) (3736:3736:3736))
        (PORT d[8] (4023:4023:4023) (3988:3988:3988))
        (PORT d[9] (5986:5986:5986) (5804:5804:5804))
        (PORT d[10] (4457:4457:4457) (4239:4239:4239))
        (PORT d[11] (3938:3938:3938) (3998:3998:3998))
        (PORT d[12] (4601:4601:4601) (4363:4363:4363))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (5592:5592:5592) (5692:5692:5692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (4973:4973:4973))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (5592:5592:5592) (5692:5692:5692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5836:5836:5836) (5615:5615:5615))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (5592:5592:5592) (5692:5692:5692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3447:3447:3447))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (5596:5596:5596) (5695:5695:5695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (5596:5596:5596) (5695:5695:5695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3266:3266:3266) (3185:3185:3185))
        (PORT datab (4632:4632:4632) (4687:4687:4687))
        (PORT datac (1660:1660:1660) (1569:1569:1569))
        (PORT datad (2256:2256:2256) (2049:2049:2049))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3212:3212:3212))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT ena (5313:5313:5313) (5488:5488:5488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4070:4070:4070))
        (PORT d[1] (4312:4312:4312) (4200:4200:4200))
        (PORT d[2] (3992:3992:3992) (3912:3912:3912))
        (PORT d[3] (5616:5616:5616) (5285:5285:5285))
        (PORT d[4] (4534:4534:4534) (4289:4289:4289))
        (PORT d[5] (5749:5749:5749) (5697:5697:5697))
        (PORT d[6] (4501:4501:4501) (4248:4248:4248))
        (PORT d[7] (4405:4405:4405) (4335:4335:4335))
        (PORT d[8] (4944:4944:4944) (4695:4695:4695))
        (PORT d[9] (4464:4464:4464) (4340:4340:4340))
        (PORT d[10] (5232:5232:5232) (4918:4918:4918))
        (PORT d[11] (4711:4711:4711) (4773:4773:4773))
        (PORT d[12] (5298:5298:5298) (5048:5048:5048))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (PORT ena (5309:5309:5309) (5485:5485:5485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (3927:3927:3927))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (PORT ena (5309:5309:5309) (5485:5485:5485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6754:6754:6754) (6612:6612:6612))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (PORT ena (5309:5309:5309) (5485:5485:5485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3480:3480:3480))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT ena (5313:5313:5313) (5488:5488:5488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (5313:5313:5313) (5488:5488:5488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1494:1494:1494))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2516:2516:2516) (2302:2302:2302))
        (PORT datad (3230:3230:3230) (3137:3137:3137))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3220:3220:3220))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (5611:5611:5611) (5802:5802:5802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4394:4394:4394))
        (PORT d[1] (4008:4008:4008) (3915:3915:3915))
        (PORT d[2] (4325:4325:4325) (4228:4228:4228))
        (PORT d[3] (5586:5586:5586) (5258:5258:5258))
        (PORT d[4] (4456:4456:4456) (4207:4207:4207))
        (PORT d[5] (5831:5831:5831) (5781:5781:5781))
        (PORT d[6] (4446:4446:4446) (4191:4191:4191))
        (PORT d[7] (4986:4986:4986) (4903:4903:4903))
        (PORT d[8] (4619:4619:4619) (4383:4383:4383))
        (PORT d[9] (4792:4792:4792) (4666:4666:4666))
        (PORT d[10] (4920:4920:4920) (4626:4626:4626))
        (PORT d[11] (4033:4033:4033) (4103:4103:4103))
        (PORT d[12] (4943:4943:4943) (4706:4706:4706))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (5607:5607:5607) (5799:5799:5799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (4898:4898:4898))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (5607:5607:5607) (5799:5799:5799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7078:7078:7078) (6921:6921:6921))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (5607:5607:5607) (5799:5799:5799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3476:3476:3476))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (5611:5611:5611) (5802:5802:5802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT d[0] (5611:5611:5611) (5802:5802:5802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3966:3966:3966) (3892:3892:3892))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT ena (5045:5045:5045) (5203:5203:5203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (5837:5837:5837))
        (PORT d[1] (3953:3953:3953) (3832:3832:3832))
        (PORT d[2] (2722:2722:2722) (2797:2797:2797))
        (PORT d[3] (4280:4280:4280) (4067:4067:4067))
        (PORT d[4] (5662:5662:5662) (5517:5517:5517))
        (PORT d[5] (4465:4465:4465) (4330:4330:4330))
        (PORT d[6] (3823:3823:3823) (3653:3653:3653))
        (PORT d[7] (4701:4701:4701) (4636:4636:4636))
        (PORT d[8] (3997:3997:3997) (3848:3848:3848))
        (PORT d[9] (4561:4561:4561) (4459:4459:4459))
        (PORT d[10] (4252:4252:4252) (4028:4028:4028))
        (PORT d[11] (5045:5045:5045) (5128:5128:5128))
        (PORT d[12] (7167:7167:7167) (6763:6763:6763))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (5041:5041:5041) (5200:5200:5200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7270:7270:7270) (6998:6998:6998))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (5041:5041:5041) (5200:5200:5200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6341:6341:6341) (6172:6172:6172))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (5041:5041:5041) (5200:5200:5200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3047:3047:3047))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT ena (5045:5045:5045) (5203:5203:5203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (5045:5045:5045) (5203:5203:5203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3160:3160:3160))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (PORT ena (5713:5713:5713) (6095:6095:6095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4184:4184:4184))
        (PORT d[1] (4669:4669:4669) (4571:4571:4571))
        (PORT d[2] (4293:4293:4293) (4195:4195:4195))
        (PORT d[3] (5223:5223:5223) (4915:4915:4915))
        (PORT d[4] (5310:5310:5310) (4916:4916:4916))
        (PORT d[5] (5717:5717:5717) (5658:5658:5658))
        (PORT d[6] (5837:5837:5837) (5400:5400:5400))
        (PORT d[7] (4816:4816:4816) (4794:4794:4794))
        (PORT d[8] (5487:5487:5487) (5115:5115:5115))
        (PORT d[9] (4199:4199:4199) (4106:4106:4106))
        (PORT d[10] (5279:5279:5279) (4996:4996:4996))
        (PORT d[11] (4274:4274:4274) (4291:4291:4291))
        (PORT d[12] (6023:6023:6023) (5616:5616:5616))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (5709:5709:5709) (6092:6092:6092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5188:5188:5188) (4982:4982:4982))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (5709:5709:5709) (6092:6092:6092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (6527:6527:6527))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (5709:5709:5709) (6092:6092:6092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3098:3098:3098))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (PORT ena (5713:5713:5713) (6095:6095:6095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (PORT d[0] (5713:5713:5713) (6095:6095:6095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3837:3837:3837))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT ena (5245:5245:5245) (5357:5357:5357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5677:5677:5677))
        (PORT d[1] (4904:4904:4904) (4757:4757:4757))
        (PORT d[2] (3004:3004:3004) (2982:2982:2982))
        (PORT d[3] (6759:6759:6759) (6331:6331:6331))
        (PORT d[4] (5515:5515:5515) (5326:5326:5326))
        (PORT d[5] (4939:4939:4939) (4834:4834:4834))
        (PORT d[6] (5558:5558:5558) (5367:5367:5367))
        (PORT d[7] (4027:4027:4027) (3964:3964:3964))
        (PORT d[8] (3848:3848:3848) (3863:3863:3863))
        (PORT d[9] (4643:4643:4643) (4574:4574:4574))
        (PORT d[10] (5010:5010:5010) (4731:4731:4731))
        (PORT d[11] (5262:5262:5262) (5293:5293:5293))
        (PORT d[12] (4113:4113:4113) (3955:3955:3955))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (5241:5241:5241) (5354:5354:5354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3458:3458:3458))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (5241:5241:5241) (5354:5354:5354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6264:6264:6264) (6074:6074:6074))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (5241:5241:5241) (5354:5354:5354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3487:3487:3487))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT ena (5245:5245:5245) (5357:5357:5357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (5245:5245:5245) (5357:5357:5357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3303:3303:3303) (3045:3045:3045))
        (PORT datab (4624:4624:4624) (4678:4678:4678))
        (PORT datac (1598:1598:1598) (1502:1502:1502))
        (PORT datad (3229:3229:3229) (3135:3135:3135))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1613:1613:1613))
        (PORT datab (1562:1562:1562) (1464:1464:1464))
        (PORT datac (4596:4596:4596) (4654:4654:4654))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (2915:2915:2915) (2826:2826:2826))
        (PORT datac (184:184:184) (212:212:212))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2434:2434:2434) (2281:2281:2281))
        (PORT datab (760:760:760) (743:743:743))
        (PORT datad (964:964:964) (920:920:920))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (946:946:946))
        (PORT datab (586:586:586) (536:536:536))
        (PORT datac (683:683:683) (674:674:674))
        (PORT datad (1021:1021:1021) (980:980:980))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1411:1411:1411) (1403:1403:1403))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_hi\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (757:757:757))
        (PORT datab (1335:1335:1335) (1294:1294:1294))
        (PORT datac (1251:1251:1251) (1199:1199:1199))
        (PORT datad (593:593:593) (541:541:541))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_hi\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (413:413:413))
        (PORT datab (817:817:817) (824:824:824))
        (PORT datad (647:647:647) (632:632:632))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_invert_arith_src_msb\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (981:981:981))
        (PORT datab (1588:1588:1588) (1541:1541:1541))
        (PORT datac (1728:1728:1728) (1643:1643:1643))
        (PORT datad (712:712:712) (700:700:700))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_invert_arith_src_msb\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (272:272:272))
        (PORT datab (386:386:386) (378:378:378))
        (PORT datac (1548:1548:1548) (1483:1483:1483))
        (PORT datad (218:218:218) (241:241:241))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_invert_arith_src_msb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (681:681:681))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (594:594:594) (549:549:549))
        (PORT datad (922:922:922) (904:904:904))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_invert_arith_src_msb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (742:742:742))
        (PORT datab (718:718:718) (726:726:726))
        (PORT datad (411:411:411) (433:433:433))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (781:781:781) (749:749:749))
        (PORT d[1] (756:756:756) (716:716:716))
        (PORT d[2] (658:658:658) (614:614:614))
        (PORT d[3] (1059:1059:1059) (1004:1004:1004))
        (PORT d[4] (1041:1041:1041) (977:977:977))
        (PORT d[5] (1252:1252:1252) (1163:1163:1163))
        (PORT d[6] (1068:1068:1068) (1012:1012:1012))
        (PORT d[7] (765:765:765) (734:734:734))
        (PORT d[8] (761:761:761) (732:732:732))
        (PORT d[9] (732:732:732) (691:691:691))
        (PORT d[10] (1036:1036:1036) (981:981:981))
        (PORT d[11] (1054:1054:1054) (1002:1002:1002))
        (PORT d[12] (732:732:732) (707:707:707))
        (PORT d[13] (1076:1076:1076) (1019:1019:1019))
        (PORT d[14] (1093:1093:1093) (1032:1032:1032))
        (PORT d[15] (752:752:752) (720:720:720))
        (PORT d[16] (1306:1306:1306) (1245:1245:1245))
        (PORT d[17] (1013:1013:1013) (956:956:956))
        (PORT d[18] (1007:1007:1007) (951:951:951))
        (PORT d[19] (748:748:748) (713:713:713))
        (PORT d[20] (720:720:720) (696:696:696))
        (PORT d[21] (1351:1351:1351) (1291:1291:1291))
        (PORT d[22] (1021:1021:1021) (974:974:974))
        (PORT d[23] (755:755:755) (728:728:728))
        (PORT d[24] (727:727:727) (704:704:704))
        (PORT d[25] (1017:1017:1017) (965:965:965))
        (PORT d[26] (1042:1042:1042) (994:994:994))
        (PORT d[27] (1095:1095:1095) (1043:1043:1043))
        (PORT d[28] (1000:1000:1000) (949:949:949))
        (PORT d[29] (1028:1028:1028) (969:969:969))
        (PORT d[30] (1052:1052:1052) (994:994:994))
        (PORT d[31] (1024:1024:1024) (975:975:975))
        (PORT clk (2276:2276:2276) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1060:1060:1060))
        (PORT d[1] (1075:1075:1075) (1070:1070:1070))
        (PORT d[2] (1083:1083:1083) (1068:1068:1068))
        (PORT d[3] (1082:1082:1082) (1080:1080:1080))
        (PORT d[4] (1100:1100:1100) (1088:1088:1088))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1418:1418:1418))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1237:1237:1237))
        (PORT d[1] (1331:1331:1331) (1286:1286:1286))
        (PORT d[2] (1355:1355:1355) (1303:1303:1303))
        (PORT d[3] (1300:1300:1300) (1258:1258:1258))
        (PORT d[4] (1320:1320:1320) (1285:1285:1285))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[31\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1244:1244:1244))
        (PORT datab (376:376:376) (492:492:492))
        (PORT datac (681:681:681) (657:657:657))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_arith_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (803:803:803))
        (PORT datad (412:412:412) (434:434:434))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[30\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (850:850:850))
        (PORT datab (2157:2157:2157) (2074:2074:2074))
        (PORT datad (406:406:406) (381:381:381))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (974:974:974))
        (PORT d[1] (1051:1051:1051) (988:988:988))
        (PORT d[2] (1260:1260:1260) (1177:1177:1177))
        (PORT d[3] (1307:1307:1307) (1225:1225:1225))
        (PORT d[4] (1015:1015:1015) (959:959:959))
        (PORT d[5] (1574:1574:1574) (1467:1467:1467))
        (PORT d[6] (1368:1368:1368) (1303:1303:1303))
        (PORT d[7] (759:759:759) (730:730:730))
        (PORT d[8] (766:766:766) (729:729:729))
        (PORT d[9] (1061:1061:1061) (1011:1011:1011))
        (PORT d[10] (1352:1352:1352) (1278:1278:1278))
        (PORT d[11] (1030:1030:1030) (977:977:977))
        (PORT d[12] (756:756:756) (731:731:731))
        (PORT d[13] (1004:1004:1004) (948:948:948))
        (PORT d[14] (1020:1020:1020) (958:958:958))
        (PORT d[15] (770:770:770) (737:737:737))
        (PORT d[16] (1081:1081:1081) (1026:1026:1026))
        (PORT d[17] (1355:1355:1355) (1288:1288:1288))
        (PORT d[18] (1300:1300:1300) (1232:1232:1232))
        (PORT d[19] (1012:1012:1012) (963:963:963))
        (PORT d[20] (780:780:780) (755:755:755))
        (PORT d[21] (1014:1014:1014) (970:970:970))
        (PORT d[22] (1266:1266:1266) (1185:1185:1185))
        (PORT d[23] (737:737:737) (715:715:715))
        (PORT d[24] (766:766:766) (740:740:740))
        (PORT d[25] (1037:1037:1037) (990:990:990))
        (PORT d[26] (1025:1025:1025) (972:972:972))
        (PORT d[27] (1049:1049:1049) (995:995:995))
        (PORT d[28] (1294:1294:1294) (1217:1217:1217))
        (PORT d[29] (1011:1011:1011) (951:951:951))
        (PORT d[30] (1272:1272:1272) (1199:1199:1199))
        (PORT d[31] (1027:1027:1027) (984:984:984))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (811:811:811))
        (PORT d[1] (837:837:837) (842:842:842))
        (PORT d[2] (1298:1298:1298) (1253:1253:1253))
        (PORT d[3] (1364:1364:1364) (1344:1344:1344))
        (PORT d[4] (769:769:769) (778:778:778))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1067:1067:1067))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1258:1258:1258))
        (PORT d[1] (1069:1069:1069) (1070:1070:1070))
        (PORT d[2] (1263:1263:1263) (1230:1230:1230))
        (PORT d[3] (1275:1275:1275) (1244:1244:1244))
        (PORT d[4] (1567:1567:1567) (1515:1515:1515))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|SoC_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[20\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (957:957:957) (904:904:904))
        (PORT datac (608:608:608) (570:570:570))
        (PORT datad (913:913:913) (826:826:826))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (529:529:529))
        (PORT datad (821:821:821) (856:856:856))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1034:1034:1034))
        (PORT datab (1075:1075:1075) (1035:1035:1035))
        (PORT datac (718:718:718) (680:680:680))
        (PORT datad (1642:1642:1642) (1623:1623:1623))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2035:2035:2035) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (791:791:791))
        (PORT datab (712:712:712) (727:727:727))
        (PORT datac (724:724:724) (728:728:728))
        (PORT datad (707:707:707) (694:694:694))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1395:1395:1395) (1356:1356:1356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (PORT datac (1534:1534:1534) (1474:1474:1474))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1391:1391:1391))
        (PORT datab (473:473:473) (490:490:490))
        (PORT datac (909:909:909) (847:847:847))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[34\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1393:1393:1393))
        (PORT datab (1552:1552:1552) (1473:1473:1473))
        (PORT datac (916:916:916) (863:863:863))
        (PORT datad (1546:1546:1546) (1485:1485:1485))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (700:700:700) (705:705:705))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1699:1699:1699) (1625:1625:1625))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (976:976:976))
        (PORT datab (1055:1055:1055) (1001:1001:1001))
        (PORT datac (1071:1071:1071) (1085:1085:1085))
        (PORT datad (1011:1011:1011) (1007:1007:1007))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (975:975:975))
        (PORT datab (1314:1314:1314) (1261:1261:1261))
        (PORT datac (238:238:238) (313:313:313))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (907:907:907))
        (PORT datad (450:450:450) (486:486:486))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1082:1082:1082))
        (PORT datab (1077:1077:1077) (1037:1037:1037))
        (PORT datac (875:875:875) (803:803:803))
        (PORT datad (1639:1639:1639) (1620:1620:1620))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2035:2035:2035) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1005:1005:1005))
        (PORT datac (1100:1100:1100) (1133:1133:1133))
        (PORT datad (682:682:682) (691:691:691))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (905:905:905))
        (PORT datad (457:457:457) (495:495:495))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1447:1447:1447) (1477:1477:1477))
        (PORT datac (1273:1273:1273) (1264:1264:1264))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (907:907:907))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1296:1296:1296) (1249:1249:1249))
        (PORT datac (982:982:982) (977:977:977))
        (PORT datad (712:712:712) (723:723:723))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (997:997:997))
        (PORT datac (1091:1091:1091) (1107:1107:1107))
        (PORT datad (701:701:701) (711:711:711))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1069:1069:1069))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1008:1008:1008))
        (PORT d[1] (1256:1256:1256) (1153:1153:1153))
        (PORT d[2] (1063:1063:1063) (1009:1009:1009))
        (PORT d[3] (715:715:715) (676:676:676))
        (PORT d[4] (741:741:741) (696:696:696))
        (PORT d[5] (778:778:778) (748:748:748))
        (PORT d[6] (1239:1239:1239) (1158:1158:1158))
        (PORT d[7] (1094:1094:1094) (1043:1043:1043))
        (PORT d[9] (762:762:762) (733:733:733))
        (PORT d[10] (767:767:767) (740:740:740))
        (PORT d[11] (760:760:760) (730:730:730))
        (PORT d[12] (736:736:736) (686:686:686))
        (PORT d[13] (1046:1046:1046) (991:991:991))
        (PORT d[14] (1009:1009:1009) (954:954:954))
        (PORT d[15] (432:432:432) (419:419:419))
        (PORT d[16] (957:957:957) (881:881:881))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT ena (2093:2093:2093) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (715:715:715))
        (PORT d[1] (1041:1041:1041) (1009:1009:1009))
        (PORT d[2] (443:443:443) (437:437:437))
        (PORT d[3] (1028:1028:1028) (981:981:981))
        (PORT d[4] (1013:1013:1013) (961:961:961))
        (PORT d[5] (1058:1058:1058) (1018:1018:1018))
        (PORT d[6] (665:665:665) (626:626:626))
        (PORT d[7] (1552:1552:1552) (1448:1448:1448))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2089:2089:2089) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1351:1351:1351))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2089:2089:2089) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1472:1472:1472))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2089:2089:2089) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (933:933:933))
        (PORT d[1] (975:975:975) (913:913:913))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT ena (2093:2093:2093) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT d[0] (2093:2093:2093) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (574:574:574))
        (PORT datab (1188:1188:1188) (1202:1202:1202))
        (PORT datac (709:709:709) (673:673:673))
        (PORT datad (1386:1386:1386) (1363:1363:1363))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (991:991:991) (981:981:981))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1795:1795:1795) (1854:1854:1854))
        (PORT datad (446:446:446) (485:485:485))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2454:2454:2454))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (3637:3637:3637) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6634:6634:6634) (6646:6646:6646))
        (PORT d[1] (3877:3877:3877) (3638:3638:3638))
        (PORT d[2] (4052:4052:4052) (4000:4000:4000))
        (PORT d[3] (3320:3320:3320) (3131:3131:3131))
        (PORT d[4] (3326:3326:3326) (3133:3133:3133))
        (PORT d[5] (4737:4737:4737) (4676:4676:4676))
        (PORT d[6] (3124:3124:3124) (2972:2972:2972))
        (PORT d[7] (4706:4706:4706) (4630:4630:4630))
        (PORT d[8] (4748:4748:4748) (4744:4744:4744))
        (PORT d[9] (3713:3713:3713) (3535:3535:3535))
        (PORT d[10] (3066:3066:3066) (2935:2935:2935))
        (PORT d[11] (6562:6562:6562) (6557:6557:6557))
        (PORT d[12] (3137:3137:3137) (2993:2993:2993))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (3633:3633:3633) (3811:3811:3811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (2904:2904:2904))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (3633:3633:3633) (3811:3811:3811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6641:6641:6641) (6441:6441:6441))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (3633:3633:3633) (3811:3811:3811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3540:3540:3540))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (3637:3637:3637) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (3637:3637:3637) (3814:3814:3814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3034:3034:3034))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT ena (6180:6180:6180) (6282:6282:6282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4116:4116:4116))
        (PORT d[1] (6205:6205:6205) (5703:5703:5703))
        (PORT d[2] (2934:2934:2934) (2939:2939:2939))
        (PORT d[3] (4964:4964:4964) (4671:4671:4671))
        (PORT d[4] (4745:4745:4745) (4471:4471:4471))
        (PORT d[5] (5336:5336:5336) (5264:5264:5264))
        (PORT d[6] (4672:4672:4672) (4414:4414:4414))
        (PORT d[7] (3796:3796:3796) (3751:3751:3751))
        (PORT d[8] (2643:2643:2643) (2608:2608:2608))
        (PORT d[9] (5356:5356:5356) (5207:5207:5207))
        (PORT d[10] (5235:5235:5235) (4942:4942:4942))
        (PORT d[11] (3237:3237:3237) (3254:3254:3254))
        (PORT d[12] (5530:5530:5530) (5106:5106:5106))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT ena (6176:6176:6176) (6279:6279:6279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (3788:3788:3788))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT ena (6176:6176:6176) (6279:6279:6279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4491:4491:4491))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT ena (6176:6176:6176) (6279:6279:6279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (3969:3969:3969))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT ena (6180:6180:6180) (6282:6282:6282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT d[0] (6180:6180:6180) (6282:6282:6282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2461:2461:2461))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT ena (5859:5859:5859) (5995:5995:5995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (6338:6338:6338))
        (PORT d[1] (3896:3896:3896) (3659:3659:3659))
        (PORT d[2] (3679:3679:3679) (3639:3639:3639))
        (PORT d[3] (7176:7176:7176) (6760:6760:6760))
        (PORT d[4] (3370:3370:3370) (3179:3179:3179))
        (PORT d[5] (5636:5636:5636) (5505:5505:5505))
        (PORT d[6] (3114:3114:3114) (2964:2964:2964))
        (PORT d[7] (4749:4749:4749) (4672:4672:4672))
        (PORT d[8] (4766:4766:4766) (4760:4760:4760))
        (PORT d[9] (3708:3708:3708) (3534:3534:3534))
        (PORT d[10] (3148:3148:3148) (3017:3017:3017))
        (PORT d[11] (6221:6221:6221) (6234:6234:6234))
        (PORT d[12] (3127:3127:3127) (2986:2986:2986))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (5855:5855:5855) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2625:2625:2625))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (5855:5855:5855) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6634:6634:6634) (6433:6433:6433))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (5855:5855:5855) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3283:3283:3283))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT ena (5859:5859:5859) (5995:5995:5995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT d[0] (5859:5859:5859) (5995:5995:5995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2499:2499:2499))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
        (PORT ena (6230:6230:6230) (6350:6350:6350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (5245:5245:5245))
        (PORT d[1] (4916:4916:4916) (4592:4592:4592))
        (PORT d[2] (4048:4048:4048) (3998:3998:3998))
        (PORT d[3] (5046:5046:5046) (4748:4748:4748))
        (PORT d[4] (5506:5506:5506) (5275:5275:5275))
        (PORT d[5] (5536:5536:5536) (5396:5396:5396))
        (PORT d[6] (6251:6251:6251) (6036:6036:6036))
        (PORT d[7] (3427:3427:3427) (3357:3357:3357))
        (PORT d[8] (4676:4676:4676) (4621:4621:4621))
        (PORT d[9] (6879:6879:6879) (6659:6659:6659))
        (PORT d[10] (3870:3870:3870) (3655:3655:3655))
        (PORT d[11] (3920:3920:3920) (3980:3980:3980))
        (PORT d[12] (3929:3929:3929) (3705:3705:3705))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (PORT ena (6226:6226:6226) (6347:6347:6347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6348:6348:6348) (6174:6174:6174))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (PORT ena (6226:6226:6226) (6347:6347:6347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6196:6196:6196) (5975:5975:5975))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (PORT ena (6226:6226:6226) (6347:6347:6347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3046:3046:3046))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
        (PORT ena (6230:6230:6230) (6350:6350:6350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2223:2223:2223))
        (PORT d[0] (6230:6230:6230) (6350:6350:6350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2637:2637:2637))
        (PORT datab (2288:2288:2288) (2254:2254:2254))
        (PORT datac (1502:1502:1502) (1388:1388:1388))
        (PORT datad (2177:2177:2177) (1971:1971:1971))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1156:1156:1156))
        (PORT datab (2287:2287:2287) (2253:2253:2253))
        (PORT datac (3159:3159:3159) (3114:3114:3114))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2447:2447:2447))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT ena (3650:3650:3650) (3825:3825:3825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6271:6271:6271) (6300:6300:6300))
        (PORT d[1] (5276:5276:5276) (5125:5125:5125))
        (PORT d[2] (4068:4068:4068) (4021:4021:4021))
        (PORT d[3] (7177:7177:7177) (6759:6759:6759))
        (PORT d[4] (3339:3339:3339) (3147:3147:3147))
        (PORT d[5] (5605:5605:5605) (5474:5474:5474))
        (PORT d[6] (3107:3107:3107) (2955:2955:2955))
        (PORT d[7] (4717:4717:4717) (4642:4642:4642))
        (PORT d[8] (4722:4722:4722) (4713:4713:4713))
        (PORT d[9] (3734:3734:3734) (3558:3558:3558))
        (PORT d[10] (3114:3114:3114) (2984:2984:2984))
        (PORT d[11] (6260:6260:6260) (6272:6272:6272))
        (PORT d[12] (3119:3119:3119) (2977:2977:2977))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (3646:3646:3646) (3822:3822:3822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4035:4035:4035))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (3646:3646:3646) (3822:3822:3822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6650:6650:6650) (6439:6439:6439))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (3646:3646:3646) (3822:3822:3822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3245:3245:3245))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT ena (3650:3650:3650) (3825:3825:3825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT d[0] (3650:3650:3650) (3825:3825:3825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2417:2417:2417))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (3135:3135:3135) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6655:6655:6655) (6669:6669:6669))
        (PORT d[1] (3309:3309:3309) (3106:3106:3106))
        (PORT d[2] (4000:4000:4000) (3948:3948:3948))
        (PORT d[3] (3030:3030:3030) (2869:2869:2869))
        (PORT d[4] (3325:3325:3325) (3139:3139:3139))
        (PORT d[5] (4729:4729:4729) (4666:4666:4666))
        (PORT d[6] (3091:3091:3091) (2942:2942:2942))
        (PORT d[7] (5043:5043:5043) (4957:4957:4957))
        (PORT d[8] (5080:5080:5080) (5059:5059:5059))
        (PORT d[9] (3699:3699:3699) (3527:3527:3527))
        (PORT d[10] (3096:3096:3096) (2967:2967:2967))
        (PORT d[11] (6581:6581:6581) (6577:6577:6577))
        (PORT d[12] (2776:2776:2776) (2643:2643:2643))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (3131:3131:3131) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2595:2595:2595))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (3131:3131:3131) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5639:5639:5639) (5454:5454:5454))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (3131:3131:3131) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2614:2614:2614))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (3135:3135:3135) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (3135:3135:3135) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2399:2399:2399))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT ena (5858:5858:5858) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6354:6354:6354) (6386:6386:6386))
        (PORT d[1] (5543:5543:5543) (5377:5377:5377))
        (PORT d[2] (3704:3704:3704) (3663:3663:3663))
        (PORT d[3] (7169:7169:7169) (6753:6753:6753))
        (PORT d[4] (4971:4971:4971) (4795:4795:4795))
        (PORT d[5] (5604:5604:5604) (5473:5473:5473))
        (PORT d[6] (3147:3147:3147) (2996:2996:2996))
        (PORT d[7] (4742:4742:4742) (4664:4664:4664))
        (PORT d[8] (4415:4415:4415) (4420:4420:4420))
        (PORT d[9] (3708:3708:3708) (3535:3535:3535))
        (PORT d[10] (3117:3117:3117) (2986:2986:2986))
        (PORT d[11] (5940:5940:5940) (5964:5964:5964))
        (PORT d[12] (3128:3128:3128) (2987:2987:2987))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (5854:5854:5854) (5991:5991:5991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4366:4366:4366))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (5854:5854:5854) (5991:5991:5991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6318:6318:6318) (6134:6134:6134))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT ena (5854:5854:5854) (5991:5991:5991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3284:3284:3284))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT ena (5858:5858:5858) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT d[0] (5858:5858:5858) (5994:5994:5994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2506:2506:2506))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
        (PORT ena (6268:6268:6268) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (4953:4953:4953))
        (PORT d[1] (4649:4649:4649) (4340:4340:4340))
        (PORT d[2] (3796:3796:3796) (3768:3768:3768))
        (PORT d[3] (4374:4374:4374) (4089:4089:4089))
        (PORT d[4] (5194:5194:5194) (4976:4976:4976))
        (PORT d[5] (5216:5216:5216) (5093:5093:5093))
        (PORT d[6] (6211:6211:6211) (6004:6004:6004))
        (PORT d[7] (4076:4076:4076) (4009:4009:4009))
        (PORT d[8] (4720:4720:4720) (4665:4665:4665))
        (PORT d[9] (6576:6576:6576) (6373:6373:6373))
        (PORT d[10] (3877:3877:3877) (3663:3663:3663))
        (PORT d[11] (4235:4235:4235) (4280:4280:4280))
        (PORT d[12] (3932:3932:3932) (3706:3706:3706))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (PORT ena (6264:6264:6264) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5408:5408:5408) (5345:5345:5345))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (PORT ena (6264:6264:6264) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5341:5341:5341))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (PORT ena (6264:6264:6264) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3055:3055:3055))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
        (PORT ena (6268:6268:6268) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2223:2223:2223))
        (PORT d[0] (6268:6268:6268) (6382:6382:6382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4504:4504:4504) (4509:4509:4509))
        (PORT datab (3137:3137:3137) (3024:3024:3024))
        (PORT datac (643:643:643) (604:604:604))
        (PORT datad (1307:1307:1307) (1163:1163:1163))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2637:2637:2637))
        (PORT datab (1445:1445:1445) (1317:1317:1317))
        (PORT datac (1180:1180:1180) (1064:1064:1064))
        (PORT datad (1474:1474:1474) (1384:1384:1384))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[20\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1390:1390:1390))
        (PORT datab (2187:2187:2187) (2197:2197:2197))
        (PORT datac (970:970:970) (934:934:934))
        (PORT datad (2294:2294:2294) (2297:2297:2297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[20\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1592:1592:1592))
        (PORT datab (1501:1501:1501) (1448:1448:1448))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (PORT ena (1892:1892:1892) (1779:1779:1779))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2517:2517:2517) (2433:2433:2433))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1048:1048:1048) (1061:1061:1061))
        (PORT datad (725:725:725) (736:736:736))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (850:850:850))
        (PORT datab (2157:2157:2157) (2073:2073:2073))
        (PORT datad (408:408:408) (387:387:387))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1399:1399:1399) (1392:1392:1392))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1046:1046:1046) (1058:1058:1058))
        (PORT datad (974:974:974) (965:965:965))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[28\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (849:849:849))
        (PORT datab (415:415:415) (402:402:402))
        (PORT datad (2123:2123:2123) (2032:2032:2032))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1600:1600:1600) (1564:1564:1564))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1049:1049:1049) (1062:1062:1062))
        (PORT datad (736:736:736) (755:755:755))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[28\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1253:1253:1253))
        (PORT datab (367:367:367) (481:481:481))
        (PORT datac (376:376:376) (363:363:363))
        (PORT datad (281:281:281) (320:320:320))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (746:746:746) (758:758:758))
        (PORT datad (708:708:708) (720:720:720))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (847:847:847))
        (PORT datab (2156:2156:2156) (2073:2073:2073))
        (PORT datad (384:384:384) (364:364:364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2163:2163:2163) (2083:2083:2083))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (748:748:748) (760:760:760))
        (PORT datad (701:701:701) (710:710:710))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[25\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1239:1239:1239))
        (PORT datab (380:380:380) (497:497:497))
        (PORT datac (691:691:691) (651:651:651))
        (PORT datad (290:290:290) (329:329:329))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (757:757:757))
        (PORT datab (729:729:729) (700:700:700))
        (PORT datad (1271:1271:1271) (1221:1221:1221))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1854:1854:1854) (1785:1785:1785))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (930:930:930) (952:952:952))
        (PORT sload (1939:1939:1939) (1956:1956:1956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1078:1078:1078))
        (PORT datad (695:695:695) (707:707:707))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[23\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (759:759:759))
        (PORT datab (1318:1318:1318) (1260:1260:1260))
        (PORT datad (671:671:671) (632:632:632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1438:1438:1438) (1446:1446:1446))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (930:930:930) (952:952:952))
        (PORT sload (1939:1939:1939) (1956:1956:1956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (745:745:745) (757:757:757))
        (PORT datad (702:702:702) (712:712:712))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[22\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (750:750:750))
        (PORT datab (707:707:707) (668:668:668))
        (PORT datad (1267:1267:1267) (1216:1216:1216))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1459:1459:1459) (1465:1465:1465))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (930:930:930) (952:952:952))
        (PORT sload (1939:1939:1939) (1956:1956:1956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (762:762:762))
        (PORT datac (748:748:748) (760:760:760))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1250:1250:1250))
        (PORT datab (371:371:371) (485:485:485))
        (PORT datac (680:680:680) (640:640:640))
        (PORT datad (284:284:284) (322:322:322))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[21\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (756:756:756))
        (PORT datab (732:732:732) (685:685:685))
        (PORT datad (1270:1270:1270) (1220:1220:1220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2514:2514:2514) (2432:2432:2432))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (930:930:930) (952:952:952))
        (PORT sload (1939:1939:1939) (1956:1956:1956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1008:1008:1008) (1004:1004:1004))
        (PORT datad (692:692:692) (704:704:704))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[20\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (846:846:846))
        (PORT datab (2156:2156:2156) (2073:2073:2073))
        (PORT datad (671:671:671) (624:624:624))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2181:2181:2181) (2078:2078:2078))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1337:1337:1337))
        (PORT datac (1256:1256:1256) (1221:1221:1221))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (859:859:859))
        (PORT datab (763:763:763) (716:716:716))
        (PORT datad (2125:2125:2125) (2034:2034:2034))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2305:2305:2305) (2290:2290:2290))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2231:2231:2231))
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (PORT ena (5784:5784:5784) (5906:5906:5906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4142:4142:4142))
        (PORT d[1] (7084:7084:7084) (6518:6518:6518))
        (PORT d[2] (2250:2250:2250) (2297:2297:2297))
        (PORT d[3] (5625:5625:5625) (5301:5301:5301))
        (PORT d[4] (5343:5343:5343) (5050:5050:5050))
        (PORT d[5] (5965:5965:5965) (5867:5867:5867))
        (PORT d[6] (5308:5308:5308) (5030:5030:5030))
        (PORT d[7] (4423:4423:4423) (4352:4352:4352))
        (PORT d[8] (2639:2639:2639) (2598:2598:2598))
        (PORT d[9] (5092:5092:5092) (4935:4935:4935))
        (PORT d[10] (5523:5523:5523) (5228:5228:5228))
        (PORT d[11] (4032:4032:4032) (4002:4002:4002))
        (PORT d[12] (6213:6213:6213) (5765:5765:5765))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (5780:5780:5780) (5903:5903:5903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3716:3716:3716))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (5780:5780:5780) (5903:5903:5903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4181:4181:4181))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (5780:5780:5780) (5903:5903:5903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2916:2916:2916))
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (PORT ena (5784:5784:5784) (5906:5906:5906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (PORT d[0] (5784:5784:5784) (5906:5906:5906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1850:1850:1850))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
        (PORT ena (7586:7586:7586) (7734:7734:7734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3438:3438:3438))
        (PORT d[1] (6197:6197:6197) (5805:5805:5805))
        (PORT d[2] (1913:1913:1913) (1920:1920:1920))
        (PORT d[3] (5359:5359:5359) (5059:5059:5059))
        (PORT d[4] (6504:6504:6504) (6241:6241:6241))
        (PORT d[5] (5068:5068:5068) (5008:5008:5008))
        (PORT d[6] (4760:4760:4760) (4484:4484:4484))
        (PORT d[7] (4349:4349:4349) (4243:4243:4243))
        (PORT d[8] (6079:6079:6079) (5996:5996:5996))
        (PORT d[9] (4748:4748:4748) (4585:4585:4585))
        (PORT d[10] (4533:4533:4533) (4299:4299:4299))
        (PORT d[11] (4879:4879:4879) (4912:4912:4912))
        (PORT d[12] (4585:4585:4585) (4344:4344:4344))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT ena (7582:7582:7582) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6691:6691:6691) (6579:6579:6579))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT ena (7582:7582:7582) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (4947:4947:4947))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT ena (7582:7582:7582) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2560:2560:2560))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
        (PORT ena (7586:7586:7586) (7734:7734:7734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2298:2298:2298))
        (PORT d[0] (7586:7586:7586) (7734:7734:7734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3832:3832:3832) (3852:3852:3852))
        (PORT datab (2531:2531:2531) (2310:2310:2310))
        (PORT datac (2437:2437:2437) (2340:2340:2340))
        (PORT datad (737:737:737) (699:699:699))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (971:971:971))
        (PORT clk (2277:2277:2277) (2309:2309:2309))
        (PORT ena (6298:6298:6298) (6412:6412:6412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2362:2362:2362))
        (PORT d[1] (5216:5216:5216) (4933:4933:4933))
        (PORT d[2] (1821:1821:1821) (1820:1820:1820))
        (PORT d[3] (3809:3809:3809) (3628:3628:3628))
        (PORT d[4] (3236:3236:3236) (3129:3129:3129))
        (PORT d[5] (2299:2299:2299) (2200:2200:2200))
        (PORT d[6] (4422:4422:4422) (4229:4229:4229))
        (PORT d[7] (1918:1918:1918) (1815:1815:1815))
        (PORT d[8] (1535:1535:1535) (1429:1429:1429))
        (PORT d[9] (5145:5145:5145) (4946:4946:4946))
        (PORT d[10] (1907:1907:1907) (1816:1816:1816))
        (PORT d[11] (2944:2944:2944) (2843:2843:2843))
        (PORT d[12] (1943:1943:1943) (1861:1861:1861))
        (PORT clk (2274:2274:2274) (2305:2305:2305))
        (PORT ena (6294:6294:6294) (6409:6409:6409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (1980:1980:1980))
        (PORT clk (2274:2274:2274) (2305:2305:2305))
        (PORT ena (6294:6294:6294) (6409:6409:6409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1714:1714:1714))
        (PORT clk (2274:2274:2274) (2305:2305:2305))
        (PORT ena (6294:6294:6294) (6409:6409:6409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1133:1133:1133))
        (PORT clk (2277:2277:2277) (2309:2309:2309))
        (PORT ena (6298:6298:6298) (6412:6412:6412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2309:2309:2309))
        (PORT d[0] (6298:6298:6298) (6412:6412:6412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2744:2744:2744))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT ena (5464:5464:5464) (5587:5587:5587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4168:4168:4168))
        (PORT d[1] (6958:6958:6958) (6575:6575:6575))
        (PORT d[2] (2895:2895:2895) (2893:2893:2893))
        (PORT d[3] (6025:6025:6025) (5782:5782:5782))
        (PORT d[4] (7203:7203:7203) (6921:6921:6921))
        (PORT d[5] (5841:5841:5841) (5773:5773:5773))
        (PORT d[6] (4812:4812:4812) (4705:4705:4705))
        (PORT d[7] (5016:5016:5016) (4895:4895:4895))
        (PORT d[8] (2154:2154:2154) (2046:2046:2046))
        (PORT d[9] (5058:5058:5058) (4911:4911:4911))
        (PORT d[10] (5148:5148:5148) (4901:4901:4901))
        (PORT d[11] (2499:2499:2499) (2491:2491:2491))
        (PORT d[12] (5274:5274:5274) (5016:5016:5016))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT ena (5460:5460:5460) (5584:5584:5584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3656:3656:3656))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT ena (5460:5460:5460) (5584:5584:5584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2603:2603:2603))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT ena (5460:5460:5460) (5584:5584:5584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3443:3443:3443))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT ena (5464:5464:5464) (5587:5587:5587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT d[0] (5464:5464:5464) (5587:5587:5587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1143:1143:1143))
        (PORT datab (1728:1728:1728) (1633:1633:1633))
        (PORT datac (1127:1127:1127) (1020:1020:1020))
        (PORT datad (867:867:867) (773:773:773))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2415:2415:2415))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT ena (6111:6111:6111) (6244:6244:6244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4696:4696:4696))
        (PORT d[1] (7431:7431:7431) (6862:6862:6862))
        (PORT d[2] (2536:2536:2536) (2564:2564:2564))
        (PORT d[3] (5961:5961:5961) (5641:5641:5641))
        (PORT d[4] (5667:5667:5667) (5359:5359:5359))
        (PORT d[5] (6295:6295:6295) (6185:6185:6185))
        (PORT d[6] (5630:5630:5630) (5336:5336:5336))
        (PORT d[7] (4446:4446:4446) (4377:4377:4377))
        (PORT d[8] (2645:2645:2645) (2606:2606:2606))
        (PORT d[9] (5442:5442:5442) (5279:5279:5279))
        (PORT d[10] (5873:5873:5873) (5563:5563:5563))
        (PORT d[11] (4325:4325:4325) (4276:4276:4276))
        (PORT d[12] (6492:6492:6492) (6037:6037:6037))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT ena (6107:6107:6107) (6241:6241:6241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (4901:4901:4901))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT ena (6107:6107:6107) (6241:6241:6241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4792:4792:4792) (4529:4529:4529))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT ena (6107:6107:6107) (6241:6241:6241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3275:3275:3275))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT ena (6111:6111:6111) (6244:6244:6244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT d[0] (6111:6111:6111) (6244:6244:6244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2458:2458:2458))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT ena (6445:6445:6445) (6595:6595:6595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3787:3787:3787))
        (PORT d[1] (6620:6620:6620) (6245:6245:6245))
        (PORT d[2] (1552:1552:1552) (1567:1567:1567))
        (PORT d[3] (5663:5663:5663) (5343:5343:5343))
        (PORT d[4] (6855:6855:6855) (6584:6584:6584))
        (PORT d[5] (5756:5756:5756) (5683:5683:5683))
        (PORT d[6] (5071:5071:5071) (4789:4789:4789))
        (PORT d[7] (4681:4681:4681) (4568:4568:4568))
        (PORT d[8] (6378:6378:6378) (6279:6279:6279))
        (PORT d[9] (5109:5109:5109) (4940:4940:4940))
        (PORT d[10] (4817:4817:4817) (4576:4576:4576))
        (PORT d[11] (5205:5205:5205) (5223:5223:5223))
        (PORT d[12] (4949:4949:4949) (4695:4695:4695))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (6441:6441:6441) (6592:6592:6592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2358:2358:2358))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (6441:6441:6441) (6592:6592:6592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5823:5823:5823) (5582:5582:5582))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (6441:6441:6441) (6592:6592:6592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3108:3108:3108))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT ena (6445:6445:6445) (6595:6595:6595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (6445:6445:6445) (6595:6595:6595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2370:2370:2370))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (PORT ena (5788:5788:5788) (5913:5913:5913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4125:4125:4125))
        (PORT d[1] (7357:7357:7357) (6772:6772:6772))
        (PORT d[2] (2889:2889:2889) (2897:2897:2897))
        (PORT d[3] (5624:5624:5624) (5313:5313:5313))
        (PORT d[4] (5394:5394:5394) (5100:5100:5100))
        (PORT d[5] (5998:5998:5998) (5898:5898:5898))
        (PORT d[6] (5309:5309:5309) (5031:5031:5031))
        (PORT d[7] (4437:4437:4437) (4367:4367:4367))
        (PORT d[8] (2660:2660:2660) (2616:2616:2616))
        (PORT d[9] (5101:5101:5101) (4945:4945:4945))
        (PORT d[10] (5524:5524:5524) (5228:5228:5228))
        (PORT d[11] (4083:4083:4083) (4047:4047:4047))
        (PORT d[12] (6189:6189:6189) (5742:5742:5742))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (PORT ena (5784:5784:5784) (5910:5910:5910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5593:5593:5593) (5390:5390:5390))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (PORT ena (5784:5784:5784) (5910:5910:5910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4207:4207:4207))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (PORT ena (5784:5784:5784) (5910:5910:5910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3194:3194:3194))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (PORT ena (5788:5788:5788) (5913:5913:5913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (PORT d[0] (5788:5788:5788) (5913:5913:5913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2416:2416:2416))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT ena (6112:6112:6112) (6245:6245:6245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (4738:4738:4738))
        (PORT d[1] (7686:7686:7686) (7101:7101:7101))
        (PORT d[2] (2883:2883:2883) (2897:2897:2897))
        (PORT d[3] (5969:5969:5969) (5651:5651:5651))
        (PORT d[4] (5718:5718:5718) (5409:5409:5409))
        (PORT d[5] (6302:6302:6302) (6193:6193:6193))
        (PORT d[6] (5631:5631:5631) (5337:5337:5337))
        (PORT d[7] (4761:4761:4761) (4680:4680:4680))
        (PORT d[8] (3004:3004:3004) (2948:2948:2948))
        (PORT d[9] (5425:5425:5425) (5263:5263:5263))
        (PORT d[10] (5846:5846:5846) (5540:5540:5540))
        (PORT d[11] (4334:4334:4334) (4291:4291:4291))
        (PORT d[12] (6565:6565:6565) (6113:6113:6113))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (6108:6108:6108) (6242:6242:6242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3354:3354:3354))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (6108:6108:6108) (6242:6242:6242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4773:4773:4773) (4511:4511:4511))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (6108:6108:6108) (6242:6242:6242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3243:3243:3243))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT ena (6112:6112:6112) (6245:6245:6245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT d[0] (6112:6112:6112) (6245:6245:6245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2380:2380:2380))
        (PORT datab (2276:2276:2276) (2132:2132:2132))
        (PORT datac (2267:2267:2267) (2028:2028:2028))
        (PORT datad (3798:3798:3798) (3802:3802:3802))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3829:3829:3829) (3850:3850:3850))
        (PORT datab (2239:2239:2239) (2052:2052:2052))
        (PORT datac (711:711:711) (670:670:670))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[9\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1261:1261:1261))
        (PORT datab (1854:1854:1854) (1829:1829:1829))
        (PORT datac (1484:1484:1484) (1449:1449:1449))
        (PORT datad (2155:2155:2155) (1974:1974:1974))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (608:608:608))
        (PORT datab (1187:1187:1187) (1201:1201:1201))
        (PORT datac (709:709:709) (673:673:673))
        (PORT datad (1387:1387:1387) (1364:1364:1364))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (1273:1273:1273) (1249:1249:1249))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[9\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (966:966:966))
        (PORT datab (1663:1663:1663) (1601:1601:1601))
        (PORT datac (356:356:356) (338:338:338))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1547:1547:1547) (1452:1452:1452))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2149:2149:2149) (2045:2045:2045))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (782:782:782))
        (PORT datad (411:411:411) (437:437:437))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1085:1085:1085))
        (PORT datab (734:734:734) (718:718:718))
        (PORT datad (988:988:988) (920:920:920))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (859:859:859))
        (PORT datab (692:692:692) (653:653:653))
        (PORT datad (2125:2125:2125) (2034:2034:2034))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1605:1605:1605) (1568:1568:1568))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (782:782:782))
        (PORT datac (717:717:717) (729:729:729))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (783:783:783))
        (PORT datad (964:964:964) (938:938:938))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (728:728:728))
        (PORT datab (1840:1840:1840) (1773:1773:1773))
        (PORT datad (885:885:885) (815:815:815))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (844:844:844))
        (PORT datab (2156:2156:2156) (2072:2072:2072))
        (PORT datad (611:611:611) (553:553:553))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2219:2219:2219) (2119:2119:2119))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (783:783:783))
        (PORT datad (978:978:978) (954:954:954))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (729:729:729))
        (PORT datab (1271:1271:1271) (1239:1239:1239))
        (PORT datad (963:963:963) (909:909:909))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1335:1335:1335) (1344:1344:1344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1258:1258:1258) (1186:1186:1186))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (PORT sload (1577:1577:1577) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1202:1202:1202))
        (PORT datab (968:968:968) (964:964:964))
        (PORT datac (1212:1212:1212) (1171:1171:1171))
        (PORT datad (897:897:897) (810:810:810))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (724:724:724) (711:711:711))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1330:1330:1330))
        (PORT datad (1015:1015:1015) (1021:1021:1021))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1508:1508:1508))
        (PORT datab (992:992:992) (928:928:928))
        (PORT datac (1267:1267:1267) (1230:1230:1230))
        (PORT datad (696:696:696) (713:713:713))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1338:1338:1338))
        (PORT datac (755:755:755) (767:767:767))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1336:1336:1336))
        (PORT datad (952:952:952) (925:925:925))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1329:1329:1329))
        (PORT datab (1067:1067:1067) (1016:1016:1016))
        (PORT datad (909:909:909) (832:832:832))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (932:932:932) (879:879:879))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sload (1646:1646:1646) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1171:1171:1171))
        (PORT datab (675:675:675) (624:624:624))
        (PORT datac (2037:2037:2037) (1933:1933:1933))
        (PORT datad (995:995:995) (975:975:975))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1334:1334:1334))
        (PORT datad (722:722:722) (734:734:734))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1178:1178:1178))
        (PORT datab (1053:1053:1053) (1032:1032:1032))
        (PORT datac (608:608:608) (554:554:554))
        (PORT datad (1942:1942:1942) (1902:1902:1902))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (770:770:770))
        (PORT datac (1241:1241:1241) (1218:1218:1218))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (802:802:802))
        (PORT datab (1338:1338:1338) (1281:1281:1281))
        (PORT datad (745:745:745) (708:708:708))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (693:693:693))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1751:1751:1751) (1656:1656:1656))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT sload (1969:1969:1969) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1039:1039:1039))
        (PORT datac (1240:1240:1240) (1216:1216:1216))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1117:1117:1117))
        (PORT datab (1365:1365:1365) (1305:1305:1305))
        (PORT datac (776:776:776) (805:805:805))
        (PORT datad (384:384:384) (364:364:364))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1040:1040:1040) (1036:1036:1036))
        (PORT datad (1329:1329:1329) (1319:1319:1319))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1156:1156:1156))
        (PORT datab (1346:1346:1346) (1290:1290:1290))
        (PORT datad (1005:1005:1005) (950:950:950))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (971:971:971) (915:915:915))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT sload (1969:1969:1969) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (992:992:992))
        (PORT datab (1347:1347:1347) (1291:1291:1291))
        (PORT datad (1824:1824:1824) (1730:1730:1730))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (993:993:993) (946:946:946))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT sload (1969:1969:1969) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (956:956:956))
        (PORT datab (1345:1345:1345) (1289:1289:1289))
        (PORT datad (899:899:899) (881:881:881))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (987:987:987) (932:932:932))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT sload (1969:1969:1969) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1588:1588:1588) (1528:1528:1528))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1098:1098:1098))
        (PORT datab (249:249:249) (292:292:292))
        (PORT datac (646:646:646) (604:604:604))
        (PORT datad (1241:1241:1241) (1182:1182:1182))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1098:1098:1098))
        (PORT datac (700:700:700) (722:722:722))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1556:1556:1556))
        (PORT datab (1339:1339:1339) (1282:1282:1282))
        (PORT datad (1285:1285:1285) (1218:1218:1218))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (974:974:974) (929:929:929))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT sload (1969:1969:1969) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1365:1365:1365))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1175:1175:1175) (1127:1127:1127))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (412:412:412))
        (PORT datab (1404:1404:1404) (1371:1371:1371))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (735:735:735) (740:740:740))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (738:738:738))
        (PORT datab (429:429:429) (402:402:402))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (749:749:749) (754:754:754))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (782:782:782) (782:782:782))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (912:912:912))
        (PORT datab (712:712:712) (732:732:732))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (777:777:777))
        (PORT datab (221:221:221) (248:248:248))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1055:1055:1055))
        (PORT datab (740:740:740) (693:693:693))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (708:708:708))
        (PORT datab (665:665:665) (639:639:639))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (735:735:735))
        (PORT datab (1147:1147:1147) (1053:1053:1053))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (849:849:849))
        (PORT datab (773:773:773) (768:768:768))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (923:923:923))
        (PORT datab (697:697:697) (656:656:656))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (807:807:807))
        (PORT datab (974:974:974) (922:922:922))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (488:488:488))
        (PORT datab (698:698:698) (651:651:651))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (668:668:668))
        (PORT datab (697:697:697) (704:704:704))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (703:703:703))
        (PORT datab (718:718:718) (680:680:680))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[14\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (449:449:449))
        (PORT datab (792:792:792) (763:763:763))
        (PORT datac (1085:1085:1085) (984:984:984))
        (PORT datad (622:622:622) (567:567:567))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (PORT ena (945:945:945) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1783:1783:1783) (1691:1691:1691))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1457:1457:1457) (1353:1353:1353))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (PORT sload (1577:1577:1577) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (661:661:661))
        (PORT datab (1064:1064:1064) (1056:1056:1056))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (875:875:875))
        (PORT datab (733:733:733) (726:726:726))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (709:709:709))
        (PORT datab (436:436:436) (471:471:471))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_exception\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (875:875:875))
        (PORT datab (956:956:956) (893:893:893))
        (PORT datac (652:652:652) (629:629:629))
        (PORT datad (911:911:911) (851:851:851))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_exception\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (956:956:956))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (420:420:420) (443:443:443))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_exception\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1014:1014:1014))
        (PORT datab (625:625:625) (565:565:565))
        (PORT datac (921:921:921) (852:852:852))
        (PORT datad (1195:1195:1195) (1139:1139:1139))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_exception\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (677:677:677))
        (PORT datab (435:435:435) (411:411:411))
        (PORT datac (682:682:682) (652:652:652))
        (PORT datad (921:921:921) (858:858:858))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (729:729:729))
        (PORT datab (807:807:807) (823:823:823))
        (PORT datac (858:858:858) (797:797:797))
        (PORT datad (773:773:773) (794:794:794))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (732:732:732))
        (PORT datab (381:381:381) (378:378:378))
        (PORT datac (351:351:351) (341:341:341))
        (PORT datad (777:777:777) (798:798:798))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1416:1416:1416) (1397:1397:1397))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[15\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (852:852:852))
        (PORT datab (1559:1559:1559) (1461:1461:1461))
        (PORT datac (359:359:359) (355:355:355))
        (PORT datad (1276:1276:1276) (1215:1215:1215))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (PORT ena (1691:1691:1691) (1651:1651:1651))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (944:944:944) (929:929:929))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (728:728:728))
        (PORT datab (809:809:809) (825:825:825))
        (PORT datac (887:887:887) (822:822:822))
        (PORT datad (772:772:772) (793:793:793))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[16\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (249:249:249) (280:280:280))
        (PORT datac (561:561:561) (528:528:528))
        (PORT datad (778:778:778) (799:799:799))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1416:1416:1416) (1397:1397:1397))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_plus_one\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (943:943:943))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1229:1229:1229) (1165:1165:1165))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT sload (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (674:674:674))
        (PORT datab (935:935:935) (909:909:909))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (986:986:986))
        (PORT datab (426:426:426) (396:396:396))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1203:1203:1203))
        (PORT datab (798:798:798) (806:806:806))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (787:787:787))
        (PORT datab (757:757:757) (720:720:720))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (515:515:515))
        (PORT datab (429:429:429) (401:401:401))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1021:1021:1021) (1025:1025:1025))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (942:942:942))
        (PORT datab (947:947:947) (904:904:904))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1156:1156:1156))
        (PORT datab (988:988:988) (928:928:928))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (386:386:386))
        (PORT datab (448:448:448) (484:484:484))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1166:1166:1166))
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (376:376:376))
        (PORT datab (797:797:797) (805:805:805))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (691:691:691))
        (PORT datab (943:943:943) (882:882:882))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[31\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (800:800:800))
        (PORT datab (774:774:774) (780:780:780))
        (PORT datac (684:684:684) (695:695:695))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[31\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1569:1569:1569))
        (PORT datab (702:702:702) (658:658:658))
        (PORT datad (978:978:978) (934:934:934))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1136:1136:1136))
        (PORT datab (1856:1856:1856) (1789:1789:1789))
        (PORT datac (2142:2142:2142) (2062:2062:2062))
        (PORT datad (2227:2227:2227) (2172:2172:2172))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_rot_right\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datab (1103:1103:1103) (1110:1110:1110))
        (PORT datac (1482:1482:1482) (1416:1416:1416))
        (PORT datad (983:983:983) (937:937:937))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_shift_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_logical\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1465:1465:1465) (1473:1473:1473))
        (PORT datac (1378:1378:1378) (1353:1353:1353))
        (PORT datad (1333:1333:1333) (1303:1303:1303))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1409:1409:1409))
        (PORT datab (1463:1463:1463) (1471:1471:1471))
        (PORT datac (1381:1381:1381) (1357:1357:1357))
        (PORT datad (1330:1330:1330) (1299:1299:1299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_logical\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (1678:1678:1678) (1593:1593:1593))
        (PORT datac (411:411:411) (398:398:398))
        (PORT datad (373:373:373) (351:351:351))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_logical\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (985:985:985))
        (PORT datab (1354:1354:1354) (1316:1316:1316))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_shift_logical\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_rot_right_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1488:1488:1488))
        (PORT datab (1355:1355:1355) (1317:1317:1317))
        (PORT datac (986:986:986) (951:951:951))
        (PORT datad (373:373:373) (351:351:351))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (655:655:655) (655:655:655))
        (PORT datad (997:997:997) (998:998:998))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_new_inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1147:1147:1147) (1097:1097:1097))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_new_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1324:1324:1324) (1296:1296:1296))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (PORT sload (1268:1268:1268) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1039:1039:1039))
        (PORT datab (293:293:293) (365:365:365))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1294:1294:1294) (1267:1267:1267))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (PORT sload (1268:1268:1268) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1037:1037:1037))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1239:1239:1239) (1198:1198:1198))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (PORT sload (1268:1268:1268) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[27\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1038:1038:1038))
        (PORT datab (289:289:289) (360:360:360))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1310:1310:1310) (1282:1282:1282))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (PORT sload (1268:1268:1268) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[26\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1048:1048:1048))
        (PORT datab (297:297:297) (371:371:371))
        (PORT datad (672:672:672) (663:663:663))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1573:1573:1573) (1507:1507:1507))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (PORT sload (1268:1268:1268) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[25\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (378:378:378))
        (PORT datab (1416:1416:1416) (1404:1404:1404))
        (PORT datad (669:669:669) (658:658:658))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1372:1372:1372) (1367:1367:1367))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[24\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (735:735:735))
        (PORT datab (289:289:289) (360:360:360))
        (PORT datad (1608:1608:1608) (1573:1573:1573))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (633:633:633) (707:707:707))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[23\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (376:376:376))
        (PORT datab (1420:1420:1420) (1408:1408:1408))
        (PORT datad (690:690:690) (677:677:677))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1552:1552:1552) (1527:1527:1527))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (735:735:735))
        (PORT datab (1423:1423:1423) (1412:1412:1412))
        (PORT datad (265:265:265) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1635:1635:1635) (1601:1601:1601))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (365:365:365))
        (PORT datab (1416:1416:1416) (1404:1404:1404))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1090:1090:1090) (1095:1095:1095))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[20\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (PORT datab (1414:1414:1414) (1402:1402:1402))
        (PORT datad (265:265:265) (331:331:331))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1307:1307:1307) (1284:1284:1284))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (526:526:526))
        (PORT datab (1423:1423:1423) (1412:1412:1412))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1055:1055:1055) (1076:1076:1076))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1638:1638:1638))
        (PORT datab (308:308:308) (379:379:379))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1315:1315:1315) (1301:1301:1301))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1103:1103:1103))
        (PORT datab (1414:1414:1414) (1402:1402:1402))
        (PORT datad (264:264:264) (329:329:329))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1074:1074:1074) (1080:1080:1080))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (PORT sload (1349:1349:1349) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1248:1248:1248))
        (PORT datab (296:296:296) (370:370:370))
        (PORT datad (717:717:717) (723:723:723))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1092:1092:1092) (1098:1098:1098))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1234:1234:1234))
        (PORT datab (297:297:297) (370:370:370))
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1352:1352:1352) (1333:1333:1333))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1250:1250:1250))
        (PORT datab (295:295:295) (369:369:369))
        (PORT datad (266:266:266) (334:334:334))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1089:1089:1089) (1092:1092:1092))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1241:1241:1241))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (263:263:263) (330:330:330))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1048:1048:1048) (1045:1045:1045))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (294:294:294) (369:369:369))
        (PORT datad (1157:1157:1157) (1191:1191:1191))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1044:1044:1044) (1041:1041:1041))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1238:1238:1238))
        (PORT datab (294:294:294) (369:369:369))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1108:1108:1108) (1103:1103:1103))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (458:458:458) (494:494:494))
        (PORT datad (1159:1159:1159) (1194:1194:1194))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1278:1278:1278) (1250:1250:1250))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1251:1251:1251))
        (PORT datab (298:298:298) (373:373:373))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1571:1571:1571) (1500:1500:1500))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (368:368:368))
        (PORT datab (296:296:296) (370:370:370))
        (PORT datad (1149:1149:1149) (1181:1181:1181))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1658:1658:1658) (1635:1635:1635))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (376:376:376))
        (PORT datab (295:295:295) (370:370:370))
        (PORT datad (1158:1158:1158) (1192:1192:1192))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1630:1630:1630) (1616:1616:1616))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (493:493:493))
        (PORT datab (294:294:294) (369:369:369))
        (PORT datad (1154:1154:1154) (1188:1188:1188))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1061:1061:1061) (1083:1083:1083))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (376:376:376))
        (PORT datab (1403:1403:1403) (1376:1376:1376))
        (PORT datad (262:262:262) (329:329:329))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (821:821:821) (840:840:840))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (379:379:379))
        (PORT datab (286:286:286) (357:357:357))
        (PORT datad (1151:1151:1151) (1184:1184:1184))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1590:1590:1590) (1534:1534:1534))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (374:374:374))
        (PORT datab (296:296:296) (372:372:372))
        (PORT datad (1162:1162:1162) (1197:1197:1197))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1330:1330:1330) (1302:1302:1302))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (380:380:380))
        (PORT datab (721:721:721) (716:716:716))
        (PORT datad (1151:1151:1151) (1183:1183:1183))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1127:1127:1127) (1136:1136:1136))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1247:1247:1247))
        (PORT datab (296:296:296) (371:371:371))
        (PORT datad (1283:1283:1283) (1234:1234:1234))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1407:1407:1407) (1394:1394:1394))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT sload (1906:1906:1906) (1923:1923:1923))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1044:1044:1044))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datad (1528:1528:1528) (1473:1473:1473))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1560:1560:1560) (1499:1499:1499))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (PORT sload (1268:1268:1268) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result_nxt\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1047:1047:1047))
        (PORT datab (229:229:229) (260:260:260))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1512:1512:1512) (1452:1452:1452))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (PORT sload (1268:1268:1268) (1319:1319:1319))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_rot\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1487:1487:1487))
        (PORT datab (1354:1354:1354) (1316:1316:1316))
        (PORT datac (410:410:410) (397:397:397))
        (PORT datad (359:359:359) (344:344:344))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_rot\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (683:683:683))
        (PORT datab (961:961:961) (899:899:899))
        (PORT datac (697:697:697) (666:666:666))
        (PORT datad (656:656:656) (632:632:632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_rot\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1489:1489:1489))
        (PORT datab (1353:1353:1353) (1315:1315:1315))
        (PORT datad (373:373:373) (351:351:351))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_shift_rot\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (382:382:382) (376:376:376))
        (PORT datac (985:985:985) (950:950:950))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1323:1323:1323) (1290:1290:1290))
        (PORT clrn (1947:1947:1947) (1900:1900:1900))
        (PORT sclr (2193:2193:2193) (2179:2179:2179))
        (PORT sload (1609:1609:1609) (1643:1643:1643))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[31\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (864:864:864))
        (PORT datab (1050:1050:1050) (1027:1027:1027))
        (PORT datac (1653:1653:1653) (1601:1601:1601))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[30\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (427:427:427))
        (PORT datab (377:377:377) (493:493:493))
        (PORT datac (1163:1163:1163) (1199:1199:1199))
        (PORT datad (288:288:288) (327:327:327))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[30\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1254:1254:1254))
        (PORT datab (1052:1052:1052) (1040:1040:1040))
        (PORT datac (762:762:762) (777:777:777))
        (PORT datad (725:725:725) (736:736:736))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[30\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1568:1568:1568))
        (PORT datab (699:699:699) (655:655:655))
        (PORT datad (629:629:629) (596:596:596))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1326:1326:1326) (1290:1290:1290))
        (PORT clrn (1947:1947:1947) (1900:1900:1900))
        (PORT sclr (2193:2193:2193) (2179:2179:2179))
        (PORT sload (1609:1609:1609) (1643:1643:1643))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[30\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (355:355:355))
        (PORT datab (991:991:991) (956:956:956))
        (PORT datac (1704:1704:1704) (1696:1696:1696))
        (PORT datad (1315:1315:1315) (1266:1266:1266))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[29\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1239:1239:1239))
        (PORT datab (381:381:381) (498:498:498))
        (PORT datac (683:683:683) (660:660:660))
        (PORT datad (402:402:402) (377:377:377))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[29\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1253:1253:1253))
        (PORT datab (1053:1053:1053) (1040:1040:1040))
        (PORT datac (1170:1170:1170) (1130:1130:1130))
        (PORT datad (974:974:974) (964:964:964))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[29\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1847:1847:1847))
        (PORT datab (683:683:683) (621:621:621))
        (PORT datad (572:572:572) (519:519:519))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1611:1611:1611) (1571:1571:1571))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (902:902:902))
        (PORT datab (1742:1742:1742) (1726:1726:1726))
        (PORT datac (1222:1222:1222) (1187:1187:1187))
        (PORT datad (1314:1314:1314) (1264:1264:1264))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[30\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (978:978:978))
        (PORT datab (421:421:421) (410:410:410))
        (PORT datad (655:655:655) (616:616:616))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1053:1053:1053) (1012:1012:1012))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (PORT sload (1999:1999:1999) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1005:1005:1005) (1004:1004:1004))
        (PORT datad (1191:1191:1191) (1140:1140:1140))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (670:670:670))
        (PORT datac (979:979:979) (973:973:973))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1323:1323:1323))
        (PORT datad (1145:1145:1145) (1068:1068:1068))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datab (829:829:829) (848:848:848))
        (PORT datac (922:922:922) (902:902:902))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1083:1083:1083) (1097:1097:1097))
        (PORT datac (1008:1008:1008) (1007:1007:1007))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (978:978:978) (973:973:973))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (993:993:993))
        (PORT d[1] (1271:1271:1271) (1159:1159:1159))
        (PORT d[2] (1058:1058:1058) (1005:1005:1005))
        (PORT d[3] (1051:1051:1051) (998:998:998))
        (PORT d[4] (722:722:722) (673:673:673))
        (PORT d[5] (1348:1348:1348) (1285:1285:1285))
        (PORT d[6] (771:771:771) (727:727:727))
        (PORT d[7] (1036:1036:1036) (992:992:992))
        (PORT d[9] (724:724:724) (687:687:687))
        (PORT d[10] (1508:1508:1508) (1395:1395:1395))
        (PORT d[11] (1022:1022:1022) (970:970:970))
        (PORT d[12] (754:754:754) (713:713:713))
        (PORT d[13] (718:718:718) (681:681:681))
        (PORT d[14] (714:714:714) (680:680:680))
        (PORT d[15] (959:959:959) (884:884:884))
        (PORT d[16] (750:750:750) (711:711:711))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT ena (2093:2093:2093) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (715:715:715))
        (PORT d[1] (1041:1041:1041) (1009:1009:1009))
        (PORT d[2] (443:443:443) (437:437:437))
        (PORT d[3] (1028:1028:1028) (981:981:981))
        (PORT d[4] (1013:1013:1013) (961:961:961))
        (PORT d[5] (1058:1058:1058) (1018:1018:1018))
        (PORT d[6] (665:665:665) (626:626:626))
        (PORT d[7] (1552:1552:1552) (1448:1448:1448))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2089:2089:2089) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1351:1351:1351))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2089:2089:2089) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1472:1472:1472))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2089:2089:2089) (1983:1983:1983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1213:1213:1213))
        (PORT d[1] (666:666:666) (606:606:606))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT ena (2093:2093:2093) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT d[0] (2093:2093:2093) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|SoC_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[29\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1135:1135:1135))
        (PORT datab (692:692:692) (660:660:660))
        (PORT datad (1357:1357:1357) (1348:1348:1348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1101:1101:1101) (1111:1111:1111))
        (PORT sload (1733:1733:1733) (1760:1760:1760))
        (PORT ena (1979:1979:1979) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (992:992:992) (997:997:997))
        (PORT datad (1223:1223:1223) (1176:1176:1176))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (708:708:708))
        (PORT datab (478:478:478) (489:489:489))
        (PORT datad (1696:1696:1696) (1682:1682:1682))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (729:729:729))
        (PORT datab (334:334:334) (397:397:397))
        (PORT datac (1340:1340:1340) (1334:1334:1334))
        (PORT datad (1708:1708:1708) (1697:1697:1697))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1059:1059:1059) (1054:1054:1054))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1388:1388:1388))
        (PORT datab (761:761:761) (745:745:745))
        (PORT datad (964:964:964) (920:920:920))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (960:960:960))
        (PORT datab (1078:1078:1078) (1030:1030:1030))
        (PORT datad (560:560:560) (515:515:515))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1411:1411:1411) (1403:1403:1403))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[28\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1253:1253:1253))
        (PORT datab (766:766:766) (791:791:791))
        (PORT datac (1368:1368:1368) (1355:1355:1355))
        (PORT datad (414:414:414) (444:444:444))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[28\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1849:1849:1849))
        (PORT datab (1633:1633:1633) (1488:1488:1488))
        (PORT datad (556:556:556) (512:512:512))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1035:1035:1035) (1018:1018:1018))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1110:1110:1110))
        (PORT datab (780:780:780) (749:749:749))
        (PORT datac (1234:1234:1234) (1190:1190:1190))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[27\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1249:1249:1249))
        (PORT datab (372:372:372) (486:486:486))
        (PORT datac (678:678:678) (653:653:653))
        (PORT datad (400:400:400) (374:374:374))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[27\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (766:766:766))
        (PORT datab (776:776:776) (782:782:782))
        (PORT datac (913:913:913) (891:891:891))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[27\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1849:1849:1849))
        (PORT datab (881:881:881) (828:828:828))
        (PORT datad (554:554:554) (506:506:506))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1069:1069:1069) (1043:1043:1043))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[27\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (1357:1357:1357) (1299:1299:1299))
        (PORT datac (1705:1705:1705) (1697:1697:1697))
        (PORT datad (1236:1236:1236) (1195:1195:1195))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[26\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (397:397:397))
        (PORT datab (372:372:372) (487:487:487))
        (PORT datac (1167:1167:1167) (1203:1203:1203))
        (PORT datad (285:285:285) (324:324:324))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[26\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (530:530:530))
        (PORT datab (768:768:768) (773:773:773))
        (PORT datac (929:929:929) (924:924:924))
        (PORT datad (700:700:700) (709:709:709))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[26\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1847:1847:1847))
        (PORT datab (1448:1448:1448) (1345:1345:1345))
        (PORT datad (1033:1033:1033) (916:916:916))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1017:1017:1017) (1004:1004:1004))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2085:2085:2085) (2122:2122:2122))
        (PORT datad (686:686:686) (668:668:668))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2632:2632:2632))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (PORT ena (6777:6777:6777) (6927:6927:6927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4170:4170:4170) (4131:4131:4131))
        (PORT d[1] (5932:5932:5932) (5786:5786:5786))
        (PORT d[2] (5332:5332:5332) (5216:5216:5216))
        (PORT d[3] (6552:6552:6552) (6196:6196:6196))
        (PORT d[4] (6924:6924:6924) (6475:6475:6475))
        (PORT d[5] (5659:5659:5659) (5575:5575:5575))
        (PORT d[6] (6767:6767:6767) (6299:6299:6299))
        (PORT d[7] (6128:6128:6128) (6056:6056:6056))
        (PORT d[8] (6813:6813:6813) (6405:6405:6405))
        (PORT d[9] (5742:5742:5742) (5570:5570:5570))
        (PORT d[10] (6538:6538:6538) (6210:6210:6210))
        (PORT d[11] (5310:5310:5310) (5308:5308:5308))
        (PORT d[12] (7390:7390:7390) (6941:6941:6941))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (PORT ena (6773:6773:6773) (6924:6924:6924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5859:5859:5859) (5392:5392:5392))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (PORT ena (6773:6773:6773) (6924:6924:6924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7993:7993:7993) (7790:7790:7790))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (PORT ena (6773:6773:6773) (6924:6924:6924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2759:2759:2759))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (PORT ena (6777:6777:6777) (6927:6927:6927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (PORT d[0] (6777:6777:6777) (6927:6927:6927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3208:3208:3208))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT ena (6422:6422:6422) (6567:6567:6567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (4820:4820:4820))
        (PORT d[1] (6271:6271:6271) (6114:6114:6114))
        (PORT d[2] (5677:5677:5677) (5554:5554:5554))
        (PORT d[3] (6878:6878:6878) (6499:6499:6499))
        (PORT d[4] (7241:7241:7241) (6777:6777:6777))
        (PORT d[5] (6001:6001:6001) (5913:5913:5913))
        (PORT d[6] (7167:7167:7167) (6695:6695:6695))
        (PORT d[7] (6800:6800:6800) (6708:6708:6708))
        (PORT d[8] (7464:7464:7464) (7035:7035:7035))
        (PORT d[9] (6108:6108:6108) (5925:5925:5925))
        (PORT d[10] (6930:6930:6930) (6600:6600:6600))
        (PORT d[11] (5654:5654:5654) (5648:5648:5648))
        (PORT d[12] (8059:8059:8059) (7588:7588:7588))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (6418:6418:6418) (6564:6564:6564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4210:4210:4210))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (6418:6418:6418) (6564:6564:6564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8295:8295:8295) (8080:8080:8080))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (6418:6418:6418) (6564:6564:6564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2189:2189:2189))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT ena (6422:6422:6422) (6567:6567:6567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT d[0] (6422:6422:6422) (6567:6567:6567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3215:3215:3215))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT ena (5805:5805:5805) (5930:5930:5930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5107:5107:5107))
        (PORT d[1] (6574:6574:6574) (6408:6408:6408))
        (PORT d[2] (6277:6277:6277) (6125:6125:6125))
        (PORT d[3] (5984:5984:5984) (5710:5710:5710))
        (PORT d[4] (7640:7640:7640) (7161:7161:7161))
        (PORT d[5] (6386:6386:6386) (6284:6284:6284))
        (PORT d[6] (7445:7445:7445) (6953:6953:6953))
        (PORT d[7] (7132:7132:7132) (7029:7029:7029))
        (PORT d[8] (7815:7815:7815) (7370:7370:7370))
        (PORT d[9] (6754:6754:6754) (6544:6544:6544))
        (PORT d[10] (7222:7222:7222) (6874:6874:6874))
        (PORT d[11] (6040:6040:6040) (6020:6020:6020))
        (PORT d[12] (8393:8393:8393) (7911:7911:7911))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT ena (5801:5801:5801) (5927:5927:5927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (4010:4010:4010))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT ena (5801:5801:5801) (5927:5927:5927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8609:8609:8609) (8383:8383:8383))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT ena (5801:5801:5801) (5927:5927:5927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2112:2112:2112))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT ena (5805:5805:5805) (5930:5930:5930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT d[0] (5805:5805:5805) (5930:5930:5930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2227:2227:2227))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT ena (5763:5763:5763) (6033:6033:6033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (3774:3774:3774))
        (PORT d[1] (4750:4750:4750) (4668:4668:4668))
        (PORT d[2] (5050:5050:5050) (4940:4940:4940))
        (PORT d[3] (6308:6308:6308) (5977:5977:5977))
        (PORT d[4] (5773:5773:5773) (5483:5483:5483))
        (PORT d[5] (5711:5711:5711) (5639:5639:5639))
        (PORT d[6] (5481:5481:5481) (5199:5199:5199))
        (PORT d[7] (7480:7480:7480) (7294:7294:7294))
        (PORT d[8] (5571:5571:5571) (5302:5302:5302))
        (PORT d[9] (5287:5287:5287) (5161:5161:5161))
        (PORT d[10] (6711:6711:6711) (6381:6381:6381))
        (PORT d[11] (5676:5676:5676) (5703:5703:5703))
        (PORT d[12] (2977:2977:2977) (2801:2801:2801))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (PORT ena (5759:5759:5759) (6030:6030:6030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3175:3175:3175))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (PORT ena (5759:5759:5759) (6030:6030:6030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8711:8711:8711) (8521:8521:8521))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (PORT ena (5759:5759:5759) (6030:6030:6030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2809:2809:2809))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT ena (5763:5763:5763) (6033:6033:6033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (5763:5763:5763) (6033:6033:6033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3627:3627:3627) (3460:3460:3460))
        (PORT datab (2337:2337:2337) (2189:2189:2189))
        (PORT datac (4723:4723:4723) (4725:4725:4725))
        (PORT datad (1313:1313:1313) (1246:1246:1246))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3624:3624:3624) (3457:3457:3457))
        (PORT datab (2124:2124:2124) (1995:1995:1995))
        (PORT datac (1391:1391:1391) (1359:1359:1359))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2351:2351:2351))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT ena (6879:6879:6879) (6991:6991:6991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4792:4792:4792) (4716:4716:4716))
        (PORT d[1] (5097:5097:5097) (5036:5036:5036))
        (PORT d[2] (4491:4491:4491) (4433:4433:4433))
        (PORT d[3] (8905:8905:8905) (8557:8557:8557))
        (PORT d[4] (5341:5341:5341) (5275:5275:5275))
        (PORT d[5] (7479:7479:7479) (7395:7395:7395))
        (PORT d[6] (4021:4021:4021) (3937:3937:3937))
        (PORT d[7] (5165:5165:5165) (4887:4887:4887))
        (PORT d[8] (5103:5103:5103) (5069:5069:5069))
        (PORT d[9] (5378:5378:5378) (5180:5180:5180))
        (PORT d[10] (5131:5131:5131) (4853:4853:4853))
        (PORT d[11] (2525:2525:2525) (2516:2516:2516))
        (PORT d[12] (2611:2611:2611) (2443:2443:2443))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6875:6875:6875) (6988:6988:6988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1699:1699:1699))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6875:6875:6875) (6988:6988:6988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8609:8609:8609) (8382:8382:8382))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6875:6875:6875) (6988:6988:6988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1699:1699:1699))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT ena (6879:6879:6879) (6991:6991:6991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (6879:6879:6879) (6991:6991:6991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2927:2927:2927))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT ena (6106:6106:6106) (6240:6240:6240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4895:4895:4895) (4852:4852:4852))
        (PORT d[1] (6271:6271:6271) (6121:6121:6121))
        (PORT d[2] (5994:5994:5994) (5861:5861:5861))
        (PORT d[3] (6288:6288:6288) (6003:6003:6003))
        (PORT d[4] (7324:7324:7324) (6863:6863:6863))
        (PORT d[5] (6058:6058:6058) (5973:5973:5973))
        (PORT d[6] (7140:7140:7140) (6664:6664:6664))
        (PORT d[7] (6774:6774:6774) (6685:6685:6685))
        (PORT d[8] (7496:7496:7496) (7071:7071:7071))
        (PORT d[9] (6445:6445:6445) (6256:6256:6256))
        (PORT d[10] (6900:6900:6900) (6566:6566:6566))
        (PORT d[11] (5711:5711:5711) (5708:5708:5708))
        (PORT d[12] (8034:8034:8034) (7568:7568:7568))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (6102:6102:6102) (6237:6237:6237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (4926:4926:4926))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (6102:6102:6102) (6237:6237:6237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8303:8303:8303) (8089:8089:8089))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (6102:6102:6102) (6237:6237:6237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2188:2188:2188))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT ena (6106:6106:6106) (6240:6240:6240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (6106:6106:6106) (6240:6240:6240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2233:2233:2233))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (5398:5398:5398) (5656:5656:5656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5054:5054:5054) (4979:4979:4979))
        (PORT d[1] (4391:4391:4391) (4315:4315:4315))
        (PORT d[2] (4404:4404:4404) (4313:4313:4313))
        (PORT d[3] (5973:5973:5973) (5652:5652:5652))
        (PORT d[4] (5470:5470:5470) (5192:5192:5192))
        (PORT d[5] (5406:5406:5406) (5334:5334:5334))
        (PORT d[6] (5129:5129:5129) (4855:4855:4855))
        (PORT d[7] (6804:6804:6804) (6632:6632:6632))
        (PORT d[8] (5270:5270:5270) (5007:5007:5007))
        (PORT d[9] (4632:4632:4632) (4515:4515:4515))
        (PORT d[10] (6338:6338:6338) (6020:6020:6020))
        (PORT d[11] (5361:5361:5361) (5402:5402:5402))
        (PORT d[12] (3958:3958:3958) (3750:3750:3750))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (5394:5394:5394) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7780:7780:7780) (7321:7321:7321))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (5394:5394:5394) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8379:8379:8379) (8188:8188:8188))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT ena (5394:5394:5394) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2167:2167:2167))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (5398:5398:5398) (5656:5656:5656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (5398:5398:5398) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2280:2280:2280))
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (PORT ena (7084:7084:7084) (7252:7252:7252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4175:4175:4175) (4147:4147:4147))
        (PORT d[1] (5611:5611:5611) (5475:5475:5475))
        (PORT d[2] (5012:5012:5012) (4908:4908:4908))
        (PORT d[3] (6209:6209:6209) (5853:5853:5853))
        (PORT d[4] (6630:6630:6630) (6190:6190:6190))
        (PORT d[5] (5338:5338:5338) (5268:5268:5268))
        (PORT d[6] (6483:6483:6483) (6022:6022:6022))
        (PORT d[7] (6087:6087:6087) (6016:6016:6016))
        (PORT d[8] (6805:6805:6805) (6396:6396:6396))
        (PORT d[9] (5415:5415:5415) (5248:5248:5248))
        (PORT d[10] (6236:6236:6236) (5914:5914:5914))
        (PORT d[11] (5014:5014:5014) (5022:5022:5022))
        (PORT d[12] (7364:7364:7364) (6918:6918:6918))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT ena (7080:7080:7080) (7249:7249:7249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5243:5243:5243) (5052:5052:5052))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT ena (7080:7080:7080) (7249:7249:7249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7627:7627:7627) (7434:7434:7434))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT ena (7080:7080:7080) (7249:7249:7249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2437:2437:2437))
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (PORT ena (7084:7084:7084) (7252:7252:7252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (PORT d[0] (7084:7084:7084) (7252:7252:7252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3628:3628:3628) (3461:3461:3461))
        (PORT datab (1291:1291:1291) (1236:1236:1236))
        (PORT datac (4723:4723:4723) (4725:4725:4725))
        (PORT datad (2215:2215:2215) (2121:2121:2121))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1261:1261:1261))
        (PORT datab (2265:2265:2265) (2121:2121:2121))
        (PORT datac (4724:4724:4724) (4726:4726:4726))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2671:2671:2671) (2533:2533:2533))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1682:1682:1682))
        (PORT datab (765:765:765) (749:749:749))
        (PORT datad (961:961:961) (916:916:916))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (963:963:963))
        (PORT datab (623:623:623) (570:570:570))
        (PORT datac (684:684:684) (674:674:674))
        (PORT datad (1031:1031:1031) (991:991:991))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1411:1411:1411) (1403:1403:1403))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[26\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1331:1331:1331))
        (PORT datab (273:273:273) (346:346:346))
        (PORT datac (1705:1705:1705) (1697:1697:1697))
        (PORT datad (1308:1308:1308) (1257:1257:1257))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[25\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (845:845:845))
        (PORT datab (720:720:720) (691:691:691))
        (PORT datad (2122:2122:2122) (2031:2031:2031))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1727:1727:1727) (1709:1709:1709))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1722:1722:1722) (1773:1773:1773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (790:790:790))
        (PORT datac (1050:1050:1050) (1063:1063:1063))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[25\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1040:1040:1040))
        (PORT datab (798:798:798) (803:803:803))
        (PORT datac (1000:1000:1000) (996:996:996))
        (PORT datad (1613:1613:1613) (1569:1569:1569))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[25\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1846:1846:1846))
        (PORT datab (1222:1222:1222) (1132:1132:1132))
        (PORT datad (378:378:378) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1048:1048:1048) (1031:1031:1031))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[25\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1298:1298:1298))
        (PORT datab (1939:1939:1939) (1860:1860:1860))
        (PORT datac (1035:1035:1035) (1052:1052:1052))
        (PORT datad (966:966:966) (953:953:953))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[24\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1128:1128:1128))
        (PORT datab (794:794:794) (825:825:825))
        (PORT datac (1285:1285:1285) (1227:1227:1227))
        (PORT datad (916:916:916) (895:895:895))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[24\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1041:1041:1041))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (1383:1383:1383) (1367:1367:1367))
        (PORT datad (695:695:695) (707:707:707))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[24\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1849:1849:1849))
        (PORT datab (429:429:429) (406:406:406))
        (PORT datad (600:600:600) (543:543:543))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1022:1022:1022) (1007:1007:1007))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1841:1841:1841))
        (PORT datab (795:795:795) (830:830:830))
        (PORT datac (712:712:712) (714:714:714))
        (PORT datad (1013:1013:1013) (999:999:999))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1247:1247:1247))
        (PORT datab (373:373:373) (488:488:488))
        (PORT datac (686:686:686) (645:645:645))
        (PORT datad (285:285:285) (324:324:324))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[23\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (532:532:532))
        (PORT datab (773:773:773) (779:779:779))
        (PORT datac (694:694:694) (711:711:711))
        (PORT datad (700:700:700) (710:710:710))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[23\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1848:1848:1848))
        (PORT datab (594:594:594) (546:546:546))
        (PORT datad (887:887:887) (823:823:823))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (783:783:783) (806:806:806))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[23\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (1844:1844:1844))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (762:762:762) (803:803:803))
        (PORT datad (994:994:994) (990:990:990))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[22\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (603:603:603))
        (PORT datac (874:874:874) (788:788:788))
        (PORT datad (986:986:986) (920:920:920))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1496:1496:1496) (1565:1565:1565))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4213:4213:4213) (4102:4102:4102))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT ena (5779:5779:5779) (5905:5905:5905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4123:4123:4123))
        (PORT d[1] (7283:7283:7283) (6886:6886:6886))
        (PORT d[2] (2614:2614:2614) (2627:2627:2627))
        (PORT d[3] (5702:5702:5702) (5475:5475:5475))
        (PORT d[4] (7071:7071:7071) (6826:6826:6826))
        (PORT d[5] (5185:5185:5185) (5147:5147:5147))
        (PORT d[6] (4495:4495:4495) (4406:4406:4406))
        (PORT d[7] (5341:5341:5341) (5205:5205:5205))
        (PORT d[8] (1927:1927:1927) (1854:1854:1854))
        (PORT d[9] (5053:5053:5053) (4904:4904:4904))
        (PORT d[10] (5486:5486:5486) (5223:5223:5223))
        (PORT d[11] (2833:2833:2833) (2817:2817:2817))
        (PORT d[12] (5218:5218:5218) (5045:5045:5045))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT ena (5775:5775:5775) (5902:5902:5902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3473:3473:3473))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT ena (5775:5775:5775) (5902:5902:5902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2302:2302:2302))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT ena (5775:5775:5775) (5902:5902:5902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6216:6216:6216) (6017:6017:6017))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT ena (5779:5779:5779) (5905:5905:5905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (5779:5779:5779) (5905:5905:5905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1498:1498:1498))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (5601:5601:5601) (5696:5696:5696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5325:5325:5325) (5336:5336:5336))
        (PORT d[1] (7250:7250:7250) (7217:7217:7217))
        (PORT d[2] (3987:3987:3987) (4022:4022:4022))
        (PORT d[3] (3718:3718:3718) (3535:3535:3535))
        (PORT d[4] (5421:5421:5421) (5310:5310:5310))
        (PORT d[5] (6346:6346:6346) (6322:6322:6322))
        (PORT d[6] (2316:2316:2316) (2257:2257:2257))
        (PORT d[7] (4064:4064:4064) (3879:3879:3879))
        (PORT d[8] (4385:4385:4385) (4335:4335:4335))
        (PORT d[9] (4064:4064:4064) (3885:3885:3885))
        (PORT d[10] (3498:3498:3498) (3367:3367:3367))
        (PORT d[11] (4318:4318:4318) (4226:4226:4226))
        (PORT d[12] (3520:3520:3520) (3356:3356:3356))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5597:5597:5597) (5693:5693:5693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (3943:3943:3943))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5597:5597:5597) (5693:5693:5693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7003:7003:7003) (6813:6813:6813))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5597:5597:5597) (5693:5693:5693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2551:2551:2551))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (5601:5601:5601) (5696:5696:5696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (5601:5601:5601) (5696:5696:5696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4119:4119:4119))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT ena (7737:7737:7737) (7904:7904:7904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5451:5451:5451) (5392:5392:5392))
        (PORT d[1] (7316:7316:7316) (6918:6918:6918))
        (PORT d[2] (2242:2242:2242) (2268:2268:2268))
        (PORT d[3] (5074:5074:5074) (4876:4876:4876))
        (PORT d[4] (6710:6710:6710) (6472:6472:6472))
        (PORT d[5] (5210:5210:5210) (5171:5171:5171))
        (PORT d[6] (4189:4189:4189) (4107:4107:4107))
        (PORT d[7] (5348:5348:5348) (5212:5212:5212))
        (PORT d[8] (2258:2258:2258) (2165:2165:2165))
        (PORT d[9] (5078:5078:5078) (4927:4927:4927))
        (PORT d[10] (5133:5133:5133) (4970:4970:4970))
        (PORT d[11] (2503:2503:2503) (2498:2498:2498))
        (PORT d[12] (4852:4852:4852) (4698:4698:4698))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT ena (7733:7733:7733) (7901:7901:7901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (5238:5238:5238))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT ena (7733:7733:7733) (7901:7901:7901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2267:2267:2267))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT ena (7733:7733:7733) (7901:7901:7901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5908:5908:5908) (5727:5727:5727))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT ena (7737:7737:7737) (7904:7904:7904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (7737:7737:7737) (7904:7904:7904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2178:2178:2178))
        (PORT datab (4359:4359:4359) (4325:4325:4325))
        (PORT datac (1606:1606:1606) (1522:1522:1522))
        (PORT datad (1767:1767:1767) (1678:1678:1678))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2579:2579:2579))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (6825:6825:6825) (6959:6959:6959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5193:5193:5193))
        (PORT d[1] (5368:5368:5368) (5327:5327:5327))
        (PORT d[2] (2643:2643:2643) (2685:2685:2685))
        (PORT d[3] (4293:4293:4293) (4111:4111:4111))
        (PORT d[4] (5747:5747:5747) (5544:5544:5544))
        (PORT d[5] (5638:5638:5638) (5634:5634:5634))
        (PORT d[6] (3250:3250:3250) (3200:3200:3200))
        (PORT d[7] (4673:4673:4673) (4387:4387:4387))
        (PORT d[8] (2912:2912:2912) (2848:2848:2848))
        (PORT d[9] (5413:5413:5413) (5280:5280:5280))
        (PORT d[10] (4127:4127:4127) (3998:3998:3998))
        (PORT d[11] (3801:3801:3801) (3755:3755:3755))
        (PORT d[12] (3255:3255:3255) (3162:3162:3162))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (6821:6821:6821) (6956:6956:6956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4980:4980:4980) (4939:4939:4939))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (6821:6821:6821) (6956:6956:6956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (5727:5727:5727))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (6821:6821:6821) (6956:6956:6956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4271:4271:4271))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (6825:6825:6825) (6959:6959:6959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (6825:6825:6825) (6959:6959:6959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (918:918:918))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2173:2173:2173) (2039:2039:2039))
        (PORT datad (1775:1775:1775) (1686:1686:1686))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4424:4424:4424))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (5830:5830:5830) (5952:5952:5952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3803:3803:3803))
        (PORT d[1] (6992:6992:6992) (6609:6609:6609))
        (PORT d[2] (2902:2902:2902) (2899:2899:2899))
        (PORT d[3] (6001:6001:6001) (5755:5755:5755))
        (PORT d[4] (7048:7048:7048) (6800:6800:6800))
        (PORT d[5] (5493:5493:5493) (5443:5443:5443))
        (PORT d[6] (4517:4517:4517) (4429:4429:4429))
        (PORT d[7] (5024:5024:5024) (4904:4904:4904))
        (PORT d[8] (1937:1937:1937) (1861:1861:1861))
        (PORT d[9] (5039:5039:5039) (4891:4891:4891))
        (PORT d[10] (5461:5461:5461) (5200:5200:5200))
        (PORT d[11] (2839:2839:2839) (2824:2824:2824))
        (PORT d[12] (5181:5181:5181) (5011:5011:5011))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5826:5826:5826) (5949:5949:5949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (4841:4841:4841))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5826:5826:5826) (5949:5949:5949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2596:2596:2596))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5826:5826:5826) (5949:5949:5949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (6024:6024:6024))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (5830:5830:5830) (5952:5952:5952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (5830:5830:5830) (5952:5952:5952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (2916:2916:2916))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT ena (6831:6831:6831) (6966:6966:6966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5188:5188:5188) (5151:5151:5151))
        (PORT d[1] (6332:6332:6332) (6235:6235:6235))
        (PORT d[2] (2275:2275:2275) (2323:2323:2323))
        (PORT d[3] (4146:4146:4146) (3992:3992:3992))
        (PORT d[4] (5756:5756:5756) (5555:5555:5555))
        (PORT d[5] (5962:5962:5962) (5942:5942:5942))
        (PORT d[6] (3257:3257:3257) (3208:3208:3208))
        (PORT d[7] (4720:4720:4720) (4434:4434:4434))
        (PORT d[8] (2945:2945:2945) (2880:2880:2880))
        (PORT d[9] (5424:5424:5424) (5288:5288:5288))
        (PORT d[10] (4116:4116:4116) (3989:3989:3989))
        (PORT d[11] (4071:4071:4071) (4015:4015:4015))
        (PORT d[12] (3583:3583:3583) (3472:3472:3472))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (6827:6827:6827) (6963:6963:6963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5536:5536:5536))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (6827:6827:6827) (6963:6963:6963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5559:5559:5559) (5376:5376:5376))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (6827:6827:6827) (6963:6963:6963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4510:4510:4510))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT ena (6831:6831:6831) (6966:6966:6966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (6831:6831:6831) (6966:6966:6966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (623:623:623))
        (PORT datab (4355:4355:4355) (4320:4320:4320))
        (PORT datac (1974:1974:1974) (1879:1879:1879))
        (PORT datad (1774:1774:1774) (1686:1686:1686))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3479:3479:3479))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT ena (7478:7478:7478) (7628:7628:7628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4836:4836:4836))
        (PORT d[1] (6999:6999:6999) (6880:6880:6880))
        (PORT d[2] (1930:1930:1930) (1966:1966:1966))
        (PORT d[3] (4782:4782:4782) (4604:4604:4604))
        (PORT d[4] (6395:6395:6395) (6174:6174:6174))
        (PORT d[5] (5200:5200:5200) (5170:5170:5170))
        (PORT d[6] (3870:3870:3870) (3797:3797:3797))
        (PORT d[7] (5364:5364:5364) (5058:5058:5058))
        (PORT d[8] (3203:3203:3203) (3091:3091:3091))
        (PORT d[9] (5761:5761:5761) (5625:5625:5625))
        (PORT d[10] (4778:4778:4778) (4630:4630:4630))
        (PORT d[11] (2510:2510:2510) (2494:2494:2494))
        (PORT d[12] (4508:4508:4508) (4364:4364:4364))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (7474:7474:7474) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6005:6005:6005) (5729:5729:5729))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (7474:7474:7474) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (4989:4989:4989))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (7474:7474:7474) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (5161:5161:5161))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT ena (7478:7478:7478) (7628:7628:7628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT d[0] (7478:7478:7478) (7628:7628:7628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2308:2308:2308))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT ena (6507:6507:6507) (6624:6624:6624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (4842:4842:4842))
        (PORT d[1] (5981:5981:5981) (5888:5888:5888))
        (PORT d[2] (2617:2617:2617) (2660:2660:2660))
        (PORT d[3] (4020:4020:4020) (3850:3850:3850))
        (PORT d[4] (5402:5402:5402) (5207:5207:5207))
        (PORT d[5] (5637:5637:5637) (5633:5633:5633))
        (PORT d[6] (3268:3268:3268) (3217:3217:3217))
        (PORT d[7] (4361:4361:4361) (4088:4088:4088))
        (PORT d[8] (2938:2938:2938) (2872:2872:2872))
        (PORT d[9] (5434:5434:5434) (5298:5298:5298))
        (PORT d[10] (3829:3829:3829) (3711:3711:3711))
        (PORT d[11] (3800:3800:3800) (3754:3754:3754))
        (PORT d[12] (3287:3287:3287) (3193:3193:3193))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (6503:6503:6503) (6621:6621:6621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3453:3453:3453))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (6503:6503:6503) (6621:6621:6621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5701:5701:5701))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (6503:6503:6503) (6621:6621:6621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4222:4222:4222))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT ena (6507:6507:6507) (6624:6624:6624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT d[0] (6507:6507:6507) (6624:6624:6624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1523:1523:1523) (1430:1430:1430))
        (PORT datac (4321:4321:4321) (4290:4290:4290))
        (PORT datad (2414:2414:2414) (2268:2268:2268))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1204:1204:1204))
        (PORT datab (1575:1575:1575) (1571:1571:1571))
        (PORT datac (1111:1111:1111) (1083:1083:1083))
        (PORT datad (1519:1519:1519) (1451:1451:1451))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (968:968:968))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (958:958:958))
        (PORT datab (1180:1180:1180) (1149:1149:1149))
        (PORT datad (1029:1029:1029) (988:988:988))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (611:611:611) (685:685:685))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT sload (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[22\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (531:531:531))
        (PORT datab (772:772:772) (777:777:777))
        (PORT datac (722:722:722) (731:731:731))
        (PORT datad (686:686:686) (705:705:705))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1049:1049:1049))
        (PORT datab (414:414:414) (405:405:405))
        (PORT datad (678:678:678) (650:650:650))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1135:1135:1135) (1142:1142:1142))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2452:2452:2452) (2413:2413:2413))
        (PORT sload (1830:1830:1830) (1834:1834:1834))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1061:1061:1061))
        (PORT datab (1939:1939:1939) (1860:1860:1860))
        (PORT datac (1035:1035:1035) (1051:1051:1051))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[21\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1240:1240:1240))
        (PORT datab (380:380:380) (496:496:496))
        (PORT datac (705:705:705) (664:664:664))
        (PORT datad (290:290:290) (329:329:329))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[21\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (767:767:767))
        (PORT datab (1659:1659:1659) (1606:1606:1606))
        (PORT datac (716:716:716) (724:724:724))
        (PORT datad (994:994:994) (994:994:994))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1847:1847:1847))
        (PORT datab (902:902:902) (847:847:847))
        (PORT datad (378:378:378) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (794:794:794) (815:815:815))
        (PORT clrn (1939:1939:1939) (1892:1892:1892))
        (PORT sclr (1271:1271:1271) (1294:1294:1294))
        (PORT sload (1308:1308:1308) (1350:1350:1350))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1111:1111:1111))
        (PORT datab (779:779:779) (748:748:748))
        (PORT datac (1957:1957:1957) (1855:1855:1855))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[20\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (676:676:676))
        (PORT datab (379:379:379) (494:494:494))
        (PORT datac (1162:1162:1162) (1197:1197:1197))
        (PORT datad (289:289:289) (328:328:328))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[20\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1040:1040:1040))
        (PORT datab (972:972:972) (945:945:945))
        (PORT datac (733:733:733) (745:745:745))
        (PORT datad (1613:1613:1613) (1568:1568:1568))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[20\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1569:1569:1569))
        (PORT datab (680:680:680) (643:643:643))
        (PORT datad (973:973:973) (923:923:923))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1145:1145:1145) (1145:1145:1145))
        (PORT clrn (1947:1947:1947) (1900:1900:1900))
        (PORT sclr (2193:2193:2193) (2179:2179:2179))
        (PORT sload (1609:1609:1609) (1643:1643:1643))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1381:1381:1381) (1372:1372:1372))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT sload (1661:1661:1661) (1709:1709:1709))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1296:1296:1296))
        (PORT datab (1048:1048:1048) (1024:1024:1024))
        (PORT datac (1302:1302:1302) (1281:1281:1281))
        (PORT datad (1627:1627:1627) (1579:1579:1579))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2461:2461:2461))
        (PORT datab (2339:2339:2339) (2334:2334:2334))
        (PORT datac (1366:1366:1366) (1356:1356:1356))
        (PORT datad (1361:1361:1361) (1318:1318:1318))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1530:1530:1530) (1485:1485:1485))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (964:964:964))
        (PORT datab (1080:1080:1080) (1032:1032:1032))
        (PORT datad (618:618:618) (578:578:578))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (691:691:691))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT sload (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[20\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (974:974:974) (958:958:958))
        (PORT datac (1651:1651:1651) (1598:1598:1598))
        (PORT datad (790:790:790) (825:825:825))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (418:418:418))
        (PORT datab (1047:1047:1047) (990:990:990))
        (PORT datad (682:682:682) (642:642:642))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1084:1084:1084) (1047:1047:1047))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (PORT sload (1999:1999:1999) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1055:1055:1055) (1058:1058:1058))
        (PORT datad (689:689:689) (671:671:671))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (661:661:661))
        (PORT datab (1137:1137:1137) (1107:1107:1107))
        (PORT datac (1035:1035:1035) (1019:1019:1019))
        (PORT datad (1360:1360:1360) (1351:1351:1351))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1979:1979:1979) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (866:866:866) (892:892:892))
        (PORT datac (901:901:901) (866:866:866))
        (PORT datad (422:422:422) (445:445:445))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2062:2062:2062) (2009:2009:2009))
        (PORT datab (751:751:751) (702:702:702))
        (PORT datac (1592:1592:1592) (1537:1537:1537))
        (PORT datad (1357:1357:1357) (1348:1348:1348))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1979:1979:1979) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (672:672:672))
        (PORT datad (1057:1057:1057) (1062:1062:1062))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1195:1195:1195) (1151:1151:1151))
        (PORT datac (1216:1216:1216) (1197:1197:1197))
        (PORT datad (418:418:418) (440:440:440))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1743:1743:1743))
        (PORT datab (334:334:334) (397:397:397))
        (PORT datac (1341:1341:1341) (1335:1335:1335))
        (PORT datad (957:957:957) (887:887:887))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1053:1053:1053) (1041:1041:1041))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1488:1488:1488))
        (PORT datab (1272:1272:1272) (1194:1194:1194))
        (PORT datad (704:704:704) (690:690:690))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data_nxt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (948:948:948))
        (PORT datac (640:640:640) (613:613:613))
        (PORT datad (1023:1023:1023) (981:981:981))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte3_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1411:1411:1411) (1403:1403:1403))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT sload (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (748:748:748))
        (PORT datab (436:436:436) (469:469:469))
        (PORT datac (719:719:719) (732:732:732))
        (PORT datad (727:727:727) (737:737:737))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1057:1057:1057))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datad (712:712:712) (684:684:684))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1116:1116:1116) (1120:1120:1120))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2452:2452:2452) (2413:2413:2413))
        (PORT sload (1830:1830:1830) (1834:1834:1834))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[19\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (1844:1844:1844))
        (PORT datab (947:947:947) (928:928:928))
        (PORT datac (992:992:992) (990:990:990))
        (PORT datad (728:728:728) (738:738:738))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1242:1242:1242))
        (PORT datab (734:734:734) (718:718:718))
        (PORT datad (1013:1013:1013) (956:956:956))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1261:1261:1261) (1193:1193:1193))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT sload (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1015:1015:1015))
        (PORT datab (789:789:789) (789:789:789))
        (PORT datac (718:718:718) (729:729:729))
        (PORT datad (470:470:470) (502:502:502))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (1003:1003:1003) (925:925:925))
        (PORT datad (1013:1013:1013) (1006:1006:1006))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1083:1083:1083) (1099:1099:1099))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2452:2452:2452) (2413:2413:2413))
        (PORT sload (1830:1830:1830) (1834:1834:1834))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[18\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1847:1847:1847))
        (PORT datab (757:757:757) (777:777:777))
        (PORT datac (996:996:996) (994:994:994))
        (PORT datad (706:706:706) (713:713:713))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1241:1241:1241))
        (PORT datab (414:414:414) (400:400:400))
        (PORT datad (970:970:970) (917:917:917))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1270:1270:1270) (1202:1202:1202))
        (PORT clrn (1949:1949:1949) (1902:1902:1902))
        (PORT sload (1385:1385:1385) (1399:1399:1399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (978:978:978))
        (PORT datab (785:785:785) (785:785:785))
        (PORT datac (1022:1022:1022) (1018:1018:1018))
        (PORT datad (467:467:467) (499:499:499))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (966:966:966) (921:921:921))
        (PORT datad (1018:1018:1018) (1011:1011:1011))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1173:1173:1173) (1179:1179:1179))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2452:2452:2452) (2413:2413:2413))
        (PORT sload (1830:1830:1830) (1834:1834:1834))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1185:1185:1185) (1173:1173:1173))
        (PORT datac (1025:1025:1025) (1099:1099:1099))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (2995:2995:2995))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT ena (5474:5474:5474) (5589:5589:5589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4948:4948:4948) (4969:4969:4969))
        (PORT d[1] (4335:4335:4335) (4204:4204:4204))
        (PORT d[2] (2465:2465:2465) (2474:2474:2474))
        (PORT d[3] (5345:5345:5345) (5031:5031:5031))
        (PORT d[4] (4477:4477:4477) (4270:4270:4270))
        (PORT d[5] (4554:4554:4554) (4455:4455:4455))
        (PORT d[6] (5234:5234:5234) (5060:5060:5060))
        (PORT d[7] (3739:3739:3739) (3680:3680:3680))
        (PORT d[8] (3749:3749:3749) (3717:3717:3717))
        (PORT d[9] (5633:5633:5633) (5459:5459:5459))
        (PORT d[10] (4491:4491:4491) (4254:4254:4254))
        (PORT d[11] (4244:4244:4244) (4288:4288:4288))
        (PORT d[12] (4905:4905:4905) (4652:4652:4652))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT ena (5470:5470:5470) (5586:5586:5586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6303:6303:6303) (6042:6042:6042))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT ena (5470:5470:5470) (5586:5586:5586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5569:5569:5569) (5369:5369:5369))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT ena (5470:5470:5470) (5586:5586:5586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3779:3779:3779))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT ena (5474:5474:5474) (5589:5589:5589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (5474:5474:5474) (5589:5589:5589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2624:2624:2624))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT ena (6077:6077:6077) (6213:6213:6213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4768:4768:4768) (4694:4694:4694))
        (PORT d[1] (7681:7681:7681) (7094:7094:7094))
        (PORT d[2] (3175:3175:3175) (3161:3161:3161))
        (PORT d[3] (5945:5945:5945) (5626:5626:5626))
        (PORT d[4] (5710:5710:5710) (5403:5403:5403))
        (PORT d[5] (6335:6335:6335) (6226:6226:6226))
        (PORT d[6] (5622:5622:5622) (5329:5329:5329))
        (PORT d[7] (4777:4777:4777) (4697:4697:4697))
        (PORT d[8] (2587:2587:2587) (2513:2513:2513))
        (PORT d[9] (5418:5418:5418) (5257:5257:5257))
        (PORT d[10] (5847:5847:5847) (5541:5541:5541))
        (PORT d[11] (4633:4633:4633) (4577:4577:4577))
        (PORT d[12] (6543:6543:6543) (6089:6089:6089))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (6073:6073:6073) (6210:6210:6210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3196:3196:3196))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (6073:6073:6073) (6210:6210:6210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4512:4512:4512))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT ena (6073:6073:6073) (6210:6210:6210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4580:4580:4580))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT ena (6077:6077:6077) (6213:6213:6213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (PORT d[0] (6077:6077:6077) (6213:6213:6213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (2970:2970:2970))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (5919:5919:5919) (6027:6027:6027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4618:4618:4618))
        (PORT d[1] (5190:5190:5190) (5014:5014:5014))
        (PORT d[2] (3757:3757:3757) (3714:3714:3714))
        (PORT d[3] (4687:4687:4687) (4396:4396:4396))
        (PORT d[4] (5187:5187:5187) (4967:4967:4967))
        (PORT d[5] (5215:5215:5215) (5090:5090:5090))
        (PORT d[6] (5895:5895:5895) (5703:5703:5703))
        (PORT d[7] (4012:4012:4012) (3935:3935:3935))
        (PORT d[8] (4348:4348:4348) (4303:4303:4303))
        (PORT d[9] (6291:6291:6291) (6092:6092:6092))
        (PORT d[10] (4782:4782:4782) (4548:4548:4548))
        (PORT d[11] (4228:4228:4228) (4273:4273:4273))
        (PORT d[12] (4271:4271:4271) (4043:4043:4043))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (5915:5915:5915) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5034:5034:5034) (4805:4805:4805))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (5915:5915:5915) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5864:5864:5864) (5654:5654:5654))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (PORT ena (5915:5915:5915) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (3896:3896:3896))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT ena (5919:5919:5919) (6027:6027:6027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (5919:5919:5919) (6027:6027:6027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2749:2749:2749))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT ena (5459:5459:5459) (5574:5574:5574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3821:3821:3821))
        (PORT d[1] (6773:6773:6773) (6226:6226:6226))
        (PORT d[2] (2585:2585:2585) (2600:2600:2600))
        (PORT d[3] (5256:5256:5256) (4952:4952:4952))
        (PORT d[4] (5064:5064:5064) (4777:4777:4777))
        (PORT d[5] (5680:5680:5680) (5591:5591:5591))
        (PORT d[6] (4982:4982:4982) (4711:4711:4711))
        (PORT d[7] (4109:4109:4109) (4051:4051:4051))
        (PORT d[8] (2678:2678:2678) (2635:2635:2635))
        (PORT d[9] (4988:4988:4988) (4808:4808:4808))
        (PORT d[10] (5546:5546:5546) (5241:5241:5241))
        (PORT d[11] (3729:3729:3729) (3710:3710:3710))
        (PORT d[12] (5852:5852:5852) (5416:5416:5416))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (PORT ena (5455:5455:5455) (5571:5571:5571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5298:5298:5298) (5106:5106:5106))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (PORT ena (5455:5455:5455) (5571:5571:5571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4215:4215:4215))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (PORT ena (5455:5455:5455) (5571:5571:5571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4478:4478:4478) (4324:4324:4324))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT ena (5459:5459:5459) (5574:5574:5574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (5459:5459:5459) (5574:5574:5574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3831:3831:3831) (3851:3851:3851))
        (PORT datab (1987:1987:1987) (1883:1883:1883))
        (PORT datac (2438:2438:2438) (2340:2340:2340))
        (PORT datad (1886:1886:1886) (1819:1819:1819))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3833:3833:3833) (3853:3853:3853))
        (PORT datab (2829:2829:2829) (2664:2664:2664))
        (PORT datac (2282:2282:2282) (2137:2137:2137))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3479:3479:3479))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT ena (6269:6269:6269) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (4986:4986:4986))
        (PORT d[1] (4649:4649:4649) (4339:4339:4339))
        (PORT d[2] (4040:4040:4040) (3999:3999:3999))
        (PORT d[3] (4330:4330:4330) (4039:4039:4039))
        (PORT d[4] (5170:5170:5170) (4949:4949:4949))
        (PORT d[5] (4145:4145:4145) (4025:4025:4025))
        (PORT d[6] (6212:6212:6212) (6004:6004:6004))
        (PORT d[7] (3427:3427:3427) (3358:3358:3358))
        (PORT d[8] (4695:4695:4695) (4642:4642:4642))
        (PORT d[9] (6609:6609:6609) (6405:6405:6405))
        (PORT d[10] (3844:3844:3844) (3631:3631:3631))
        (PORT d[11] (3926:3926:3926) (3987:3987:3987))
        (PORT d[12] (3931:3931:3931) (3706:3706:3706))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (6265:6265:6265) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4074:4074:4074))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (6265:6265:6265) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6194:6194:6194) (5974:5974:5974))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (6265:6265:6265) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3054:3054:3054))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT ena (6269:6269:6269) (6382:6382:6382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT d[0] (6269:6269:6269) (6382:6382:6382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3130:3130:3130))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT ena (5101:5101:5101) (5223:5223:5223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3407:3407:3407))
        (PORT d[1] (5911:5911:5911) (5547:5547:5547))
        (PORT d[2] (4746:4746:4746) (4677:4677:4677))
        (PORT d[3] (5335:5335:5335) (5031:5031:5031))
        (PORT d[4] (6173:6173:6173) (5920:5920:5920))
        (PORT d[5] (5079:5079:5079) (5016:5016:5016))
        (PORT d[6] (4728:4728:4728) (4455:4455:4455))
        (PORT d[7] (4047:4047:4047) (3953:3953:3953))
        (PORT d[8] (5714:5714:5714) (5640:5640:5640))
        (PORT d[9] (4642:4642:4642) (4462:4462:4462))
        (PORT d[10] (4182:4182:4182) (3966:3966:3966))
        (PORT d[11] (4557:4557:4557) (4601:4601:4601))
        (PORT d[12] (4256:4256:4256) (4026:4026:4026))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT ena (5097:5097:5097) (5220:5220:5220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3725:3725:3725))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT ena (5097:5097:5097) (5220:5220:5220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7190:7190:7190) (6932:6932:6932))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (PORT ena (5097:5097:5097) (5220:5220:5220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3362:3362:3362))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT ena (5101:5101:5101) (5223:5223:5223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (PORT d[0] (5101:5101:5101) (5223:5223:5223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3197:3197:3197))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (5089:5089:5089) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5320:5320:5320))
        (PORT d[1] (4269:4269:4269) (4149:4149:4149))
        (PORT d[2] (2697:2697:2697) (2692:2692:2692))
        (PORT d[3] (6163:6163:6163) (5776:5776:5776))
        (PORT d[4] (5198:5198:5198) (5022:5022:5022))
        (PORT d[5] (4600:4600:4600) (4503:4503:4503))
        (PORT d[6] (5295:5295:5295) (5105:5105:5105))
        (PORT d[7] (3990:3990:3990) (3909:3909:3909))
        (PORT d[8] (4096:4096:4096) (4103:4103:4103))
        (PORT d[9] (4628:4628:4628) (4562:4562:4562))
        (PORT d[10] (5018:5018:5018) (4733:4733:4733))
        (PORT d[11] (5180:5180:5180) (5227:5227:5227))
        (PORT d[12] (7634:7634:7634) (7159:7159:7159))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (5085:5085:5085) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (4594:4594:4594))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (5085:5085:5085) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (5812:5812:5812))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (5085:5085:5085) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3342:3342:3342))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (5089:5089:5089) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (5089:5089:5089) (5230:5230:5230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1917:1917:1917))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT ena (5431:5431:5431) (5550:5550:5550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3811:3811:3811))
        (PORT d[1] (6653:6653:6653) (6280:6280:6280))
        (PORT d[2] (1524:1524:1524) (1534:1534:1534))
        (PORT d[3] (6289:6289:6289) (5951:5951:5951))
        (PORT d[4] (6856:6856:6856) (6583:6583:6583))
        (PORT d[5] (5735:5735:5735) (5656:5656:5656))
        (PORT d[6] (5353:5353:5353) (5054:5054:5054))
        (PORT d[7] (4720:4720:4720) (4609:4609:4609))
        (PORT d[8] (2208:2208:2208) (2101:2101:2101))
        (PORT d[9] (5078:5078:5078) (4938:4938:4938))
        (PORT d[10] (4815:4815:4815) (4581:4581:4581))
        (PORT d[11] (2494:2494:2494) (2487:2487:2487))
        (PORT d[12] (4917:4917:4917) (4665:4665:4665))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (5427:5427:5427) (5547:5547:5547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3308:3308:3308))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (5427:5427:5427) (5547:5547:5547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5814:5814:5814) (5572:5572:5572))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (5427:5427:5427) (5547:5547:5547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3389:3389:3389))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT ena (5431:5431:5431) (5550:5550:5550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (5431:5431:5431) (5550:5550:5550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3829:3829:3829) (3850:3850:3850))
        (PORT datab (3583:3583:3583) (3357:3357:3357))
        (PORT datac (2438:2438:2438) (2341:2341:2341))
        (PORT datad (687:687:687) (649:649:649))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2380:2380:2380))
        (PORT datab (1933:1933:1933) (1835:1835:1835))
        (PORT datac (1042:1042:1042) (989:989:989))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2028:2028:2028) (1913:1913:1913))
        (PORT datab (1391:1391:1391) (1355:1355:1355))
        (PORT datac (1362:1362:1362) (1351:1351:1351))
        (PORT datad (2010:2010:2010) (1862:1862:1862))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1423:1423:1423) (1412:1412:1412))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT sload (1661:1661:1661) (1709:1709:1709))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1187:1187:1187))
        (PORT datad (1627:1627:1627) (1578:1578:1578))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1531:1531:1531) (1486:1486:1486))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (951:951:951))
        (PORT datab (648:648:648) (612:612:612))
        (PORT datad (1025:1025:1025) (984:984:984))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1235:1235:1235) (1197:1197:1197))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT sload (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[17\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (783:783:783))
        (PORT datab (776:776:776) (781:781:781))
        (PORT datac (998:998:998) (996:996:996))
        (PORT datad (1883:1883:1883) (1802:1802:1802))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[19\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (595:595:595))
        (PORT datab (937:937:937) (839:839:839))
        (PORT datac (968:968:968) (908:908:908))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1608:1608:1608) (1544:1544:1544))
        (PORT datac (991:991:991) (996:996:996))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (796:796:796))
        (PORT datab (1075:1075:1075) (1035:1035:1035))
        (PORT datac (719:719:719) (677:677:677))
        (PORT datad (1642:1642:1642) (1623:1623:1623))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2035:2035:2035) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (828:828:828) (847:847:847))
        (PORT datad (707:707:707) (714:714:714))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1308:1308:1308) (1241:1241:1241))
        (PORT sload (2247:2247:2247) (2312:2312:2312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (1079:1079:1079) (1083:1083:1083))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1362:1362:1362) (1351:1351:1351))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT sload (1661:1661:1661) (1709:1709:1709))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (906:906:906) (896:896:896))
        (PORT datad (1286:1286:1286) (1260:1260:1260))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (936:936:936))
        (PORT datab (423:423:423) (419:419:419))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1101:1101:1101))
        (PORT datab (1884:1884:1884) (1783:1783:1783))
        (PORT datad (734:734:734) (717:717:717))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1085:1085:1085) (1084:1084:1084))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT sload (1344:1344:1344) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1205:1205:1205) (1142:1142:1142))
        (PORT datad (1256:1256:1256) (1208:1208:1208))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ienable_reg\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1045:1045:1045) (1043:1043:1043))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal133\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1176:1176:1176))
        (PORT datab (1285:1285:1285) (1243:1243:1243))
        (PORT datac (1564:1564:1564) (1537:1537:1537))
        (PORT datad (1000:1000:1000) (998:998:998))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_op_wrctl\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (868:868:868))
        (PORT datab (1120:1120:1120) (1117:1117:1117))
        (PORT datac (1530:1530:1530) (1470:1470:1470))
        (PORT datad (670:670:670) (634:634:634))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_wrctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ienable_reg_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1036:1036:1036))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1066:1066:1066) (1072:1072:1072))
        (PORT datad (722:722:722) (730:730:730))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ienable_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1949:1949:1949) (1902:1902:1902))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1578:1578:1578))
        (PORT datab (1051:1051:1051) (1039:1039:1039))
        (PORT datad (1004:1004:1004) (995:995:995))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (678:678:678))
        (PORT datab (465:465:465) (502:502:502))
        (PORT datac (455:455:455) (481:481:481))
        (PORT datad (449:449:449) (474:474:474))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (519:519:519))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1004:1004:1004) (974:974:974))
        (PORT datad (429:429:429) (456:456:456))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1337:1337:1337) (1318:1318:1318))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (1876:1876:1876) (1764:1764:1764))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (934:934:934) (911:911:911))
        (PORT datad (646:646:646) (636:636:636))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ipending_reg_nxt\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (614:614:614))
        (PORT datab (946:946:946) (912:912:912))
        (PORT datac (834:834:834) (820:820:820))
        (PORT datad (987:987:987) (976:976:976))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ipending_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[16\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1578:1578:1578))
        (PORT datab (1052:1052:1052) (1040:1040:1040))
        (PORT datac (1252:1252:1252) (1201:1201:1201))
        (PORT datad (636:636:636) (626:626:626))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (294:294:294))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (192:192:192) (212:212:212))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_control_rd_data\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1949:1949:1949) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[16\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datac (748:748:748) (755:755:755))
        (PORT datad (1001:1001:1001) (994:994:994))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[16\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (917:917:917))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (763:763:763) (803:803:803))
        (PORT datad (889:889:889) (834:834:834))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[21\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1580:1580:1580))
        (PORT datab (922:922:922) (840:840:840))
        (PORT datac (608:608:608) (570:570:570))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1793:1793:1793) (1851:1851:1851))
        (PORT datad (445:445:445) (482:482:482))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3386:3386:3386))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT ena (4465:4465:4465) (4691:4691:4691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4399:4399:4399))
        (PORT d[1] (4335:4335:4335) (4239:4239:4239))
        (PORT d[2] (3728:3728:3728) (3650:3650:3650))
        (PORT d[3] (5317:5317:5317) (5012:5012:5012))
        (PORT d[4] (4820:4820:4820) (4564:4564:4564))
        (PORT d[5] (6120:6120:6120) (6057:6057:6057))
        (PORT d[6] (4204:4204:4204) (3965:3965:3965))
        (PORT d[7] (6166:6166:6166) (6020:6020:6020))
        (PORT d[8] (4363:4363:4363) (4138:4138:4138))
        (PORT d[9] (3982:3982:3982) (3888:3888:3888))
        (PORT d[10] (5672:5672:5672) (5367:5367:5367))
        (PORT d[11] (4742:4742:4742) (4802:4802:4802))
        (PORT d[12] (4614:4614:4614) (4379:4379:4379))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (4461:4461:4461) (4688:4688:4688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4385:4385:4385) (4064:4064:4064))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (4461:4461:4461) (4688:4688:4688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7728:7728:7728) (7555:7555:7555))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (4461:4461:4461) (4688:4688:4688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3722:3722:3722))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT ena (4465:4465:4465) (4691:4691:4691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT d[0] (4465:4465:4465) (4691:4691:4691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2351:2351:2351))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (4122:4122:4122) (4277:4277:4277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3175:3175:3175))
        (PORT d[1] (2853:2853:2853) (2716:2716:2716))
        (PORT d[2] (2667:2667:2667) (2576:2576:2576))
        (PORT d[3] (3425:3425:3425) (3262:3262:3262))
        (PORT d[4] (3521:3521:3521) (3375:3375:3375))
        (PORT d[5] (3433:3433:3433) (3278:3278:3278))
        (PORT d[6] (3492:3492:3492) (3337:3337:3337))
        (PORT d[7] (5655:5655:5655) (5557:5557:5557))
        (PORT d[8] (2653:2653:2653) (2538:2538:2538))
        (PORT d[9] (5956:5956:5956) (5830:5830:5830))
        (PORT d[10] (3385:3385:3385) (3223:3223:3223))
        (PORT d[11] (6355:6355:6355) (6393:6393:6393))
        (PORT d[12] (3383:3383:3383) (3196:3196:3196))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (4118:4118:4118) (4274:4274:4274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4219:4219:4219))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (4118:4118:4118) (4274:4274:4274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7311:7311:7311) (7111:7111:7111))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (4118:4118:4118) (4274:4274:4274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (2821:2821:2821))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (4122:4122:4122) (4277:4277:4277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (4122:4122:4122) (4277:4277:4277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (3995:3995:3995))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (4440:4440:4440) (4668:4668:4668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4099:4099:4099))
        (PORT d[1] (5249:5249:5249) (5088:5088:5088))
        (PORT d[2] (3729:3729:3729) (3649:3649:3649))
        (PORT d[3] (6263:6263:6263) (5915:5915:5915))
        (PORT d[4] (4484:4484:4484) (4238:4238:4238))
        (PORT d[5] (6109:6109:6109) (6054:6054:6054))
        (PORT d[6] (4146:4146:4146) (3904:3904:3904))
        (PORT d[7] (5832:5832:5832) (5695:5695:5695))
        (PORT d[8] (4570:4570:4570) (4317:4317:4317))
        (PORT d[9] (3924:3924:3924) (3825:3825:3825))
        (PORT d[10] (5279:5279:5279) (4970:4970:4970))
        (PORT d[11] (4372:4372:4372) (4438:4438:4438))
        (PORT d[12] (4309:4309:4309) (4080:4080:4080))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (PORT ena (4436:4436:4436) (4665:4665:4665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4610:4610:4610))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (PORT ena (4436:4436:4436) (4665:4665:4665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7406:7406:7406) (7248:7248:7248))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (PORT ena (4436:4436:4436) (4665:4665:4665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4044:4044:4044))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (4440:4440:4440) (4668:4668:4668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT d[0] (4440:4440:4440) (4668:4668:4668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3468:3468:3468))
        (PORT clk (2194:2194:2194) (2224:2224:2224))
        (PORT ena (4408:4408:4408) (4642:4642:4642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3777:3777:3777))
        (PORT d[1] (4024:4024:4024) (3935:3935:3935))
        (PORT d[2] (4345:4345:4345) (4249:4249:4249))
        (PORT d[3] (4633:4633:4633) (4338:4338:4338))
        (PORT d[4] (4487:4487:4487) (4238:4238:4238))
        (PORT d[5] (6169:6169:6169) (6110:6110:6110))
        (PORT d[6] (4130:4130:4130) (3886:3886:3886))
        (PORT d[7] (5306:5306:5306) (5208:5208:5208))
        (PORT d[8] (4339:4339:4339) (4115:4115:4115))
        (PORT d[9] (5066:5066:5066) (4910:4910:4910))
        (PORT d[10] (4946:4946:4946) (4653:4653:4653))
        (PORT d[11] (4052:4052:4052) (4133:4133:4133))
        (PORT d[12] (4642:4642:4642) (4414:4414:4414))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (4404:4404:4404) (4639:4639:4639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6536:6536:6536) (6130:6130:6130))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (4404:4404:4404) (4639:4639:4639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7406:7406:7406) (7229:7229:7229))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (4404:4404:4404) (4639:4639:4639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4661:4661:4661) (4342:4342:4342))
        (PORT clk (2194:2194:2194) (2224:2224:2224))
        (PORT ena (4408:4408:4408) (4642:4642:4642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2224:2224:2224))
        (PORT d[0] (4408:4408:4408) (4642:4642:4642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1412:1412:1412))
        (PORT datab (2846:2846:2846) (2745:2745:2745))
        (PORT datac (2066:2066:2066) (2005:2005:2005))
        (PORT datad (1755:1755:1755) (1800:1800:1800))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1840:1840:1840))
        (PORT datab (2255:2255:2255) (2182:2182:2182))
        (PORT datac (941:941:941) (899:899:899))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3119:3119:3119))
        (PORT clk (2230:2230:2230) (2264:2264:2264))
        (PORT ena (4779:4779:4779) (5017:5017:5017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4692:4692:4692))
        (PORT d[1] (4661:4661:4661) (4547:4547:4547))
        (PORT d[2] (4065:4065:4065) (3982:3982:3982))
        (PORT d[3] (5604:5604:5604) (5287:5287:5287))
        (PORT d[4] (5136:5136:5136) (4865:4865:4865))
        (PORT d[5] (6452:6452:6452) (6379:6379:6379))
        (PORT d[6] (4482:4482:4482) (4229:4229:4229))
        (PORT d[7] (6151:6151:6151) (6004:6004:6004))
        (PORT d[8] (4643:4643:4643) (4410:4410:4410))
        (PORT d[9] (4299:4299:4299) (4203:4203:4203))
        (PORT d[10] (5688:5688:5688) (5385:5385:5385))
        (PORT d[11] (4725:4725:4725) (4789:4789:4789))
        (PORT d[12] (4944:4944:4944) (4702:4702:4702))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (PORT ena (4775:4775:4775) (5014:5014:5014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3335:3335:3335))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (PORT ena (4775:4775:4775) (5014:5014:5014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8050:8050:8050) (7853:7853:7853))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (PORT ena (4775:4775:4775) (5014:5014:5014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3170:3170:3170))
        (PORT clk (2230:2230:2230) (2264:2264:2264))
        (PORT ena (4779:4779:4779) (5017:5017:5017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2264:2264:2264))
        (PORT d[0] (4779:4779:4779) (5017:5017:5017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2368:2368:2368))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT ena (3859:3859:3859) (4001:4001:4001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3130:3130:3130))
        (PORT d[1] (2854:2854:2854) (2707:2707:2707))
        (PORT d[2] (2652:2652:2652) (2551:2551:2551))
        (PORT d[3] (3122:3122:3122) (2982:2982:2982))
        (PORT d[4] (3211:3211:3211) (3077:3077:3077))
        (PORT d[5] (3166:3166:3166) (3016:3016:3016))
        (PORT d[6] (3152:3152:3152) (3004:3004:3004))
        (PORT d[7] (5686:5686:5686) (5593:5593:5593))
        (PORT d[8] (2635:2635:2635) (2523:2523:2523))
        (PORT d[9] (5949:5949:5949) (5823:5823:5823))
        (PORT d[10] (3384:3384:3384) (3222:3222:3222))
        (PORT d[11] (6321:6321:6321) (6363:6363:6363))
        (PORT d[12] (3374:3374:3374) (3188:3188:3188))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3855:3855:3855) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (2839:2839:2839))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3855:3855:3855) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7311:7311:7311) (7111:7111:7111))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3855:3855:3855) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3394:3394:3394))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT ena (3859:3859:3859) (4001:4001:4001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT d[0] (3859:3859:3859) (4001:4001:4001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1841:1841:1841))
        (PORT datab (1392:1392:1392) (1347:1347:1347))
        (PORT datac (1275:1275:1275) (1219:1219:1219))
        (PORT datad (2799:2799:2799) (2708:2708:2708))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3618:3618:3618))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT ena (5078:5078:5078) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4706:4706:4706))
        (PORT d[1] (4396:4396:4396) (4320:4320:4320))
        (PORT d[2] (4386:4386:4386) (4295:4295:4295))
        (PORT d[3] (5644:5644:5644) (5334:5334:5334))
        (PORT d[4] (5134:5134:5134) (4866:4866:4866))
        (PORT d[5] (5353:5353:5353) (5284:5284:5284))
        (PORT d[6] (4840:4840:4840) (4577:4577:4577))
        (PORT d[7] (6478:6478:6478) (6320:6320:6320))
        (PORT d[8] (4966:4966:4966) (4722:4722:4722))
        (PORT d[9] (4637:4637:4637) (4531:4531:4531))
        (PORT d[10] (6031:6031:6031) (5722:5722:5722))
        (PORT d[11] (5052:5052:5052) (5109:5109:5109))
        (PORT d[12] (3630:3630:3630) (3430:3430:3430))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT ena (5074:5074:5074) (5324:5324:5324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3791:3791:3791))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT ena (5074:5074:5074) (5324:5324:5324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8056:8056:8056) (7882:7882:7882))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT ena (5074:5074:5074) (5324:5324:5324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (3718:3718:3718))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT ena (5078:5078:5078) (5327:5327:5327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT d[0] (5078:5078:5078) (5327:5327:5327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2643:2643:2643))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT ena (3798:3798:3798) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3100:3100:3100))
        (PORT d[1] (3197:3197:3197) (3047:3047:3047))
        (PORT d[2] (2992:2992:2992) (2886:2886:2886))
        (PORT d[3] (3389:3389:3389) (3225:3225:3225))
        (PORT d[4] (3183:3183:3183) (3044:3044:3044))
        (PORT d[5] (5135:5135:5135) (4977:4977:4977))
        (PORT d[6] (3132:3132:3132) (2986:2986:2986))
        (PORT d[7] (5352:5352:5352) (5269:5269:5269))
        (PORT d[8] (2997:2997:2997) (2873:2873:2873))
        (PORT d[9] (5627:5627:5627) (5508:5508:5508))
        (PORT d[10] (3021:3021:3021) (2870:2870:2870))
        (PORT d[11] (6049:6049:6049) (6101:6101:6101))
        (PORT d[12] (8141:8141:8141) (7700:7700:7700))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT ena (3794:3794:3794) (3940:3940:3940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3195:3195:3195))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT ena (3794:3794:3794) (3940:3940:3940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7000:7000:7000) (6813:6813:6813))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT ena (3794:3794:3794) (3940:3940:3940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3128:3128:3128))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT ena (3798:3798:3798) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT d[0] (3798:3798:3798) (3943:3943:3943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1514:1514:1514) (1376:1376:1376))
        (PORT datac (1265:1265:1265) (1198:1198:1198))
        (PORT datad (2799:2799:2799) (2708:2708:2708))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2782:2782:2782) (2681:2681:2681))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (2032:2032:2032) (2022:2022:2022))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[21\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1592:1592:1592))
        (PORT datab (1501:1501:1501) (1448:1448:1448))
        (PORT datac (1940:1940:1940) (1838:1838:1838))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (PORT ena (1892:1892:1892) (1779:1779:1779))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (930:930:930))
        (PORT datab (638:638:638) (586:586:586))
        (PORT datac (1203:1203:1203) (1142:1142:1142))
        (PORT datad (1001:1001:1001) (981:981:981))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1329:1329:1329))
        (PORT datad (713:713:713) (725:725:725))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1310:1310:1310))
        (PORT datab (1008:1008:1008) (1001:1001:1001))
        (PORT datac (1275:1275:1275) (1235:1235:1235))
        (PORT datad (1105:1105:1105) (1116:1116:1116))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (865:865:865))
        (PORT datab (436:436:436) (409:409:409))
        (PORT datad (1263:1263:1263) (1225:1225:1225))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1056:1056:1056) (1037:1037:1037))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT sclr (2722:2722:2722) (2662:2662:2662))
        (PORT sload (1906:1906:1906) (1921:1921:1921))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[15\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (864:864:864))
        (PORT datab (730:730:730) (752:752:752))
        (PORT datac (1650:1650:1650) (1597:1597:1597))
        (PORT datad (992:992:992) (975:975:975))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[14\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (921:921:921))
        (PORT datab (1031:1031:1031) (957:957:957))
        (PORT datac (752:752:752) (766:766:766))
        (PORT datad (928:928:928) (838:838:838))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1571:1571:1571) (1589:1589:1589))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[14\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1231:1231:1231) (1245:1245:1245))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[14\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (789:789:789))
        (PORT datab (781:781:781) (766:766:766))
        (PORT datad (401:401:401) (430:430:430))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[14\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1248:1248:1248))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (570:570:570) (522:522:522))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (1563:1563:1563) (1498:1498:1498))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1086:1086:1086) (1099:1099:1099))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|woverflow\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1247:1247:1247))
        (PORT datab (752:752:752) (716:716:716))
        (PORT datac (287:287:287) (375:375:375))
        (PORT datad (304:304:304) (388:388:388))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|woverflow\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1275:1275:1275))
        (PORT datad (933:933:933) (868:868:868))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|woverflow\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (882:882:882))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (1279:1279:1279) (1253:1253:1253))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1534:1534:1534))
        (PORT datab (1042:1042:1042) (984:984:984))
        (PORT datac (916:916:916) (841:841:841))
        (PORT datad (1145:1145:1145) (1161:1161:1161))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (1329:1329:1329) (1308:1308:1308))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1754:1754:1754) (1815:1815:1815))
        (PORT datad (735:735:735) (752:752:752))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2287:2287:2287))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (PORT ena (7214:7214:7214) (7336:7336:7336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3754:3754:3754))
        (PORT d[1] (4782:4782:4782) (4731:4731:4731))
        (PORT d[2] (4824:4824:4824) (4750:4750:4750))
        (PORT d[3] (7255:7255:7255) (6884:6884:6884))
        (PORT d[4] (5676:5676:5676) (5598:5598:5598))
        (PORT d[5] (6021:6021:6021) (5935:5935:5935))
        (PORT d[6] (4335:4335:4335) (4232:4232:4232))
        (PORT d[7] (7853:7853:7853) (7666:7666:7666))
        (PORT d[8] (5468:5468:5468) (5418:5418:5418))
        (PORT d[9] (5657:5657:5657) (5518:5518:5518))
        (PORT d[10] (5460:5460:5460) (5166:5166:5166))
        (PORT d[11] (2595:2595:2595) (2594:2594:2594))
        (PORT d[12] (2284:2284:2284) (2124:2124:2124))
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (PORT ena (7210:7210:7210) (7333:7333:7333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5685:5685:5685) (5390:5390:5390))
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (PORT ena (7210:7210:7210) (7333:7333:7333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9370:9370:9370) (9142:9142:9142))
        (PORT clk (2247:2247:2247) (2280:2280:2280))
        (PORT ena (7210:7210:7210) (7333:7333:7333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4479:4479:4479) (4442:4442:4442))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (PORT ena (7214:7214:7214) (7336:7336:7336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (PORT d[0] (7214:7214:7214) (7336:7336:7336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (991:991:991))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT ena (8933:8933:8933) (9084:9084:9084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1487:1487:1487))
        (PORT d[1] (1936:1936:1936) (1823:1823:1823))
        (PORT d[2] (2015:2015:2015) (1957:1957:1957))
        (PORT d[3] (4020:4020:4020) (3836:3836:3836))
        (PORT d[4] (2339:2339:2339) (2248:2248:2248))
        (PORT d[5] (5010:5010:5010) (4783:4783:4783))
        (PORT d[6] (1574:1574:1574) (1498:1498:1498))
        (PORT d[7] (2884:2884:2884) (2762:2762:2762))
        (PORT d[8] (1294:1294:1294) (1219:1219:1219))
        (PORT d[9] (3109:3109:3109) (2973:2973:2973))
        (PORT d[10] (1925:1925:1925) (1849:1849:1849))
        (PORT d[11] (3833:3833:3833) (3813:3813:3813))
        (PORT d[12] (1834:1834:1834) (1727:1727:1727))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (PORT ena (8929:8929:8929) (9081:9081:9081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1944:1944:1944))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (PORT ena (8929:8929:8929) (9081:9081:9081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2038:2038:2038))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (PORT ena (8929:8929:8929) (9081:9081:9081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (4776:4776:4776))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT ena (8933:8933:8933) (9084:9084:9084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
        (PORT d[0] (8933:8933:8933) (9084:9084:9084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2556:2556:2556))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT ena (6907:6907:6907) (7015:7015:7015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4427:4427:4427))
        (PORT d[1] (4755:4755:4755) (4700:4700:4700))
        (PORT d[2] (4811:4811:4811) (4735:4735:4735))
        (PORT d[3] (6997:6997:6997) (6645:6645:6645))
        (PORT d[4] (5676:5676:5676) (5597:5597:5597))
        (PORT d[5] (6344:6344:6344) (6247:6247:6247))
        (PORT d[6] (4326:4326:4326) (4232:4232:4232))
        (PORT d[7] (7854:7854:7854) (7667:7667:7667))
        (PORT d[8] (5901:5901:5901) (5621:5621:5621))
        (PORT d[9] (5628:5628:5628) (5488:5488:5488))
        (PORT d[10] (5460:5460:5460) (5166:5166:5166))
        (PORT d[11] (2562:2562:2562) (2563:2563:2563))
        (PORT d[12] (2595:2595:2595) (2426:2426:2426))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (6903:6903:6903) (7012:7012:7012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2369:2369:2369))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (6903:6903:6903) (7012:7012:7012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9368:9368:9368) (9152:9152:9152))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (6903:6903:6903) (7012:7012:7012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4466:4466:4466))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT ena (6907:6907:6907) (7015:7015:7015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT d[0] (6907:6907:6907) (7015:7015:7015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2022:2022:2022))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT ena (6932:6932:6932) (7040:7040:7040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4423:4423:4423))
        (PORT d[1] (4774:4774:4774) (4721:4721:4721))
        (PORT d[2] (4510:4510:4510) (4441:4441:4441))
        (PORT d[3] (6978:6978:6978) (6627:6627:6627))
        (PORT d[4] (5997:5997:5997) (5899:5899:5899))
        (PORT d[5] (6350:6350:6350) (6253:6253:6253))
        (PORT d[6] (4292:4292:4292) (4200:4200:4200))
        (PORT d[7] (5452:5452:5452) (5158:5158:5158))
        (PORT d[8] (5110:5110:5110) (5077:5077:5077))
        (PORT d[9] (5418:5418:5418) (5216:5216:5216))
        (PORT d[10] (5485:5485:5485) (5190:5190:5190))
        (PORT d[11] (2516:2516:2516) (2516:2516:2516))
        (PORT d[12] (2594:2594:2594) (2423:2423:2423))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT ena (6928:6928:6928) (7037:7037:7037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5606:5606:5606) (5434:5434:5434))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT ena (6928:6928:6928) (7037:7037:7037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9368:9368:9368) (9152:9152:9152))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT ena (6928:6928:6928) (7037:7037:7037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4425:4425:4425))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT ena (6932:6932:6932) (7040:7040:7040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (PORT d[0] (6932:6932:6932) (7040:7040:7040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3629:3629:3629) (3462:3462:3462))
        (PORT datab (998:998:998) (946:946:946))
        (PORT datac (4723:4723:4723) (4724:4724:4724))
        (PORT datad (942:942:942) (890:890:890))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1534:1534:1534))
        (PORT datab (1176:1176:1176) (1069:1069:1069))
        (PORT datac (602:602:602) (548:548:548))
        (PORT datad (1361:1361:1361) (1229:1229:1229))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2020:2020:2020))
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (PORT ena (6896:6896:6896) (7006:7006:7006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3781:3781:3781))
        (PORT d[1] (5115:5115:5115) (5053:5053:5053))
        (PORT d[2] (4499:4499:4499) (4440:4440:4440))
        (PORT d[3] (6979:6979:6979) (6628:6628:6628))
        (PORT d[4] (5704:5704:5704) (5623:5623:5623))
        (PORT d[5] (7247:7247:7247) (7179:7179:7179))
        (PORT d[6] (4318:4318:4318) (4223:4223:4223))
        (PORT d[7] (5439:5439:5439) (5147:5147:5147))
        (PORT d[8] (5152:5152:5152) (5124:5124:5124))
        (PORT d[9] (5900:5900:5900) (5744:5744:5744))
        (PORT d[10] (5472:5472:5472) (5176:5176:5176))
        (PORT d[11] (2521:2521:2521) (2525:2525:2525))
        (PORT d[12] (2562:2562:2562) (2392:2392:2392))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (6892:6892:6892) (7003:7003:7003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3753:3753:3753))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (6892:6892:6892) (7003:7003:7003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8616:8616:8616) (8388:8388:8388))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT ena (6892:6892:6892) (7003:7003:7003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4189:4189:4189))
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (PORT ena (6896:6896:6896) (7006:7006:7006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (PORT d[0] (6896:6896:6896) (7006:7006:7006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1345:1345:1345))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (PORT ena (8326:8326:8326) (8446:8446:8446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2153:2153:2153))
        (PORT d[1] (2301:2301:2301) (2199:2199:2199))
        (PORT d[2] (1580:1580:1580) (1500:1500:1500))
        (PORT d[3] (4374:4374:4374) (4176:4176:4176))
        (PORT d[4] (5014:5014:5014) (4925:4925:4925))
        (PORT d[5] (7211:7211:7211) (7135:7135:7135))
        (PORT d[6] (1955:1955:1955) (1865:1865:1865))
        (PORT d[7] (4146:4146:4146) (3974:3974:3974))
        (PORT d[8] (4765:4765:4765) (4728:4728:4728))
        (PORT d[9] (4512:4512:4512) (4318:4318:4318))
        (PORT d[10] (4387:4387:4387) (4184:4184:4184))
        (PORT d[11] (4492:4492:4492) (4449:4449:4449))
        (PORT d[12] (1258:1258:1258) (1189:1189:1189))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT ena (8322:8322:8322) (8443:8443:8443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4086:4086:4086))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT ena (8322:8322:8322) (8443:8443:8443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2059:2059:2059))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT ena (8322:8322:8322) (8443:8443:8443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4495:4495:4495) (4466:4466:4466))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (PORT ena (8326:8326:8326) (8446:8446:8446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (PORT d[0] (8326:8326:8326) (8446:8446:8446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1877:1877:1877))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT ena (5092:5092:5092) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2491:2491:2491))
        (PORT d[1] (2614:2614:2614) (2496:2496:2496))
        (PORT d[2] (1615:1615:1615) (1541:1541:1541))
        (PORT d[3] (4410:4410:4410) (4226:4226:4226))
        (PORT d[4] (4700:4700:4700) (4622:4622:4622))
        (PORT d[5] (7203:7203:7203) (7127:7127:7127))
        (PORT d[6] (3045:3045:3045) (2993:2993:2993))
        (PORT d[7] (4103:4103:4103) (3938:3938:3938))
        (PORT d[8] (4790:4790:4790) (4752:4752:4752))
        (PORT d[9] (4492:4492:4492) (4297:4297:4297))
        (PORT d[10] (4088:4088:4088) (3903:3903:3903))
        (PORT d[11] (4214:4214:4214) (4193:4193:4193))
        (PORT d[12] (1610:1610:1610) (1525:1525:1525))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT ena (5088:5088:5088) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3273:3273:3273))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT ena (5088:5088:5088) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2334:2334:2334))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT ena (5088:5088:5088) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4157:4157:4157))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT ena (5092:5092:5092) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (5092:5092:5092) (5230:5230:5230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (1960:1960:1960))
        (PORT clk (2221:2221:2221) (2252:2252:2252))
        (PORT ena (6568:6568:6568) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5828:5828:5828) (5885:5885:5885))
        (PORT d[1] (4771:4771:4771) (4720:4720:4720))
        (PORT d[2] (4150:4150:4150) (4101:4101:4101))
        (PORT d[3] (8576:8576:8576) (8243:8243:8243))
        (PORT d[4] (4999:4999:4999) (4941:4941:4941))
        (PORT d[5] (6933:6933:6933) (6882:6882:6882))
        (PORT d[6] (3689:3689:3689) (3616:3616:3616))
        (PORT d[7] (4827:4827:4827) (4562:4562:4562))
        (PORT d[8] (4838:4838:4838) (4827:4827:4827))
        (PORT d[9] (5069:5069:5069) (4887:4887:4887))
        (PORT d[10] (4806:4806:4806) (4536:4536:4536))
        (PORT d[11] (3560:3560:3560) (3544:3544:3544))
        (PORT d[12] (3568:3568:3568) (3359:3359:3359))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (PORT ena (6564:6564:6564) (6669:6669:6669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3689:3689:3689))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (PORT ena (6564:6564:6564) (6669:6669:6669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7970:7970:7970) (7772:7772:7772))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (PORT ena (6564:6564:6564) (6669:6669:6669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (4126:4126:4126))
        (PORT clk (2221:2221:2221) (2252:2252:2252))
        (PORT ena (6568:6568:6568) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2252:2252:2252))
        (PORT d[0] (6568:6568:6568) (6672:6672:6672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1529:1529:1529))
        (PORT datab (1288:1288:1288) (1186:1186:1186))
        (PORT datac (1709:1709:1709) (1589:1589:1589))
        (PORT datad (3512:3512:3512) (3329:3329:3329))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3569:3569:3569) (3380:3380:3380))
        (PORT datab (1431:1431:1431) (1314:1314:1314))
        (PORT datac (1224:1224:1224) (1141:1141:1141))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (863:863:863))
        (PORT datab (1855:1855:1855) (1829:1829:1829))
        (PORT datac (1609:1609:1609) (1552:1552:1552))
        (PORT datad (875:875:875) (809:809:809))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (609:609:609))
        (PORT datab (422:422:422) (425:425:425))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (911:911:911))
        (PORT datab (986:986:986) (941:941:941))
        (PORT datad (622:622:622) (596:596:596))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (921:921:921))
        (PORT datab (1004:1004:1004) (939:939:939))
        (PORT datac (1432:1432:1432) (1353:1353:1353))
        (PORT datad (602:602:602) (555:555:555))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1350:1350:1350) (1321:1321:1321))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (PORT sload (874:874:874) (941:941:941))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1307:1307:1307))
        (PORT datab (1044:1044:1044) (1056:1056:1056))
        (PORT datac (949:949:949) (922:922:922))
        (PORT datad (1107:1107:1107) (1118:1118:1118))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (593:593:593))
        (PORT datab (974:974:974) (890:890:890))
        (PORT datad (1263:1263:1263) (1224:1224:1224))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1044:1044:1044) (1024:1024:1024))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT sclr (2722:2722:2722) (2662:2662:2662))
        (PORT sload (1906:1906:1906) (1921:1921:1921))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[14\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1291:1291:1291))
        (PORT datab (2695:2695:2695) (2545:2545:2545))
        (PORT datac (738:738:738) (747:747:747))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[17\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1360:1360:1360) (1313:1313:1313))
        (PORT datac (1600:1600:1600) (1531:1531:1531))
        (PORT datad (220:220:220) (244:244:244))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (903:903:903))
        (PORT datad (1591:1591:1591) (1588:1588:1588))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (803:803:803))
        (PORT datab (1503:1503:1503) (1384:1384:1384))
        (PORT datac (1075:1075:1075) (1090:1090:1090))
        (PORT datad (978:978:978) (928:928:928))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (983:983:983) (956:956:956))
        (PORT datac (1093:1093:1093) (1126:1126:1126))
        (PORT datad (984:984:984) (967:967:967))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (625:625:625))
        (PORT datab (1186:1186:1186) (1199:1199:1199))
        (PORT datac (709:709:709) (674:674:674))
        (PORT datad (1390:1390:1390) (1367:1367:1367))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (1298:1298:1298) (1246:1246:1246))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2782:2782:2782) (2681:2681:2681))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1998:1998:1998) (1987:1987:1987))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1530:1530:1530) (1485:1485:1485))
        (PORT datad (1730:1730:1730) (1600:1600:1600))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (949:949:949))
        (PORT datab (925:925:925) (849:849:849))
        (PORT datad (1023:1023:1023) (982:982:982))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT sload (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1339:1339:1339) (1316:1316:1316))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (PORT sload (874:874:874) (941:941:941))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1313:1313:1313))
        (PORT datab (286:286:286) (357:357:357))
        (PORT datac (755:755:755) (768:768:768))
        (PORT datad (1102:1102:1102) (1113:1113:1113))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (423:423:423))
        (PORT datab (956:956:956) (871:871:871))
        (PORT datad (1263:1263:1263) (1224:1224:1224))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1047:1047:1047) (1034:1034:1034))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT sclr (2722:2722:2722) (2662:2662:2662))
        (PORT sload (1906:1906:1906) (1921:1921:1921))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[13\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1293:1293:1293))
        (PORT datab (2695:2695:2695) (2544:2544:2544))
        (PORT datac (730:730:730) (751:751:751))
        (PORT datad (247:247:247) (315:315:315))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1201:1201:1201))
        (PORT datab (794:794:794) (795:795:795))
        (PORT datac (1211:1211:1211) (1170:1170:1170))
        (PORT datad (858:858:858) (773:773:773))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1311:1311:1311))
        (PORT datab (998:998:998) (962:962:962))
        (PORT datac (697:697:697) (689:689:689))
        (PORT datad (1103:1103:1103) (1115:1115:1115))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (901:901:901))
        (PORT datab (434:434:434) (407:407:407))
        (PORT datad (1264:1264:1264) (1226:1226:1226))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1054:1054:1054) (1034:1034:1034))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT sclr (2722:2722:2722) (2662:2662:2662))
        (PORT sload (1906:1906:1906) (1921:1921:1921))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[12\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (823:823:823))
        (PORT datab (952:952:952) (902:902:902))
        (PORT datac (939:939:939) (879:879:879))
        (PORT datad (863:863:863) (778:778:778))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1909:1909:1909))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2085:2085:2085) (2123:2123:2123))
        (PORT datad (259:259:259) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2053:2053:2053))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT ena (5618:5618:5618) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5303:5303:5303) (5312:5312:5312))
        (PORT d[1] (7192:7192:7192) (7158:7158:7158))
        (PORT d[2] (3980:3980:3980) (4000:4000:4000))
        (PORT d[3] (3408:3408:3408) (3237:3237:3237))
        (PORT d[4] (5156:5156:5156) (5060:5060:5060))
        (PORT d[5] (6343:6343:6343) (6320:6320:6320))
        (PORT d[6] (2343:2343:2343) (2280:2280:2280))
        (PORT d[7] (4070:4070:4070) (3899:3899:3899))
        (PORT d[8] (4364:4364:4364) (4312:4312:4312))
        (PORT d[9] (3745:3745:3745) (3582:3582:3582))
        (PORT d[10] (3173:3173:3173) (3054:3054:3054))
        (PORT d[11] (4288:4288:4288) (4195:4195:4195))
        (PORT d[12] (1890:1890:1890) (1794:1794:1794))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (PORT ena (5614:5614:5614) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (4841:4841:4841))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (PORT ena (5614:5614:5614) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (6509:6509:6509))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (PORT ena (5614:5614:5614) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3741:3741:3741))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT ena (5618:5618:5618) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT d[0] (5618:5618:5618) (5713:5713:5713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2704:2704:2704))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT ena (3146:3146:3146) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6622:6622:6622) (6635:6635:6635))
        (PORT d[1] (3343:3343:3343) (3142:3142:3142))
        (PORT d[2] (4025:4025:4025) (3973:3973:3973))
        (PORT d[3] (3010:3010:3010) (2844:2844:2844))
        (PORT d[4] (2725:2725:2725) (2576:2576:2576))
        (PORT d[5] (4768:4768:4768) (4707:4707:4707))
        (PORT d[6] (2807:2807:2807) (2665:2665:2665))
        (PORT d[7] (5069:5069:5069) (4980:4980:4980))
        (PORT d[8] (4729:4729:4729) (4721:4721:4721))
        (PORT d[9] (3382:3382:3382) (3220:3220:3220))
        (PORT d[10] (2768:2768:2768) (2650:2650:2650))
        (PORT d[11] (6252:6252:6252) (6263:6263:6263))
        (PORT d[12] (2788:2788:2788) (2658:2658:2658))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT ena (3142:3142:3142) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4721:4721:4721) (4662:4662:4662))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT ena (3142:3142:3142) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5544:5544:5544) (5353:5353:5353))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT ena (3142:3142:3142) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2642:2642:2642))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT ena (3146:3146:3146) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT d[0] (3146:3146:3146) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (1733:1733:1733))
        (PORT datab (2036:2036:2036) (2007:2007:2007))
        (PORT datac (1727:1727:1727) (1683:1683:1683))
        (PORT datad (1872:1872:1872) (1760:1760:1760))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2634:2634:2634))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT ena (3274:3274:3274) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3680:3680:3680))
        (PORT d[1] (2505:2505:2505) (2370:2370:2370))
        (PORT d[2] (4321:4321:4321) (4258:4258:4258))
        (PORT d[3] (3384:3384:3384) (3206:3206:3206))
        (PORT d[4] (3685:3685:3685) (3489:3489:3489))
        (PORT d[5] (4719:4719:4719) (4659:4659:4659))
        (PORT d[6] (3428:3428:3428) (3267:3267:3267))
        (PORT d[7] (3162:3162:3162) (3029:3029:3029))
        (PORT d[8] (5388:5388:5388) (5353:5353:5353))
        (PORT d[9] (4045:4045:4045) (3867:3867:3867))
        (PORT d[10] (3428:3428:3428) (3290:3290:3290))
        (PORT d[11] (3309:3309:3309) (3268:3268:3268))
        (PORT d[12] (3128:3128:3128) (2985:2985:2985))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT ena (3270:3270:3270) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2293:2293:2293))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT ena (3270:3270:3270) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5972:5972:5972) (5788:5788:5788))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT ena (3270:3270:3270) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2326:2326:2326))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT ena (3274:3274:3274) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (3274:3274:3274) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2401:2401:2401))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT ena (3255:3255:3255) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (3738:3738:3738))
        (PORT d[1] (3914:3914:3914) (3678:3678:3678))
        (PORT d[2] (4346:4346:4346) (4282:4282:4282))
        (PORT d[3] (2503:2503:2503) (2346:2346:2346))
        (PORT d[4] (3351:3351:3351) (3167:3167:3167))
        (PORT d[5] (2503:2503:2503) (2364:2364:2364))
        (PORT d[6] (3148:3148:3148) (3002:3002:3002))
        (PORT d[7] (2876:2876:2876) (2739:2739:2739))
        (PORT d[8] (5351:5351:5351) (5316:5316:5316))
        (PORT d[9] (3749:3749:3749) (3579:3579:3579))
        (PORT d[10] (3115:3115:3115) (2986:2986:2986))
        (PORT d[11] (2774:2774:2774) (2759:2759:2759))
        (PORT d[12] (3159:3159:3159) (3017:3017:3017))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT ena (3251:3251:3251) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2556:2556:2556))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT ena (3251:3251:3251) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5681:5681:5681) (5512:5512:5512))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (PORT ena (3251:3251:3251) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2363:2363:2363))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT ena (3255:3255:3255) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT d[0] (3255:3255:3255) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1316:1316:1316) (1248:1248:1248))
        (PORT datac (1317:1317:1317) (1248:1248:1248))
        (PORT datad (2007:2007:2007) (1971:1971:1971))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2685:2685:2685))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (3122:3122:3122) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6630:6630:6630) (6644:6644:6644))
        (PORT d[1] (3298:3298:3298) (3093:3093:3093))
        (PORT d[2] (4356:4356:4356) (4297:4297:4297))
        (PORT d[3] (3044:3044:3044) (2883:2883:2883))
        (PORT d[4] (3317:3317:3317) (3133:3133:3133))
        (PORT d[5] (4688:4688:4688) (4627:4627:4627))
        (PORT d[6] (3132:3132:3132) (2983:2983:2983))
        (PORT d[7] (5044:5044:5044) (4958:4958:4958))
        (PORT d[8] (5061:5061:5061) (5042:5042:5042))
        (PORT d[9] (3772:3772:3772) (3601:3601:3601))
        (PORT d[10] (3080:3080:3080) (2952:2952:2952))
        (PORT d[11] (6582:6582:6582) (6578:6578:6578))
        (PORT d[12] (3134:3134:3134) (2989:2989:2989))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (3118:3118:3118) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3159:3159:3159))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (3118:3118:3118) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (5474:5474:5474))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (3118:3118:3118) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2407:2407:2407))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (3122:3122:3122) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (3122:3122:3122) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2749:2749:2749))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT ena (6891:6891:6891) (7029:7029:7029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5908:5908:5908) (5891:5891:5891))
        (PORT d[1] (5603:5603:5603) (5249:5249:5249))
        (PORT d[2] (4407:4407:4407) (4355:4355:4355))
        (PORT d[3] (5001:5001:5001) (4712:4712:4712))
        (PORT d[4] (6125:6125:6125) (5872:5872:5872))
        (PORT d[5] (4729:4729:4729) (4678:4678:4678))
        (PORT d[6] (4421:4421:4421) (4164:4164:4164))
        (PORT d[7] (3691:3691:3691) (3610:3610:3610))
        (PORT d[8] (5358:5358:5358) (5284:5284:5284))
        (PORT d[9] (5233:5233:5233) (5028:5028:5028))
        (PORT d[10] (4184:4184:4184) (3964:3964:3964))
        (PORT d[11] (4568:4568:4568) (4609:4609:4609))
        (PORT d[12] (4235:4235:4235) (4008:4008:4008))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT ena (6887:6887:6887) (7026:7026:7026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (4820:4820:4820))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT ena (6887:6887:6887) (7026:7026:7026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6848:6848:6848) (6601:6601:6601))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT ena (6887:6887:6887) (7026:7026:7026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3476:3476:3476))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT ena (6891:6891:6891) (7029:7029:7029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT d[0] (6891:6891:6891) (7029:7029:7029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2377:2377:2377))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT ena (3257:3257:3257) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3645:3645:3645))
        (PORT d[1] (2479:2479:2479) (2352:2352:2352))
        (PORT d[2] (4694:4694:4694) (4621:4621:4621))
        (PORT d[3] (3414:3414:3414) (3237:3237:3237))
        (PORT d[4] (3660:3660:3660) (3465:3465:3465))
        (PORT d[5] (4694:4694:4694) (4636:4636:4636))
        (PORT d[6] (3434:3434:3434) (3274:3274:3274))
        (PORT d[7] (3209:3209:3209) (3078:3078:3078))
        (PORT d[8] (5336:5336:5336) (5301:5301:5301))
        (PORT d[9] (4117:4117:4117) (3939:3939:3939))
        (PORT d[10] (3481:3481:3481) (3343:3343:3343))
        (PORT d[11] (2734:2734:2734) (2728:2728:2728))
        (PORT d[12] (3500:3500:3500) (3350:3350:3350))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (3253:3253:3253) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4205:4205:4205))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (3253:3253:3253) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5978:5978:5978) (5794:5794:5794))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT ena (3253:3253:3253) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2112:2112:2112))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT ena (3257:3257:3257) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (3257:3257:3257) (3382:3382:3382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1619:1619:1619))
        (PORT datab (2037:2037:2037) (2008:2008:2008))
        (PORT datac (1704:1704:1704) (1696:1696:1696))
        (PORT datad (1315:1315:1315) (1257:1257:1257))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2743:2743:2743))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (6523:6523:6523) (6642:6642:6642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4908:4908:4908) (4881:4881:4881))
        (PORT d[1] (5380:5380:5380) (5327:5327:5327))
        (PORT d[2] (2606:2606:2606) (2636:2636:2636))
        (PORT d[3] (3778:3778:3778) (3632:3632:3632))
        (PORT d[4] (5679:5679:5679) (5472:5472:5472))
        (PORT d[5] (5641:5641:5641) (5634:5634:5634))
        (PORT d[6] (3215:3215:3215) (3165:3165:3165))
        (PORT d[7] (4099:4099:4099) (3835:3835:3835))
        (PORT d[8] (2605:2605:2605) (2550:2550:2550))
        (PORT d[9] (5451:5451:5451) (5322:5322:5322))
        (PORT d[10] (3788:3788:3788) (3672:3672:3672))
        (PORT d[11] (2870:2870:2870) (2859:2859:2859))
        (PORT d[12] (3264:3264:3264) (3167:3167:3167))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (PORT ena (6519:6519:6519) (6639:6639:6639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3196:3196:3196))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (PORT ena (6519:6519:6519) (6639:6639:6639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5905:5905:5905) (5705:5705:5705))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (PORT ena (6519:6519:6519) (6639:6639:6639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3388:3388:3388))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (6523:6523:6523) (6642:6642:6642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (6523:6523:6523) (6642:6642:6642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1734:1734:1734))
        (PORT datab (1593:1593:1593) (1485:1485:1485))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2455:2455:2455) (2464:2464:2464))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (438:438:438))
        (PORT datab (1681:1681:1681) (1645:1645:1645))
        (PORT datac (2289:2289:2289) (2296:2296:2296))
        (PORT datad (404:404:404) (382:382:382))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (488:488:488))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1278:1278:1278) (1224:1224:1224))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1674:1674:1674) (1616:1616:1616))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[12\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (969:969:969))
        (PORT datab (459:459:459) (480:480:480))
        (PORT datad (946:946:946) (897:897:897))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1406:1406:1406) (1388:1388:1388))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1224:1224:1224))
        (PORT datab (1368:1368:1368) (1383:1383:1383))
        (PORT datad (1229:1229:1229) (1180:1180:1180))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1248:1248:1248))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (380:380:380) (360:360:360))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (712:712:712))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (1283:1283:1283) (1263:1263:1263))
        (PORT datad (1022:1022:1022) (1019:1019:1019))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (644:644:644))
        (PORT datab (1544:1544:1544) (1439:1439:1439))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1110:1110:1110))
        (PORT datab (778:778:778) (753:753:753))
        (PORT datad (875:875:875) (799:799:799))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1307:1307:1307) (1288:1288:1288))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT sload (1344:1344:1344) (1360:1360:1360))
        (PORT ena (1308:1308:1308) (1236:1236:1236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1842:1842:1842))
        (PORT datab (797:797:797) (832:832:832))
        (PORT datac (924:924:924) (910:910:910))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[24\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (590:590:590))
        (PORT datab (737:737:737) (726:726:726))
        (PORT datad (614:614:614) (562:562:562))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1099:1099:1099) (1062:1062:1062))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT sload (2145:2145:2145) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1194:1194:1194) (1151:1151:1151))
        (PORT datac (1009:1009:1009) (1009:1009:1009))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datac (622:622:622) (612:612:612))
        (PORT datad (811:811:811) (852:852:852))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (930:930:930))
        (PORT datab (1094:1094:1094) (1079:1079:1079))
        (PORT datac (863:863:863) (785:785:785))
        (PORT datad (1924:1924:1924) (1874:1874:1874))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT asdata (1357:1357:1357) (1321:1321:1321))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1120:1120:1120))
        (PORT datab (880:880:880) (794:794:794))
        (PORT datad (910:910:910) (846:846:846))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (919:919:919))
        (PORT datab (990:990:990) (946:946:946))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1289:1289:1289) (1270:1270:1270))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (PORT sload (874:874:874) (941:941:941))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[11\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2239:2239:2239) (2126:2126:2126))
        (PORT datab (1532:1532:1532) (1454:1454:1454))
        (PORT datac (697:697:697) (720:720:720))
        (PORT datad (1268:1268:1268) (1249:1249:1249))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[18\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (281:281:281))
        (PORT datab (746:746:746) (724:724:724))
        (PORT datad (622:622:622) (565:565:565))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2041:2041:2041) (2076:2076:2076))
        (PORT datad (450:450:450) (468:468:468))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3005:3005:3005))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT ena (5254:5254:5254) (5365:5365:5365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5666:5666:5666) (5713:5713:5713))
        (PORT d[1] (4913:4913:4913) (4769:4769:4769))
        (PORT d[2] (3052:3052:3052) (3031:3031:3031))
        (PORT d[3] (6696:6696:6696) (6259:6259:6259))
        (PORT d[4] (5522:5522:5522) (5333:5333:5333))
        (PORT d[5] (4971:4971:4971) (4866:4866:4866))
        (PORT d[6] (5572:5572:5572) (5381:5381:5381))
        (PORT d[7] (4043:4043:4043) (3983:3983:3983))
        (PORT d[8] (4076:4076:4076) (4088:4088:4088))
        (PORT d[9] (4308:4308:4308) (4260:4260:4260))
        (PORT d[10] (5057:5057:5057) (4778:4778:4778))
        (PORT d[11] (5564:5564:5564) (5592:5592:5592))
        (PORT d[12] (4153:4153:4153) (3995:3995:3995))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT ena (5250:5250:5250) (5362:5362:5362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4309:4309:4309))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT ena (5250:5250:5250) (5362:5362:5362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6279:6279:6279) (6090:6090:6090))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT ena (5250:5250:5250) (5362:5362:5362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3626:3626:3626))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT ena (5254:5254:5254) (5365:5365:5365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (5254:5254:5254) (5365:5365:5365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2558:2558:2558))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT ena (4125:4125:4125) (4284:4284:4284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3183:3183:3183))
        (PORT d[1] (3199:3199:3199) (3055:3055:3055))
        (PORT d[2] (2663:2663:2663) (2579:2579:2579))
        (PORT d[3] (3141:3141:3141) (2999:2999:2999))
        (PORT d[4] (3548:3548:3548) (3401:3401:3401))
        (PORT d[5] (3516:3516:3516) (3363:3363:3363))
        (PORT d[6] (3499:3499:3499) (3345:3345:3345))
        (PORT d[7] (2842:2842:2842) (2710:2710:2710))
        (PORT d[8] (2645:2645:2645) (2531:2531:2531))
        (PORT d[9] (5957:5957:5957) (5831:5831:5831))
        (PORT d[10] (3681:3681:3681) (3511:3511:3511))
        (PORT d[11] (6338:6338:6338) (6372:6372:6372))
        (PORT d[12] (3690:3690:3690) (3495:3495:3495))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT ena (4121:4121:4121) (4281:4281:4281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (2854:2854:2854))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT ena (4121:4121:4121) (4281:4281:4281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7291:7291:7291) (7087:7087:7087))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (PORT ena (4121:4121:4121) (4281:4281:4281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3394:3394:3394))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT ena (4125:4125:4125) (4284:4284:4284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT d[0] (4125:4125:4125) (4284:4284:4284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3521:3521:3521))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (PORT ena (3585:3585:3585) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6472:6472:6472) (6456:6456:6456))
        (PORT d[1] (3905:3905:3905) (3780:3780:3780))
        (PORT d[2] (3052:3052:3052) (3101:3101:3101))
        (PORT d[3] (3638:3638:3638) (3455:3455:3455))
        (PORT d[4] (3152:3152:3152) (2999:2999:2999))
        (PORT d[5] (5043:5043:5043) (4877:4877:4877))
        (PORT d[6] (3155:3155:3155) (3000:3000:3000))
        (PORT d[7] (5333:5333:5333) (5251:5251:5251))
        (PORT d[8] (3327:3327:3327) (3194:3194:3194))
        (PORT d[9] (5303:5303:5303) (5189:5189:5189))
        (PORT d[10] (3659:3659:3659) (3467:3467:3467))
        (PORT d[11] (6053:6053:6053) (6102:6102:6102))
        (PORT d[12] (7852:7852:7852) (7425:7425:7425))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3581:3581:3581) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (4351:4351:4351))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3581:3581:3581) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6663:6663:6663) (6486:6486:6486))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3581:3581:3581) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3150:3150:3150))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (PORT ena (3585:3585:3585) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (PORT d[0] (3585:3585:3585) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2430:2430:2430))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5956:5956:5956) (6057:6057:6057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4588:4588:4588))
        (PORT d[1] (5164:5164:5164) (4989:4989:4989))
        (PORT d[2] (3704:3704:3704) (3667:3667:3667))
        (PORT d[3] (4660:4660:4660) (4359:4359:4359))
        (PORT d[4] (5148:5148:5148) (4928:4928:4928))
        (PORT d[5] (4869:4869:4869) (4752:4752:4752))
        (PORT d[6] (5895:5895:5895) (5701:5701:5701))
        (PORT d[7] (3725:3725:3725) (3665:3665:3665))
        (PORT d[8] (4367:4367:4367) (4326:4326:4326))
        (PORT d[9] (6299:6299:6299) (6099:6099:6099))
        (PORT d[10] (4808:4808:4808) (4572:4572:4572))
        (PORT d[11] (4248:4248:4248) (4288:4288:4288))
        (PORT d[12] (4272:4272:4272) (4044:4044:4044))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT ena (5952:5952:5952) (6054:6054:6054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5021:5021:5021))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT ena (5952:5952:5952) (6054:6054:6054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5857:5857:5857) (5646:5646:5646))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT ena (5952:5952:5952) (6054:6054:6054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3372:3372:3372))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5956:5956:5956) (6057:6057:6057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (5956:5956:5956) (6057:6057:6057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2637:2637:2637))
        (PORT datab (1733:1733:1733) (1596:1596:1596))
        (PORT datac (2569:2569:2569) (2390:2390:2390))
        (PORT datad (2256:2256:2256) (2215:2215:2215))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2637:2637:2637))
        (PORT datab (2125:2125:2125) (2003:2003:2003))
        (PORT datac (928:928:928) (862:862:862))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1874:1874:1874))
        (PORT datab (1632:1632:1632) (1606:1606:1606))
        (PORT datac (1377:1377:1377) (1343:1343:1343))
        (PORT datad (1847:1847:1847) (1750:1750:1750))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1246:1246:1246))
        (PORT datab (639:639:639) (596:596:596))
        (PORT datac (1096:1096:1096) (1106:1106:1106))
        (PORT datad (670:670:670) (627:627:627))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1045:1045:1045) (1041:1041:1041))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1599:1599:1599) (1572:1572:1572))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT sload (1661:1661:1661) (1709:1709:1709))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1074:1074:1074) (1062:1062:1062))
        (PORT datad (1038:1038:1038) (1034:1034:1034))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1417:1417:1417))
        (PORT datab (628:628:628) (582:582:582))
        (PORT datad (590:590:590) (540:540:540))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (959:959:959))
        (PORT datab (926:926:926) (849:849:849))
        (PORT datad (1029:1029:1029) (989:989:989))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte2_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (608:608:608) (680:680:680))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT sload (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1097:1097:1097) (1118:1118:1118))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (PORT sload (874:874:874) (941:941:941))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (PORT datab (1033:1033:1033) (1001:1001:1001))
        (PORT datac (997:997:997) (995:995:995))
        (PORT datad (1883:1883:1883) (1801:1801:1801))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[10\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (599:599:599))
        (PORT datab (981:981:981) (924:924:924))
        (PORT datac (1016:1016:1016) (1022:1022:1022))
        (PORT datad (713:713:713) (684:684:684))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1862:1862:1862) (1790:1790:1790))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1322:1322:1322) (1302:1302:1302))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[27\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1057:1057:1057) (1063:1063:1063))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[28\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1241:1241:1241) (1197:1197:1197))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[29\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1012:1012:1012) (999:999:999))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[30\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1033:1033:1033) (1030:1030:1030))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[31\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1379:1379:1379) (1362:1362:1362))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (817:817:817) (837:837:837))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (840:840:840) (864:864:864))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1010:1010:1010) (995:995:995))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1579:1579:1579) (1474:1474:1474))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[15\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (780:780:780))
        (PORT datab (773:773:773) (756:756:756))
        (PORT datad (408:408:408) (435:435:435))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (986:986:986) (963:963:963))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1617:1617:1617) (1540:1540:1540))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1221:1221:1221))
        (PORT datab (1259:1259:1259) (1216:1216:1216))
        (PORT datac (1335:1335:1335) (1355:1355:1355))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[15\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (670:670:670) (600:600:600))
        (PORT datac (1275:1275:1275) (1210:1210:1210))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (722:722:722) (729:729:729))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1182:1182:1182))
        (PORT datad (983:983:983) (959:959:959))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (456:456:456))
        (PORT datab (1282:1282:1282) (1262:1262:1262))
        (PORT datad (1020:1020:1020) (1017:1017:1017))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2081:2081:2081) (2102:2102:2102))
        (PORT datad (914:914:914) (884:884:884))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1704:1704:1704))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (7122:7122:7122) (7265:7265:7265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5493:5493:5493) (5439:5439:5439))
        (PORT d[1] (6659:6659:6659) (6550:6550:6550))
        (PORT d[2] (3262:3262:3262) (3281:3281:3281))
        (PORT d[3] (4446:4446:4446) (4277:4277:4277))
        (PORT d[4] (6069:6069:6069) (5856:5856:5856))
        (PORT d[5] (6240:6240:6240) (6213:6213:6213))
        (PORT d[6] (3552:3552:3552) (3488:3488:3488))
        (PORT d[7] (5059:5059:5059) (4763:4763:4763))
        (PORT d[8] (2219:2219:2219) (2160:2160:2160))
        (PORT d[9] (5743:5743:5743) (5608:5608:5608))
        (PORT d[10] (4456:4456:4456) (4319:4319:4319))
        (PORT d[11] (4456:4456:4456) (4387:4387:4387))
        (PORT d[12] (3872:3872:3872) (3749:3749:3749))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7118:7118:7118) (7262:7262:7262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4526:4526:4526))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7118:7118:7118) (7262:7262:7262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6240:6240:6240) (6034:6034:6034))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7118:7118:7118) (7262:7262:7262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3557:3557:3557))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (7122:7122:7122) (7265:7265:7265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (7122:7122:7122) (7265:7265:7265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2070:2070:2070))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6508:6508:6508) (6628:6628:6628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4814:4814:4814))
        (PORT d[1] (5961:5961:5961) (5866:5866:5866))
        (PORT d[2] (2295:2295:2295) (2348:2348:2348))
        (PORT d[3] (3691:3691:3691) (3535:3535:3535))
        (PORT d[4] (5650:5650:5650) (5433:5433:5433))
        (PORT d[5] (5632:5632:5632) (5628:5628:5628))
        (PORT d[6] (2905:2905:2905) (2866:2866:2866))
        (PORT d[7] (4051:4051:4051) (3791:3791:3791))
        (PORT d[8] (2842:2842:2842) (2769:2769:2769))
        (PORT d[9] (5459:5459:5459) (5330:5330:5330))
        (PORT d[10] (3800:3800:3800) (3681:3681:3681))
        (PORT d[11] (3456:3456:3456) (3419:3419:3419))
        (PORT d[12] (3203:3203:3203) (3085:3085:3085))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (6504:6504:6504) (6625:6625:6625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5642:5642:5642) (5474:5474:5474))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (6504:6504:6504) (6625:6625:6625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (5389:5389:5389))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (6504:6504:6504) (6625:6625:6625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3598:3598:3598))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6508:6508:6508) (6628:6628:6628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (6508:6508:6508) (6628:6628:6628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3832:3832:3832) (3851:3851:3851))
        (PORT datab (2320:2320:2320) (2194:2194:2194))
        (PORT datac (2437:2437:2437) (2340:2340:2340))
        (PORT datad (3027:3027:3027) (2842:2842:2842))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2192:2192:2192))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT ena (5414:5414:5414) (5672:5672:5672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3461:3461:3461))
        (PORT d[1] (4417:4417:4417) (4348:4348:4348))
        (PORT d[2] (4716:4716:4716) (4615:4615:4615))
        (PORT d[3] (6246:6246:6246) (5907:5907:5907))
        (PORT d[4] (5454:5454:5454) (5174:5174:5174))
        (PORT d[5] (5376:5376:5376) (5313:5313:5313))
        (PORT d[6] (5176:5176:5176) (4903:4903:4903))
        (PORT d[7] (6805:6805:6805) (6633:6633:6633))
        (PORT d[8] (5266:5266:5266) (5007:5007:5007))
        (PORT d[9] (4954:4954:4954) (4832:4832:4832))
        (PORT d[10] (6370:6370:6370) (6053:6053:6053))
        (PORT d[11] (5362:5362:5362) (5403:5403:5403))
        (PORT d[12] (3965:3965:3965) (3759:3759:3759))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT ena (5410:5410:5410) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (3799:3799:3799))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT ena (5410:5410:5410) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8383:8383:8383) (8201:8201:8201))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT ena (5410:5410:5410) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4224:4224:4224))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT ena (5414:5414:5414) (5672:5672:5672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (5414:5414:5414) (5672:5672:5672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1652:1652:1652))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (7525:7525:7525) (7688:7688:7688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3471:3471:3471))
        (PORT d[1] (6259:6259:6259) (5885:5885:5885))
        (PORT d[2] (1577:1577:1577) (1595:1595:1595))
        (PORT d[3] (5641:5641:5641) (5319:5319:5319))
        (PORT d[4] (6513:6513:6513) (6250:6250:6250))
        (PORT d[5] (5394:5394:5394) (5314:5314:5314))
        (PORT d[6] (5037:5037:5037) (4753:4753:4753))
        (PORT d[7] (4378:4378:4378) (4274:4274:4274))
        (PORT d[8] (6036:6036:6036) (5948:5948:5948))
        (PORT d[9] (4757:4757:4757) (4595:4595:4595))
        (PORT d[10] (4499:4499:4499) (4274:4274:4274))
        (PORT d[11] (4887:4887:4887) (4921:4921:4921))
        (PORT d[12] (4586:4586:4586) (4346:4346:4346))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (PORT ena (7521:7521:7521) (7685:7685:7685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (2893:2893:2893))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (PORT ena (7521:7521:7521) (7685:7685:7685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5246:5246:5246))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (PORT ena (7521:7521:7521) (7685:7685:7685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2836:2836:2836))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT ena (7525:7525:7525) (7688:7688:7688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2300:2300:2300))
        (PORT d[0] (7525:7525:7525) (7688:7688:7688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3833:3833:3833) (3853:3853:3853))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2827:2827:2827) (2637:2637:2637))
        (PORT datad (689:689:689) (647:647:647))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2731:2731:2731))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT ena (6368:6368:6368) (6439:6439:6439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5389:5389:5389) (5453:5453:5453))
        (PORT d[1] (6117:6117:6117) (6092:6092:6092))
        (PORT d[2] (3237:3237:3237) (3240:3240:3240))
        (PORT d[3] (3116:3116:3116) (2959:2959:2959))
        (PORT d[4] (4402:4402:4402) (4318:4318:4318))
        (PORT d[5] (5905:5905:5905) (5875:5875:5875))
        (PORT d[6] (2024:2024:2024) (2004:2004:2004))
        (PORT d[7] (2777:2777:2777) (2635:2635:2635))
        (PORT d[8] (3383:3383:3383) (3396:3396:3396))
        (PORT d[9] (3087:3087:3087) (2920:2920:2920))
        (PORT d[10] (3086:3086:3086) (2914:2914:2914))
        (PORT d[11] (2696:2696:2696) (2642:2642:2642))
        (PORT d[12] (3344:3344:3344) (3161:3161:3161))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT ena (6364:6364:6364) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5658:5658:5658) (5610:5610:5610))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT ena (6364:6364:6364) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6352:6352:6352) (6207:6207:6207))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT ena (6364:6364:6364) (6436:6436:6436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3980:3980:3980))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT ena (6368:6368:6368) (6439:6439:6439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (6368:6368:6368) (6439:6439:6439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2730:2730:2730))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT ena (6001:6001:6001) (6082:6082:6082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5255:5255:5255) (5251:5251:5251))
        (PORT d[1] (5818:5818:5818) (5821:5821:5821))
        (PORT d[2] (2973:2973:2973) (3027:3027:3027))
        (PORT d[3] (3311:3311:3311) (3123:3123:3123))
        (PORT d[4] (4393:4393:4393) (4303:4303:4303))
        (PORT d[5] (5626:5626:5626) (5608:5608:5608))
        (PORT d[6] (3341:3341:3341) (3332:3332:3332))
        (PORT d[7] (3376:3376:3376) (3202:3202:3202))
        (PORT d[8] (3343:3343:3343) (3295:3295:3295))
        (PORT d[9] (2751:2751:2751) (2616:2616:2616))
        (PORT d[10] (3072:3072:3072) (2938:2938:2938))
        (PORT d[11] (2974:2974:2974) (2922:2922:2922))
        (PORT d[12] (2827:2827:2827) (2697:2697:2697))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5997:5997:5997) (6079:6079:6079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3424:3424:3424))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5997:5997:5997) (6079:6079:6079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5967:5967:5967) (5798:5798:5798))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5997:5997:5997) (6079:6079:6079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3778:3778:3778))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT ena (6001:6001:6001) (6082:6082:6082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (6001:6001:6001) (6082:6082:6082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2139:2139:2139))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (PORT ena (6207:6207:6207) (6317:6317:6317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5399:5399:5399))
        (PORT d[1] (8347:8347:8347) (7742:7742:7742))
        (PORT d[2] (2483:2483:2483) (2491:2491:2491))
        (PORT d[3] (6888:6888:6888) (6516:6516:6516))
        (PORT d[4] (6917:6917:6917) (6560:6560:6560))
        (PORT d[5] (7282:7282:7282) (7130:7130:7130))
        (PORT d[6] (6572:6572:6572) (6237:6237:6237))
        (PORT d[7] (5423:5423:5423) (5315:5315:5315))
        (PORT d[8] (2526:2526:2526) (2446:2446:2446))
        (PORT d[9] (6055:6055:6055) (5868:5868:5868))
        (PORT d[10] (6481:6481:6481) (6151:6151:6151))
        (PORT d[11] (2877:2877:2877) (2879:2879:2879))
        (PORT d[12] (7210:7210:7210) (6735:6735:6735))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
        (PORT ena (6203:6203:6203) (6314:6314:6314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3659:3659:3659))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
        (PORT ena (6203:6203:6203) (6314:6314:6314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5068:5068:5068) (4790:4790:4790))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
        (PORT ena (6203:6203:6203) (6314:6314:6314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3336:3336:3336))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (PORT ena (6207:6207:6207) (6317:6317:6317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (PORT d[0] (6207:6207:6207) (6317:6317:6317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1686:1686:1686))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (7784:7784:7784) (7949:7949:7949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5148:5148:5148))
        (PORT d[1] (7316:7316:7316) (7181:7181:7181))
        (PORT d[2] (2228:2228:2228) (2252:2252:2252))
        (PORT d[3] (5266:5266:5266) (5048:5048:5048))
        (PORT d[4] (6758:6758:6758) (6530:6530:6530))
        (PORT d[5] (5176:5176:5176) (5140:5140:5140))
        (PORT d[6] (4182:4182:4182) (4099:4099:4099))
        (PORT d[7] (5686:5686:5686) (5365:5365:5365))
        (PORT d[8] (2857:2857:2857) (2768:2768:2768))
        (PORT d[9] (5415:5415:5415) (5287:5287:5287))
        (PORT d[10] (5113:5113:5113) (4950:4950:4950))
        (PORT d[11] (2513:2513:2513) (2506:2506:2506))
        (PORT d[12] (4888:4888:4888) (4730:4730:4730))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (7780:7780:7780) (7946:7946:7946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5319:5319:5319) (5220:5220:5220))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (7780:7780:7780) (7946:7946:7946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2289:2289:2289))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (7780:7780:7780) (7946:7946:7946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3194:3194:3194))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (7784:7784:7784) (7949:7949:7949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (7784:7784:7784) (7949:7949:7949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2327:2327:2327) (2173:2173:2173))
        (PORT datab (4357:4357:4357) (4322:4322:4322))
        (PORT datac (1317:1317:1317) (1239:1239:1239))
        (PORT datad (1771:1771:1771) (1682:1682:1682))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2504:2504:2504))
        (PORT datab (1813:1813:1813) (1731:1731:1731))
        (PORT datac (3057:3057:3057) (2838:2838:2838))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1656:1656:1656))
        (PORT datab (1976:1976:1976) (1913:1913:1913))
        (PORT datac (2398:2398:2398) (2191:2191:2191))
        (PORT datad (2044:2044:2044) (1913:1913:1913))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (647:647:647))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1108:1108:1108))
        (PORT datab (779:779:779) (753:753:753))
        (PORT datad (1716:1716:1716) (1586:1586:1586))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (611:611:611) (684:684:684))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT sload (1344:1344:1344) (1360:1360:1360))
        (PORT ena (1308:1308:1308) (1236:1236:1236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (751:751:751))
        (PORT datab (697:697:697) (706:706:706))
        (PORT datac (923:923:923) (871:871:871))
        (PORT datad (697:697:697) (712:712:712))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1207:1207:1207) (1159:1159:1159))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (960:960:960))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datad (935:935:935) (885:885:885))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1860:1860:1860) (1791:1791:1791))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (PORT ena (1404:1404:1404) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (641:641:641))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (PORT ena (1404:1404:1404) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1619:1619:1619))
        (PORT datab (1001:1001:1001) (994:994:994))
        (PORT datac (1532:1532:1532) (1456:1456:1456))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (593:593:593))
        (PORT datab (437:437:437) (470:470:470))
        (PORT datac (1457:1457:1457) (1365:1365:1365))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (1105:1105:1105) (1112:1112:1112))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1080:1080:1080) (1090:1090:1090))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (888:888:888))
        (PORT datab (1303:1303:1303) (1282:1282:1282))
        (PORT datac (613:613:613) (567:567:567))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1261:1261:1261))
        (PORT datab (1854:1854:1854) (1829:1829:1829))
        (PORT datac (1612:1612:1612) (1556:1556:1556))
        (PORT datad (2155:2155:2155) (1974:1974:1974))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (424:424:424) (427:427:427))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (917:917:917))
        (PORT datab (989:989:989) (945:945:945))
        (PORT datad (665:665:665) (630:630:630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1110:1110:1110) (1119:1119:1119))
        (PORT clrn (1953:1953:1953) (1906:1906:1906))
        (PORT sload (874:874:874) (941:941:941))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[9\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (811:811:811))
        (PORT datab (755:755:755) (773:773:773))
        (PORT datac (1647:1647:1647) (1585:1585:1585))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1537:1537:1537))
        (PORT datab (733:733:733) (717:717:717))
        (PORT datad (1268:1268:1268) (1191:1191:1191))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1253:1253:1253) (1175:1175:1175))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT sload (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (843:843:843))
        (PORT datab (1560:1560:1560) (1462:1462:1462))
        (PORT datac (380:380:380) (365:365:365))
        (PORT datad (1275:1275:1275) (1213:1213:1213))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (PORT ena (1691:1691:1691) (1651:1651:1651))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1312:1312:1312))
        (PORT datab (482:482:482) (494:494:494))
        (PORT datac (2396:2396:2396) (2422:2422:2422))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2679:2679:2679))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (PORT ena (3814:3814:3814) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3091:3091:3091))
        (PORT d[1] (3195:3195:3195) (3044:3044:3044))
        (PORT d[2] (2992:2992:2992) (2892:2892:2892))
        (PORT d[3] (3426:3426:3426) (3258:3258:3258))
        (PORT d[4] (3175:3175:3175) (3042:3042:3042))
        (PORT d[5] (3131:3131:3131) (2980:2980:2980))
        (PORT d[6] (3173:3173:3173) (3027:3027:3027))
        (PORT d[7] (5653:5653:5653) (5561:5561:5561))
        (PORT d[8] (2988:2988:2988) (2865:2865:2865))
        (PORT d[9] (5635:5635:5635) (5517:5517:5517))
        (PORT d[10] (3362:3362:3362) (3198:3198:3198))
        (PORT d[11] (6029:6029:6029) (6080:6080:6080))
        (PORT d[12] (8142:8142:8142) (7701:7701:7701))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3810:3810:3810) (3957:3957:3957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (3894:3894:3894))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3810:3810:3810) (3957:3957:3957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6980:6980:6980) (6792:6792:6792))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT ena (3810:3810:3810) (3957:3957:3957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (3751:3751:3751))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (PORT ena (3814:3814:3814) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (PORT d[0] (3814:3814:3814) (3960:3960:3960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2614:2614:2614))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (3799:3799:3799) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2802:2802:2802))
        (PORT d[1] (3176:3176:3176) (3023:3023:3023))
        (PORT d[2] (2950:2950:2950) (2845:2845:2845))
        (PORT d[3] (2840:2840:2840) (2709:2709:2709))
        (PORT d[4] (3210:3210:3210) (3076:3076:3076))
        (PORT d[5] (3171:3171:3171) (3026:3026:3026))
        (PORT d[6] (3151:3151:3151) (3003:3003:3003))
        (PORT d[7] (5685:5685:5685) (5592:5592:5592))
        (PORT d[8] (2636:2636:2636) (2524:2524:2524))
        (PORT d[9] (5611:5611:5611) (5494:5494:5494))
        (PORT d[10] (3345:3345:3345) (3182:3182:3182))
        (PORT d[11] (4343:4343:4343) (4431:4431:4431))
        (PORT d[12] (3109:3109:3109) (2933:2933:2933))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3795:3795:3795) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3168:3168:3168))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3795:3795:3795) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (5467:5467:5467))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3795:3795:3795) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3435:3435:3435))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (3799:3799:3799) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (3799:3799:3799) (3944:3944:3944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3465:3465:3465))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT ena (2948:2948:2948) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2706:2706:2706))
        (PORT d[1] (2763:2763:2763) (2618:2618:2618))
        (PORT d[2] (4368:4368:4368) (4302:4302:4302))
        (PORT d[3] (3101:3101:3101) (2940:2940:2940))
        (PORT d[4] (3375:3375:3375) (3192:3192:3192))
        (PORT d[5] (4617:4617:4617) (4552:4552:4552))
        (PORT d[6] (3115:3115:3115) (2968:2968:2968))
        (PORT d[7] (5015:5015:5015) (4922:4922:4922))
        (PORT d[8] (5062:5062:5062) (5043:5043:5043))
        (PORT d[9] (3748:3748:3748) (3578:3578:3578))
        (PORT d[10] (3146:3146:3146) (3018:3018:3018))
        (PORT d[11] (6556:6556:6556) (6547:6547:6547))
        (PORT d[12] (3150:3150:3150) (3007:3007:3007))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (PORT ena (2944:2944:2944) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2249:2249:2249))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (PORT ena (2944:2944:2944) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5680:5680:5680) (5511:5511:5511))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (PORT ena (2944:2944:2944) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2398:2398:2398))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT ena (2948:2948:2948) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT d[0] (2948:2948:2948) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3244:3244:3244))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT ena (6961:6961:6961) (7082:7082:7082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5640:5640:5640) (5634:5634:5634))
        (PORT d[1] (5580:5580:5580) (5223:5223:5223))
        (PORT d[2] (4344:4344:4344) (4277:4277:4277))
        (PORT d[3] (4683:4683:4683) (4398:4398:4398))
        (PORT d[4] (5839:5839:5839) (5599:5599:5599))
        (PORT d[5] (4695:4695:4695) (4621:4621:4621))
        (PORT d[6] (4119:4119:4119) (3870:3870:3870))
        (PORT d[7] (3683:3683:3683) (3601:3601:3601))
        (PORT d[8] (5404:5404:5404) (5329:5329:5329))
        (PORT d[9] (7208:7208:7208) (6976:6976:6976))
        (PORT d[10] (3881:3881:3881) (3672:3672:3672))
        (PORT d[11] (4598:4598:4598) (4638:4638:4638))
        (PORT d[12] (3965:3965:3965) (3744:3744:3744))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT ena (6957:6957:6957) (7079:7079:7079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (4813:4813:4813))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT ena (6957:6957:6957) (7079:7079:7079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5233:5233:5233) (5008:5008:5008))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (PORT ena (6957:6957:6957) (7079:7079:7079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (3789:3789:3789))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT ena (6961:6961:6961) (7082:7082:7082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT d[0] (6961:6961:6961) (7082:7082:7082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2637:2637:2637))
        (PORT datab (2288:2288:2288) (2254:2254:2254))
        (PORT datac (925:925:925) (828:828:828))
        (PORT datad (1901:1901:1901) (1684:1684:1684))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1370:1370:1370))
        (PORT datab (1266:1266:1266) (1183:1183:1183))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2255:2255:2255) (2214:2214:2214))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1296:1296:1296))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (PORT ena (5975:5975:5975) (6078:6078:6078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2696:2696:2696))
        (PORT d[1] (1873:1873:1873) (1745:1745:1745))
        (PORT d[2] (2154:2154:2154) (2134:2134:2134))
        (PORT d[3] (4385:4385:4385) (4181:4181:4181))
        (PORT d[4] (2899:2899:2899) (2804:2804:2804))
        (PORT d[5] (2590:2590:2590) (2476:2476:2476))
        (PORT d[6] (2283:2283:2283) (2225:2225:2225))
        (PORT d[7] (2145:2145:2145) (2046:2046:2046))
        (PORT d[8] (1566:1566:1566) (1457:1457:1457))
        (PORT d[9] (2226:2226:2226) (2116:2116:2116))
        (PORT d[10] (1573:1573:1573) (1506:1506:1506))
        (PORT d[11] (3254:3254:3254) (3125:3125:3125))
        (PORT d[12] (2264:2264:2264) (2167:2167:2167))
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (PORT ena (5971:5971:5971) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2229:2229:2229))
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (PORT ena (5971:5971:5971) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1408:1408:1408))
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (PORT ena (5971:5971:5971) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1107:1107:1107))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (PORT ena (5975:5975:5975) (6078:6078:6078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (PORT d[0] (5975:5975:5975) (6078:6078:6078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3545:3545:3545))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
        (PORT ena (4109:4109:4109) (4324:4324:4324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4093:4093:4093))
        (PORT d[1] (4007:4007:4007) (3921:3921:3921))
        (PORT d[2] (3601:3601:3601) (3511:3511:3511))
        (PORT d[3] (4097:4097:4097) (3836:3836:3836))
        (PORT d[4] (3566:3566:3566) (3346:3346:3346))
        (PORT d[5] (5800:5800:5800) (5753:5753:5753))
        (PORT d[6] (3813:3813:3813) (3565:3565:3565))
        (PORT d[7] (5346:5346:5346) (5247:5247:5247))
        (PORT d[8] (4067:4067:4067) (3851:3851:3851))
        (PORT d[9] (3589:3589:3589) (3495:3495:3495))
        (PORT d[10] (5011:5011:5011) (4719:4719:4719))
        (PORT d[11] (4358:4358:4358) (4424:4424:4424))
        (PORT d[12] (4851:4851:4851) (4570:4570:4570))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
        (PORT ena (4105:4105:4105) (4321:4321:4321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3574:3574:3574))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
        (PORT ena (4105:4105:4105) (4321:4321:4321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7404:7404:7404) (7239:7239:7239))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
        (PORT ena (4105:4105:4105) (4321:4321:4321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (3837:3837:3837))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
        (PORT ena (4109:4109:4109) (4324:4324:4324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2218:2218:2218))
        (PORT d[0] (4109:4109:4109) (4324:4324:4324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3587:3587:3587))
        (PORT clk (2194:2194:2194) (2224:2224:2224))
        (PORT ena (4429:4429:4429) (4657:4657:4657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5054:5054:5054))
        (PORT d[1] (4352:4352:4352) (4253:4253:4253))
        (PORT d[2] (3720:3720:3720) (3642:3642:3642))
        (PORT d[3] (4944:4944:4944) (4643:4643:4643))
        (PORT d[4] (4838:4838:4838) (4580:4580:4580))
        (PORT d[5] (6141:6141:6141) (6086:6086:6086))
        (PORT d[6] (4162:4162:4162) (3921:3921:3921))
        (PORT d[7] (5833:5833:5833) (5696:5696:5696))
        (PORT d[8] (4805:4805:4805) (4532:4532:4532))
        (PORT d[9] (3916:3916:3916) (3820:3820:3820))
        (PORT d[10] (5299:5299:5299) (5003:5003:5003))
        (PORT d[11] (4379:4379:4379) (4446:4446:4446))
        (PORT d[12] (4564:4564:4564) (4328:4328:4328))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (4425:4425:4425) (4654:4654:4654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3266:3266:3266))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (4425:4425:4425) (4654:4654:4654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7730:7730:7730) (7545:7545:7545))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT ena (4425:4425:4425) (4654:4654:4654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4369:4369:4369))
        (PORT clk (2194:2194:2194) (2224:2224:2224))
        (PORT ena (4429:4429:4429) (4657:4657:4657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2224:2224:2224))
        (PORT d[0] (4429:4429:4429) (4657:4657:4657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4082:4082:4082) (4043:4043:4043))
        (PORT datab (976:976:976) (933:933:933))
        (PORT datac (3815:3815:3815) (3606:3606:3606))
        (PORT datad (652:652:652) (615:615:615))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1479:1479:1479))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (8613:8613:8613) (8748:8748:8748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2055:2055:2055))
        (PORT d[1] (1940:1940:1940) (1841:1841:1841))
        (PORT d[2] (1957:1957:1957) (1891:1891:1891))
        (PORT d[3] (731:731:731) (696:696:696))
        (PORT d[4] (2339:2339:2339) (2249:2249:2249))
        (PORT d[5] (4984:4984:4984) (4761:4761:4761))
        (PORT d[6] (1587:1587:1587) (1512:1512:1512))
        (PORT d[7] (3189:3189:3189) (3061:3061:3061))
        (PORT d[8] (949:949:949) (885:885:885))
        (PORT d[9] (3095:3095:3095) (2957:2957:2957))
        (PORT d[10] (1926:1926:1926) (1850:1850:1850))
        (PORT d[11] (3809:3809:3809) (3790:3790:3790))
        (PORT d[12] (1872:1872:1872) (1763:1763:1763))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (8609:8609:8609) (8745:8745:8745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (2873:2873:2873))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (8609:8609:8609) (8745:8745:8745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2050:2050:2050))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (8609:8609:8609) (8745:8745:8745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4849:4849:4849) (4813:4813:4813))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (8613:8613:8613) (8748:8748:8748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (8613:8613:8613) (8748:8748:8748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1083:1083:1083))
        (PORT datab (3028:3028:3028) (2899:2899:2899))
        (PORT datac (954:954:954) (942:942:942))
        (PORT datad (980:980:980) (910:910:910))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1806:1806:1806))
        (PORT datab (678:678:678) (657:657:657))
        (PORT datac (2046:2046:2046) (2015:2015:2015))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|src_payload\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1417:1417:1417))
        (PORT datab (842:842:842) (849:849:849))
        (PORT datad (688:688:688) (664:664:664))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datab (1232:1232:1232) (1153:1153:1153))
        (PORT datad (733:733:733) (716:716:716))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte1_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (610:610:610) (682:682:682))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT sload (1344:1344:1344) (1360:1360:1360))
        (PORT ena (1308:1308:1308) (1236:1236:1236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[8\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1032:1032:1032))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (761:761:761) (801:801:801))
        (PORT datad (1881:1881:1881) (1804:1804:1804))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (978:978:978))
        (PORT datab (461:461:461) (431:431:431))
        (PORT datad (910:910:910) (839:839:839))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1037:1037:1037) (996:996:996))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (PORT sload (1999:1999:1999) (1983:1983:1983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1754:1754:1754) (1815:1815:1815))
        (PORT datad (1143:1143:1143) (1066:1066:1066))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2080:2080:2080))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT ena (5103:5103:5103) (5240:5240:5240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6001:6001:6001) (6009:6009:6009))
        (PORT d[1] (2966:2966:2966) (2843:2843:2843))
        (PORT d[2] (1982:1982:1982) (1901:1901:1901))
        (PORT d[3] (4077:4077:4077) (3903:3903:3903))
        (PORT d[4] (4642:4642:4642) (4562:4562:4562))
        (PORT d[5] (6929:6929:6929) (6867:6867:6867))
        (PORT d[6] (3011:3011:3011) (2957:2957:2957))
        (PORT d[7] (3792:3792:3792) (3636:3636:3636))
        (PORT d[8] (4464:4464:4464) (4442:4442:4442))
        (PORT d[9] (4174:4174:4174) (3995:3995:3995))
        (PORT d[10] (3748:3748:3748) (3573:3573:3573))
        (PORT d[11] (3861:3861:3861) (3847:3847:3847))
        (PORT d[12] (4690:4690:4690) (4466:4466:4466))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (5099:5099:5099) (5237:5237:5237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6371:6371:6371) (6104:6104:6104))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (5099:5099:5099) (5237:5237:5237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7637:7637:7637) (7446:7446:7446))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (5099:5099:5099) (5237:5237:5237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1854:1854:1854))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT ena (5103:5103:5103) (5240:5240:5240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT d[0] (5103:5103:5103) (5240:5240:5240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2262:2262:2262))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT ena (6097:6097:6097) (6231:6231:6231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5186:5186:5186) (5126:5126:5126))
        (PORT d[1] (6852:6852:6852) (6671:6671:6671))
        (PORT d[2] (6002:6002:6002) (5869:5869:5869))
        (PORT d[3] (6000:6000:6000) (5724:5724:5724))
        (PORT d[4] (7572:7572:7572) (7094:7094:7094))
        (PORT d[5] (6347:6347:6347) (6245:6245:6245))
        (PORT d[6] (7403:7403:7403) (6912:6912:6912))
        (PORT d[7] (7093:7093:7093) (6993:6993:6993))
        (PORT d[8] (7776:7776:7776) (7333:7333:7333))
        (PORT d[9] (6446:6446:6446) (6258:6258:6258))
        (PORT d[10] (7216:7216:7216) (6867:6867:6867))
        (PORT d[11] (6001:6001:6001) (5982:5982:5982))
        (PORT d[12] (8352:8352:8352) (7875:7875:7875))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT ena (6093:6093:6093) (6228:6228:6228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (5514:5514:5514))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT ena (6093:6093:6093) (6228:6228:6228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8643:8643:8643) (8420:8420:8420))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT ena (6093:6093:6093) (6228:6228:6228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2174:2174:2174))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT ena (6097:6097:6097) (6231:6231:6231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (6097:6097:6097) (6231:6231:6231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2484:2484:2484))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT ena (6237:6237:6237) (6330:6330:6330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (5828:5828:5828))
        (PORT d[1] (5118:5118:5118) (5084:5084:5084))
        (PORT d[2] (3799:3799:3799) (3751:3751:3751))
        (PORT d[3] (8563:8563:8563) (8216:8216:8216))
        (PORT d[4] (5263:5263:5263) (5169:5169:5169))
        (PORT d[5] (6592:6592:6592) (6551:6551:6551))
        (PORT d[6] (3651:3651:3651) (3586:3586:3586))
        (PORT d[7] (4874:4874:4874) (4612:4612:4612))
        (PORT d[8] (4474:4474:4474) (4469:4469:4469))
        (PORT d[9] (4785:4785:4785) (4612:4612:4612))
        (PORT d[10] (4832:4832:4832) (4559:4559:4559))
        (PORT d[11] (3254:3254:3254) (3258:3258:3258))
        (PORT d[12] (3239:3239:3239) (3052:3052:3052))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT ena (6233:6233:6233) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3003:3003:3003))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT ena (6233:6233:6233) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7976:7976:7976) (7774:7774:7774))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT ena (6233:6233:6233) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2108:2108:2108))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT ena (6237:6237:6237) (6330:6330:6330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT d[0] (6237:6237:6237) (6330:6330:6330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3711:3711:3711) (3458:3458:3458))
        (PORT datab (1994:1994:1994) (1947:1947:1947))
        (PORT datac (1706:1706:1706) (1698:1698:1698))
        (PORT datad (2005:2005:2005) (1969:1969:1969))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1973:1973:1973))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
        (PORT ena (2040:2040:2040) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2519:2519:2519))
        (PORT d[1] (4557:4557:4557) (4299:4299:4299))
        (PORT d[2] (2112:2112:2112) (2090:2090:2090))
        (PORT d[3] (3123:3123:3123) (2961:2961:2961))
        (PORT d[4] (4016:4016:4016) (3813:3813:3813))
        (PORT d[5] (1907:1907:1907) (1798:1798:1798))
        (PORT d[6] (3793:3793:3793) (3624:3624:3624))
        (PORT d[7] (3545:3545:3545) (3405:3405:3405))
        (PORT d[8] (5664:5664:5664) (5612:5612:5612))
        (PORT d[9] (4441:4441:4441) (4255:4255:4255))
        (PORT d[10] (3756:3756:3756) (3604:3604:3604))
        (PORT d[11] (3398:3398:3398) (3372:3372:3372))
        (PORT d[12] (3820:3820:3820) (3665:3665:3665))
        (PORT clk (2286:2286:2286) (2314:2314:2314))
        (PORT ena (2036:2036:2036) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1775:1775:1775))
        (PORT clk (2286:2286:2286) (2314:2314:2314))
        (PORT ena (2036:2036:2036) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6129:6129:6129))
        (PORT clk (2286:2286:2286) (2314:2314:2314))
        (PORT ena (2036:2036:2036) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2097:2097:2097))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
        (PORT ena (2040:2040:2040) (2118:2118:2118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2318:2318:2318))
        (PORT d[0] (2040:2040:2040) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2317:2317:2317))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1712:1712:1712) (1705:1705:1705))
        (PORT datad (692:692:692) (650:650:650))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2620:2620:2620))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (2090:2090:2090) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2516:2516:2516))
        (PORT d[1] (5209:5209:5209) (4927:4927:4927))
        (PORT d[2] (1799:1799:1799) (1802:1802:1802))
        (PORT d[3] (3825:3825:3825) (3642:3642:3642))
        (PORT d[4] (4638:4638:4638) (4403:4403:4403))
        (PORT d[5] (1964:1964:1964) (1871:1871:1871))
        (PORT d[6] (4430:4430:4430) (4235:4235:4235))
        (PORT d[7] (1643:1643:1643) (1556:1556:1556))
        (PORT d[8] (1284:1284:1284) (1202:1202:1202))
        (PORT d[9] (5144:5144:5144) (4945:4945:4945))
        (PORT d[10] (1891:1891:1891) (1799:1799:1799))
        (PORT d[11] (4032:4032:4032) (3978:3978:3978))
        (PORT d[12] (1578:1578:1578) (1509:1509:1509))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (2086:2086:2086) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1432:1432:1432))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (2086:2086:2086) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1747:1747:1747))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (2086:2086:2086) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2056:2056:2056))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (2090:2090:2090) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (2090:2090:2090) (2158:2158:2158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1519:1519:1519))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT ena (5449:5449:5449) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3777:3777:3777))
        (PORT d[1] (4732:4732:4732) (4650:4650:4650))
        (PORT d[2] (4748:4748:4748) (4648:4648:4648))
        (PORT d[3] (5945:5945:5945) (5617:5617:5617))
        (PORT d[4] (5808:5808:5808) (5516:5516:5516))
        (PORT d[5] (5377:5377:5377) (5314:5314:5314))
        (PORT d[6] (5151:5151:5151) (4879:4879:4879))
        (PORT d[7] (7166:7166:7166) (6993:6993:6993))
        (PORT d[8] (5273:5273:5273) (5014:5014:5014))
        (PORT d[9] (4987:4987:4987) (4863:4863:4863))
        (PORT d[10] (6654:6654:6654) (6324:6324:6324))
        (PORT d[11] (5331:5331:5331) (5365:5365:5365))
        (PORT d[12] (4295:4295:4295) (4081:4081:4081))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT ena (5445:5445:5445) (5702:5702:5702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3386:3386:3386))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT ena (5445:5445:5445) (5702:5702:5702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8708:8708:8708) (8498:8498:8498))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT ena (5445:5445:5445) (5702:5702:5702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2467:2467:2467))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT ena (5449:5449:5449) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT d[0] (5449:5449:5449) (5705:5705:5705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1918:1918:1918))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT ena (6778:6778:6778) (6927:6927:6927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4182:4182:4182))
        (PORT d[1] (5918:5918:5918) (5771:5771:5771))
        (PORT d[2] (5300:5300:5300) (5185:5185:5185))
        (PORT d[3] (6512:6512:6512) (6156:6156:6156))
        (PORT d[4] (6663:6663:6663) (6224:6224:6224))
        (PORT d[5] (5101:5101:5101) (5039:5039:5039))
        (PORT d[6] (6476:6476:6476) (6017:6017:6017))
        (PORT d[7] (6095:6095:6095) (6024:6024:6024))
        (PORT d[8] (6812:6812:6812) (6404:6404:6404))
        (PORT d[9] (5733:5733:5733) (5560:5560:5560))
        (PORT d[10] (6204:6204:6204) (5884:5884:5884))
        (PORT d[11] (5271:5271:5271) (5269:5269:5269))
        (PORT d[12] (7356:7356:7356) (6909:6909:6909))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT ena (6774:6774:6774) (6924:6924:6924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3755:3755:3755))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT ena (6774:6774:6774) (6924:6924:6924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7614:7614:7614) (7421:7421:7421))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT ena (6774:6774:6774) (6924:6924:6924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2760:2760:2760))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT ena (6778:6778:6778) (6927:6927:6927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT d[0] (6778:6778:6778) (6927:6927:6927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2279:2279:2279))
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (PORT ena (6010:6010:6010) (6105:6105:6105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (2933:2933:2933))
        (PORT d[1] (1862:1862:1862) (1736:1736:1736))
        (PORT d[2] (2507:2507:2507) (2488:2488:2488))
        (PORT d[3] (4359:4359:4359) (4155:4155:4155))
        (PORT d[4] (2866:2866:2866) (2772:2772:2772))
        (PORT d[5] (2907:2907:2907) (2771:2771:2771))
        (PORT d[6] (2338:2338:2338) (2285:2285:2285))
        (PORT d[7] (1880:1880:1880) (1799:1799:1799))
        (PORT d[8] (1547:1547:1547) (1440:1440:1440))
        (PORT d[9] (2468:2468:2468) (2331:2331:2331))
        (PORT d[10] (1566:1566:1566) (1498:1498:1498))
        (PORT d[11] (2634:2634:2634) (2549:2549:2549))
        (PORT d[12] (2278:2278:2278) (2182:2182:2182))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (6006:6006:6006) (6102:6102:6102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1208:1208:1208))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (6006:6006:6006) (6102:6102:6102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1365:1365:1365))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT ena (6006:6006:6006) (6102:6102:6102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1695:1695:1695))
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (PORT ena (6010:6010:6010) (6105:6105:6105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (PORT d[0] (6010:6010:6010) (6105:6105:6105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1736:1736:1736))
        (PORT datab (1769:1769:1769) (1741:1741:1741))
        (PORT datac (1392:1392:1392) (1328:1328:1328))
        (PORT datad (2005:2005:2005) (1969:1969:1969))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (734:734:734))
        (PORT datab (2039:2039:2039) (2010:2010:2010))
        (PORT datac (1732:1732:1732) (1675:1675:1675))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1683:1683:1683) (1660:1660:1660))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[31\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (462:462:462))
        (PORT datab (981:981:981) (904:904:904))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (653:653:653) (610:610:610))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (PORT ena (1902:1902:1902) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (868:868:868))
        (PORT datab (1067:1067:1067) (1016:1016:1016))
        (PORT datad (1217:1217:1217) (1157:1157:1157))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (987:987:987) (939:939:939))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sload (1646:1646:1646) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (856:856:856))
        (PORT datab (1559:1559:1559) (1461:1461:1461))
        (PORT datac (210:210:210) (239:239:239))
        (PORT datad (1277:1277:1277) (1216:1216:1216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (PORT ena (1691:1691:1691) (1651:1651:1651))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1314:1314:1314))
        (PORT datab (647:647:647) (643:643:643))
        (PORT datac (2395:2395:2395) (2421:2421:2421))
        (PORT datad (247:247:247) (313:313:313))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1385:1385:1385))
        (PORT datac (1745:1745:1745) (1798:1798:1798))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3194:3194:3194))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT ena (3569:3569:3569) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3115:3115:3115))
        (PORT d[1] (3937:3937:3937) (3813:3813:3813))
        (PORT d[2] (3065:3065:3065) (3118:3118:3118))
        (PORT d[3] (3950:3950:3950) (3752:3752:3752))
        (PORT d[4] (3110:3110:3110) (2954:2954:2954))
        (PORT d[5] (5120:5120:5120) (4962:4962:4962))
        (PORT d[6] (3139:3139:3139) (2983:2983:2983))
        (PORT d[7] (5340:5340:5340) (5259:5259:5259))
        (PORT d[8] (2981:2981:2981) (2860:2860:2860))
        (PORT d[9] (5252:5252:5252) (5142:5142:5142))
        (PORT d[10] (3669:3669:3669) (3474:3474:3474))
        (PORT d[11] (6041:6041:6041) (6093:6093:6093))
        (PORT d[12] (7834:7834:7834) (7409:7409:7409))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (3565:3565:3565) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4345:4345:4345))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (3565:3565:3565) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7019:7019:7019) (6831:6831:6831))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT ena (3565:3565:3565) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3783:3783:3783))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT ena (3569:3569:3569) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT d[0] (3569:3569:3569) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2911:2911:2911))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT ena (5314:5314:5314) (5489:5489:5489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (3818:3818:3818))
        (PORT d[1] (4606:4606:4606) (4470:4470:4470))
        (PORT d[2] (4640:4640:4640) (4519:4519:4519))
        (PORT d[3] (4967:4967:4967) (4661:4661:4661))
        (PORT d[4] (4522:4522:4522) (4266:4266:4266))
        (PORT d[5] (5790:5790:5790) (5739:5739:5739))
        (PORT d[6] (4468:4468:4468) (4215:4215:4215))
        (PORT d[7] (4676:4676:4676) (4606:4606:4606))
        (PORT d[8] (4638:4638:4638) (4403:4403:4403))
        (PORT d[9] (4496:4496:4496) (4376:4376:4376))
        (PORT d[10] (4971:4971:4971) (4674:4674:4674))
        (PORT d[11] (4694:4694:4694) (4757:4757:4757))
        (PORT d[12] (4952:4952:4952) (4715:4715:4715))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (5310:5310:5310) (5486:5486:5486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4499:4499:4499) (4381:4381:4381))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (5310:5310:5310) (5486:5486:5486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6755:6755:6755) (6613:6613:6613))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (5310:5310:5310) (5486:5486:5486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4212:4212:4212))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT ena (5314:5314:5314) (5489:5489:5489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT d[0] (5314:5314:5314) (5489:5489:5489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (403:403:403))
        (PORT datab (1437:1437:1437) (1408:1408:1408))
        (PORT datac (4030:4030:4030) (4034:4034:4034))
        (PORT datad (3605:3605:3605) (3448:3448:3448))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2936:2936:2936))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (5603:5603:5603) (5795:5795:5795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4416:4416:4416))
        (PORT d[1] (3996:3996:3996) (3903:3903:3903))
        (PORT d[2] (4047:4047:4047) (3968:3968:3968))
        (PORT d[3] (4954:4954:4954) (4646:4646:4646))
        (PORT d[4] (4495:4495:4495) (4240:4240:4240))
        (PORT d[5] (5798:5798:5798) (5748:5748:5748))
        (PORT d[6] (4461:4461:4461) (4207:4207:4207))
        (PORT d[7] (4710:4710:4710) (4638:4638:4638))
        (PORT d[8] (4665:4665:4665) (4427:4427:4427))
        (PORT d[9] (4736:4736:4736) (4601:4601:4601))
        (PORT d[10] (4936:4936:4936) (4640:4640:4640))
        (PORT d[11] (4694:4694:4694) (4758:4758:4758))
        (PORT d[12] (4983:4983:4983) (4746:4746:4746))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5599:5599:5599) (5792:5792:5792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (4648:4648:4648))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5599:5599:5599) (5792:5792:5792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7080:7080:7080) (6911:6911:6911))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5599:5599:5599) (5792:5792:5792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (3945:3945:3945))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (5603:5603:5603) (5795:5795:5795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (5603:5603:5603) (5795:5795:5795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3155:3155:3155))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (PORT ena (3253:3253:3253) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3142:3142:3142))
        (PORT d[1] (3938:3938:3938) (3812:3812:3812))
        (PORT d[2] (2994:2994:2994) (2900:2900:2900))
        (PORT d[3] (3118:3118:3118) (2970:2970:2970))
        (PORT d[4] (2829:2829:2829) (2693:2693:2693))
        (PORT d[5] (2824:2824:2824) (2674:2674:2674))
        (PORT d[6] (2811:2811:2811) (2664:2664:2664))
        (PORT d[7] (5366:5366:5366) (5283:5283:5283))
        (PORT d[8] (2980:2980:2980) (2859:2859:2859))
        (PORT d[9] (3566:3566:3566) (3473:3473:3473))
        (PORT d[10] (3037:3037:3037) (2885:2885:2885))
        (PORT d[11] (6015:6015:6015) (6070:6070:6070))
        (PORT d[12] (7835:7835:7835) (7409:7409:7409))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (PORT ena (3249:3249:3249) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3646:3646:3646))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (PORT ena (3249:3249:3249) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7000:7000:7000) (6812:6812:6812))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (PORT ena (3249:3249:3249) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3814:3814:3814))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (PORT ena (3253:3253:3253) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (PORT d[0] (3253:3253:3253) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3659:3659:3659) (3494:3494:3494))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1955:1955:1955) (1780:1780:1780))
        (PORT datad (666:666:666) (627:627:627))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2820:2820:2820))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT ena (5910:5910:5910) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5472:5472:5472) (5539:5539:5539))
        (PORT d[1] (5113:5113:5113) (5085:5085:5085))
        (PORT d[2] (3492:3492:3492) (3454:3454:3454))
        (PORT d[3] (8199:8199:8199) (7871:7871:7871))
        (PORT d[4] (4690:4690:4690) (4641:4641:4641))
        (PORT d[5] (6572:6572:6572) (6533:6533:6533))
        (PORT d[6] (3367:3367:3367) (3312:3312:3312))
        (PORT d[7] (4533:4533:4533) (4278:4278:4278))
        (PORT d[8] (4465:4465:4465) (4459:4459:4459))
        (PORT d[9] (4443:4443:4443) (4285:4285:4285))
        (PORT d[10] (4480:4480:4480) (4219:4219:4219))
        (PORT d[11] (3198:3198:3198) (3197:3197:3197))
        (PORT d[12] (2950:2950:2950) (2763:2763:2763))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (PORT ena (5906:5906:5906) (5989:5989:5989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2080:2080:2080))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (PORT ena (5906:5906:5906) (5989:5989:5989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7645:7645:7645) (7453:7453:7453))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (PORT ena (5906:5906:5906) (5989:5989:5989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4424:4424:4424) (4406:4406:4406))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT ena (5910:5910:5910) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT d[0] (5910:5910:5910) (5992:5992:5992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3368:3368:3368))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT ena (7986:7986:7986) (8093:8093:8093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2471:2471:2471))
        (PORT d[1] (2647:2647:2647) (2539:2539:2539))
        (PORT d[2] (1956:1956:1956) (1864:1864:1864))
        (PORT d[3] (4357:4357:4357) (4158:4158:4158))
        (PORT d[4] (4718:4718:4718) (4645:4645:4645))
        (PORT d[5] (6879:6879:6879) (6810:6810:6810))
        (PORT d[6] (3018:3018:3018) (2965:2965:2965))
        (PORT d[7] (3832:3832:3832) (3678:3678:3678))
        (PORT d[8] (4769:4769:4769) (4730:4730:4730))
        (PORT d[9] (4215:4215:4215) (4036:4036:4036))
        (PORT d[10] (4088:4088:4088) (3902:3902:3902))
        (PORT d[11] (4245:4245:4245) (4224:4224:4224))
        (PORT d[12] (4619:4619:4619) (4390:4390:4390))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (7982:7982:7982) (8090:8090:8090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6337:6337:6337) (6067:6067:6067))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (7982:7982:7982) (8090:8090:8090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2361:2361:2361))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (7982:7982:7982) (8090:8090:8090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4428:4428:4428))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT ena (7986:7986:7986) (8093:8093:8093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (7986:7986:7986) (8093:8093:8093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3342:3342:3342))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT ena (7670:7670:7670) (7774:7774:7774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (5713:5713:5713))
        (PORT d[1] (6803:6803:6803) (6754:6754:6754))
        (PORT d[2] (2329:2329:2329) (2227:2227:2227))
        (PORT d[3] (3732:3732:3732) (3562:3562:3562))
        (PORT d[4] (4359:4359:4359) (4297:4297:4297))
        (PORT d[5] (6576:6576:6576) (6526:6526:6526))
        (PORT d[6] (2697:2697:2697) (2657:2657:2657))
        (PORT d[7] (3496:3496:3496) (3347:3347:3347))
        (PORT d[8] (4093:4093:4093) (4082:4082:4082))
        (PORT d[9] (3844:3844:3844) (3676:3676:3676))
        (PORT d[10] (3760:3760:3760) (3585:3585:3585))
        (PORT d[11] (3876:3876:3876) (3864:3864:3864))
        (PORT d[12] (4333:4333:4333) (4121:4121:4121))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT ena (7666:7666:7666) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5692:5692:5692) (5411:5411:5411))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT ena (7666:7666:7666) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7296:7296:7296) (7116:7116:7116))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT ena (7666:7666:7666) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5295:5295:5295) (5230:5230:5230))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT ena (7670:7670:7670) (7774:7774:7774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT d[0] (7670:7670:7670) (7774:7774:7774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3656:3656:3656))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT ena (5082:5082:5082) (5213:5213:5213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5970:5970:5970))
        (PORT d[1] (2621:2621:2621) (2502:2502:2502))
        (PORT d[2] (1968:1968:1968) (1868:1868:1868))
        (PORT d[3] (4057:4057:4057) (3875:3875:3875))
        (PORT d[4] (4692:4692:4692) (4620:4620:4620))
        (PORT d[5] (6897:6897:6897) (6837:6837:6837))
        (PORT d[6] (3050:3050:3050) (2995:2995:2995))
        (PORT d[7] (3831:3831:3831) (3677:3677:3677))
        (PORT d[8] (4433:4433:4433) (4411:4411:4411))
        (PORT d[9] (4182:4182:4182) (4003:4003:4003))
        (PORT d[10] (4081:4081:4081) (3895:3895:3895))
        (PORT d[11] (4205:4205:4205) (4184:4184:4184))
        (PORT d[12] (4658:4658:4658) (4435:4435:4435))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (5078:5078:5078) (5210:5210:5210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3124:3124:3124))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (5078:5078:5078) (5210:5210:5210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7607:7607:7607) (7418:7418:7418))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (5078:5078:5078) (5210:5210:5210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5514:5514:5514))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT ena (5082:5082:5082) (5213:5213:5213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT d[0] (5082:5082:5082) (5213:5213:5213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (526:526:526))
        (PORT datab (2080:2080:2080) (1942:1942:1942))
        (PORT datac (1744:1744:1744) (1636:1636:1636))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (529:529:529))
        (PORT datab (2012:2012:2012) (1979:1979:1979))
        (PORT datac (1926:1926:1926) (1841:1841:1841))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3087:3087:3087) (2921:2921:2921))
        (PORT datac (1009:1009:1009) (1004:1004:1004))
        (PORT datad (669:669:669) (638:638:638))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1161:1161:1161))
        (PORT datac (1204:1204:1204) (1173:1173:1173))
        (PORT datad (978:978:978) (962:962:962))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1693:1693:1693) (1675:1675:1675))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1694:1694:1694) (1677:1677:1677))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (963:963:963))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datad (938:938:938) (888:888:888))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (772:772:772))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (1586:1586:1586) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1039:1039:1039) (1022:1022:1022))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (PORT ena (1404:1404:1404) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1619:1619:1619))
        (PORT datab (1001:1001:1001) (995:995:995))
        (PORT datad (1733:1733:1733) (1679:1679:1679))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (595:595:595))
        (PORT datab (930:930:930) (914:914:914))
        (PORT datac (1457:1457:1457) (1364:1364:1364))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1591:1591:1591) (1540:1540:1540))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (903:903:903))
        (PORT datab (775:775:775) (792:792:792))
        (PORT datac (667:667:667) (654:654:654))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (691:691:691) (643:643:643))
        (PORT datad (616:616:616) (564:564:564))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (953:953:953) (895:895:895))
        (PORT datac (1221:1221:1221) (1267:1267:1267))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (397:397:397))
        (PORT datab (913:913:913) (872:872:872))
        (PORT datad (666:666:666) (630:630:630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (366:366:366))
        (PORT datab (1205:1205:1205) (1165:1165:1165))
        (PORT datac (252:252:252) (324:324:324))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_agent_rsp_fifo\|mem_used\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (488:488:488) (547:547:547))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1040:1040:1040))
        (PORT datab (1152:1152:1152) (1154:1154:1154))
        (PORT datac (940:940:940) (922:922:922))
        (PORT datad (1352:1352:1352) (1313:1313:1313))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (808:808:808))
        (PORT datab (772:772:772) (772:772:772))
        (PORT datac (740:740:740) (750:750:750))
        (PORT datad (704:704:704) (710:710:710))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datad (245:245:245) (312:312:312))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1559:1559:1559))
        (PORT datab (786:786:786) (828:828:828))
        (PORT datac (909:909:909) (859:859:859))
        (PORT datad (1473:1473:1473) (1414:1414:1414))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (707:707:707))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (895:895:895) (850:850:850))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (696:696:696))
        (PORT datab (475:475:475) (469:469:469))
        (PORT datac (1026:1026:1026) (1026:1026:1026))
        (PORT datad (713:713:713) (714:714:714))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (489:489:489) (548:548:548))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (696:696:696))
        (PORT datab (300:300:300) (375:375:375))
        (PORT datac (437:437:437) (438:438:438))
        (PORT datad (379:379:379) (364:364:364))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (731:731:731) (752:752:752))
        (PORT datac (1271:1271:1271) (1202:1202:1202))
        (PORT datad (1339:1339:1339) (1323:1323:1323))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (861:861:861))
        (PORT datab (921:921:921) (854:854:854))
        (PORT datac (390:390:390) (370:370:370))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1208:1208:1208))
        (PORT datad (1373:1373:1373) (1252:1252:1252))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1826:1826:1826) (1694:1694:1694))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (864:864:864))
        (PORT datab (696:696:696) (705:705:705))
        (PORT datac (1652:1652:1652) (1599:1599:1599))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[15\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1174:1174:1174))
        (PORT datab (628:628:628) (592:592:592))
        (PORT datac (1438:1438:1438) (1361:1361:1361))
        (PORT datad (910:910:910) (840:840:840))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1379:1379:1379) (1360:1360:1360))
        (PORT datad (915:915:915) (886:886:886))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (338:338:338))
        (PORT datab (1023:1023:1023) (1001:1001:1001))
        (PORT datac (1072:1072:1072) (1093:1093:1093))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (531:531:531))
        (PORT datab (921:921:921) (852:852:852))
        (PORT datac (1354:1354:1354) (1347:1347:1347))
        (PORT datad (1014:1014:1014) (987:987:987))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1935:1935:1935) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (PORT datad (1061:1061:1061) (1066:1066:1066))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1058:1058:1058))
        (PORT datab (1068:1068:1068) (1067:1067:1067))
        (PORT datad (1526:1526:1526) (1470:1470:1470))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (897:897:897))
        (PORT datab (1684:1684:1684) (1671:1671:1671))
        (PORT datad (701:701:701) (681:681:681))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (494:494:494))
        (PORT datab (739:739:739) (721:721:721))
        (PORT datad (452:452:452) (477:477:477))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (402:402:402))
        (PORT datab (3197:3197:3197) (3456:3456:3456))
        (PORT datad (733:733:733) (745:745:745))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (764:764:764))
        (PORT datab (770:770:770) (762:762:762))
        (PORT datac (679:679:679) (697:697:697))
        (PORT datad (702:702:702) (689:689:689))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1395:1395:1395) (1356:1356:1356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1271:1271:1271))
        (PORT datab (1113:1113:1113) (1099:1099:1099))
        (PORT datad (640:640:640) (626:626:626))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (621:621:621))
        (PORT datab (1238:1238:1238) (1189:1189:1189))
        (PORT datac (665:665:665) (638:638:638))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (557:557:557) (582:582:582))
        (PORT sload (1040:1040:1040) (1097:1097:1097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (1124:1124:1124) (1142:1142:1142))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (776:776:776) (800:800:800))
        (PORT sload (1942:1942:1942) (1944:1944:1944))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1055:1055:1055) (1059:1059:1059))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1521:1521:1521) (1530:1530:1530))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (1511:1511:1511) (1449:1449:1449))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1377:1377:1377))
        (PORT datab (334:334:334) (397:397:397))
        (PORT datac (927:927:927) (856:856:856))
        (PORT datad (1707:1707:1707) (1696:1696:1696))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1035:1035:1035) (1031:1031:1031))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[30\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (2707:2707:2707) (2547:2547:2547))
        (PORT datac (385:385:385) (389:389:389))
        (PORT datad (402:402:402) (391:391:391))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (PORT ena (1589:1589:1589) (1497:1497:1497))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (892:892:892))
        (PORT datab (1068:1068:1068) (1016:1016:1016))
        (PORT datad (756:756:756) (765:765:765))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (943:943:943) (890:890:890))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT sload (1646:1646:1646) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[10\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1260:1260:1260))
        (PORT datab (242:242:242) (269:269:269))
        (PORT datac (884:884:884) (832:832:832))
        (PORT datad (1514:1514:1514) (1424:1424:1424))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (PORT ena (1691:1691:1691) (1651:1651:1651))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2444:2444:2444) (2463:2463:2463))
        (PORT datab (484:484:484) (495:495:495))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (1272:1272:1272) (1266:1266:1266))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2356:2356:2356))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT ena (6171:6171:6171) (6280:6280:6280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5163:5163:5163))
        (PORT d[1] (5178:5178:5178) (5142:5142:5142))
        (PORT d[2] (3804:3804:3804) (3755:3755:3755))
        (PORT d[3] (6979:6979:6979) (6711:6711:6711))
        (PORT d[4] (4032:4032:4032) (4006:4006:4006))
        (PORT d[5] (5907:5907:5907) (5886:5886:5886))
        (PORT d[6] (2629:2629:2629) (2580:2580:2580))
        (PORT d[7] (3853:3853:3853) (3614:3614:3614))
        (PORT d[8] (3805:3805:3805) (3814:3814:3814))
        (PORT d[9] (3791:3791:3791) (3651:3651:3651))
        (PORT d[10] (3835:3835:3835) (3594:3594:3594))
        (PORT d[11] (3246:3246:3246) (3239:3239:3239))
        (PORT d[12] (3890:3890:3890) (3669:3669:3669))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (6167:6167:6167) (6277:6277:6277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6296:6296:6296) (5999:5999:5999))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (6167:6167:6167) (6277:6277:6277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7002:7002:7002) (6835:6835:6835))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (6167:6167:6167) (6277:6277:6277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4327:4327:4327))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT ena (6171:6171:6171) (6280:6280:6280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (6171:6171:6171) (6280:6280:6280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2382:2382:2382))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT ena (6246:6246:6246) (6351:6351:6351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5118:5118:5118) (5186:5186:5186))
        (PORT d[1] (5151:5151:5151) (5118:5118:5118))
        (PORT d[2] (3794:3794:3794) (3750:3750:3750))
        (PORT d[3] (6968:6968:6968) (6707:6707:6707))
        (PORT d[4] (4339:4339:4339) (4290:4290:4290))
        (PORT d[5] (5831:5831:5831) (5796:5796:5796))
        (PORT d[6] (2320:2320:2320) (2288:2288:2288))
        (PORT d[7] (3464:3464:3464) (3236:3236:3236))
        (PORT d[8] (3457:3457:3457) (3472:3472:3472))
        (PORT d[9] (3479:3479:3479) (3349:3349:3349))
        (PORT d[10] (3501:3501:3501) (3260:3260:3260))
        (PORT d[11] (3266:3266:3266) (3262:3262:3262))
        (PORT d[12] (3575:3575:3575) (3368:3368:3368))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (6242:6242:6242) (6348:6348:6348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2369:2369:2369))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (6242:6242:6242) (6348:6348:6348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6638:6638:6638) (6473:6473:6473))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (6242:6242:6242) (6348:6348:6348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4249:4249:4249))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT ena (6246:6246:6246) (6351:6351:6351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT d[0] (6246:6246:6246) (6351:6351:6351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3045:3045:3045))
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT ena (6229:6229:6229) (6322:6322:6322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5484:5484:5484) (5551:5551:5551))
        (PORT d[1] (5131:5131:5131) (5096:5096:5096))
        (PORT d[2] (3766:3766:3766) (3719:3719:3719))
        (PORT d[3] (8208:8208:8208) (7881:7881:7881))
        (PORT d[4] (5262:5262:5262) (5169:5169:5169))
        (PORT d[5] (6612:6612:6612) (6572:6572:6572))
        (PORT d[6] (3659:3659:3659) (3584:3584:3584))
        (PORT d[7] (4842:4842:4842) (4581:4581:4581))
        (PORT d[8] (4516:4516:4516) (4516:4516:4516))
        (PORT d[9] (4751:4751:4751) (4581:4581:4581))
        (PORT d[10] (4486:4486:4486) (4232:4232:4232))
        (PORT d[11] (3222:3222:3222) (3225:3225:3225))
        (PORT d[12] (3238:3238:3238) (3052:3052:3052))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT ena (6225:6225:6225) (6319:6319:6319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (2999:2999:2999))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT ena (6225:6225:6225) (6319:6319:6319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7968:7968:7968) (7766:7766:7766))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT ena (6225:6225:6225) (6319:6319:6319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4421:4421:4421))
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT ena (6229:6229:6229) (6322:6322:6322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT d[0] (6229:6229:6229) (6322:6322:6322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2441:2441:2441))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT ena (5943:5943:5943) (6028:6028:6028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5118:5118:5118))
        (PORT d[1] (5171:5171:5171) (5143:5143:5143))
        (PORT d[2] (3446:3446:3446) (3414:3414:3414))
        (PORT d[3] (7279:7279:7279) (6994:6994:6994))
        (PORT d[4] (4665:4665:4665) (4607:4607:4607))
        (PORT d[5] (5947:5947:5947) (5928:5928:5928))
        (PORT d[6] (2662:2662:2662) (2612:2612:2612))
        (PORT d[7] (3829:3829:3829) (3591:3591:3591))
        (PORT d[8] (3837:3837:3837) (3846:3846:3846))
        (PORT d[9] (3824:3824:3824) (3684:3684:3684))
        (PORT d[10] (3835:3835:3835) (3595:3595:3595))
        (PORT d[11] (2885:2885:2885) (2894:2894:2894))
        (PORT d[12] (3237:3237:3237) (3051:3051:3051))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (PORT ena (5939:5939:5939) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5656:5656:5656) (5389:5389:5389))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (PORT ena (5939:5939:5939) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7002:7002:7002) (6835:6835:6835))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (PORT ena (5939:5939:5939) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4310:4310:4310))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT ena (5943:5943:5943) (6028:6028:6028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT d[0] (5943:5943:5943) (6028:6028:6028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3567:3567:3567) (3377:3377:3377))
        (PORT datab (1675:1675:1675) (1638:1638:1638))
        (PORT datac (2501:2501:2501) (2409:2409:2409))
        (PORT datad (1461:1461:1461) (1486:1486:1486))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1536:1536:1536))
        (PORT datab (2101:2101:2101) (2088:2088:2088))
        (PORT datac (2458:2458:2458) (2391:2391:2391))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2416:2416:2416))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT ena (5908:5908:5908) (5995:5995:5995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5176:5176:5176))
        (PORT d[1] (5134:5134:5134) (5107:5107:5107))
        (PORT d[2] (3468:3468:3468) (3434:3434:3434))
        (PORT d[3] (7035:7035:7035) (6767:6767:6767))
        (PORT d[4] (4673:4673:4673) (4615:4615:4615))
        (PORT d[5] (5948:5948:5948) (5929:5929:5929))
        (PORT d[6] (3015:3015:3015) (2963:2963:2963))
        (PORT d[7] (4161:4161:4161) (3917:3917:3917))
        (PORT d[8] (3813:3813:3813) (3823:3823:3823))
        (PORT d[9] (4137:4137:4137) (3981:3981:3981))
        (PORT d[10] (4181:4181:4181) (3925:3925:3925))
        (PORT d[11] (3244:3244:3244) (3236:3236:3236))
        (PORT d[12] (3897:3897:3897) (3676:3676:3676))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (PORT ena (5904:5904:5904) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3885:3885:3885))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (PORT ena (5904:5904:5904) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7319:7319:7319) (7141:7141:7141))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (PORT ena (5904:5904:5904) (5992:5992:5992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4060:4060:4060))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT ena (5908:5908:5908) (5995:5995:5995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT d[0] (5908:5908:5908) (5995:5995:5995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3336:3336:3336))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT ena (6557:6557:6557) (6661:6661:6661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (5847:5847:5847))
        (PORT d[1] (4758:4758:4758) (4707:4707:4707))
        (PORT d[2] (4158:4158:4158) (4108:4108:4108))
        (PORT d[3] (8552:8552:8552) (8218:8218:8218))
        (PORT d[4] (5367:5367:5367) (5297:5297:5297))
        (PORT d[5] (6934:6934:6934) (6883:6883:6883))
        (PORT d[6] (3991:3991:3991) (3905:3905:3905))
        (PORT d[7] (5165:5165:5165) (4891:4891:4891))
        (PORT d[8] (4814:4814:4814) (4804:4804:4804))
        (PORT d[9] (5077:5077:5077) (4895:4895:4895))
        (PORT d[10] (4804:4804:4804) (4536:4536:4536))
        (PORT d[11] (3566:3566:3566) (3552:3552:3552))
        (PORT d[12] (2305:2305:2305) (2155:2155:2155))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT ena (6553:6553:6553) (6658:6658:6658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3709:3709:3709))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT ena (6553:6553:6553) (6658:6658:6658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8288:8288:8288) (8076:8076:8076))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT ena (6553:6553:6553) (6658:6658:6658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4708:4708:4708))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT ena (6557:6557:6557) (6661:6661:6661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (6557:6557:6557) (6661:6661:6661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2743:2743:2743))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT ena (6265:6265:6265) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5228:5228:5228))
        (PORT d[1] (5157:5157:5157) (5125:5125:5125))
        (PORT d[2] (4055:4055:4055) (3987:3987:3987))
        (PORT d[3] (7865:7865:7865) (7548:7548:7548))
        (PORT d[4] (4691:4691:4691) (4638:4638:4638))
        (PORT d[5] (6290:6290:6290) (6262:6262:6262))
        (PORT d[6] (3328:3328:3328) (3264:3264:3264))
        (PORT d[7] (4170:4170:4170) (3918:3918:3918))
        (PORT d[8] (4188:4188:4188) (4194:4194:4194))
        (PORT d[9] (4142:4142:4142) (3990:3990:3990))
        (PORT d[10] (4161:4161:4161) (3915:3915:3915))
        (PORT d[11] (3232:3232:3232) (3228:3228:3228))
        (PORT d[12] (3595:3595:3595) (3389:3389:3389))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
        (PORT ena (6261:6261:6261) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3766:3766:3766))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
        (PORT ena (6261:6261:6261) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7638:7638:7638) (7445:7445:7445))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
        (PORT ena (6261:6261:6261) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4059:4059:4059))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT ena (6265:6265:6265) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT d[0] (6265:6265:6265) (6360:6360:6360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (983:983:983))
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (PORT ena (5064:5064:5064) (5196:5196:5196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2147:2147:2147))
        (PORT d[1] (2301:2301:2301) (2200:2200:2200))
        (PORT d[2] (1278:1278:1278) (1212:1212:1212))
        (PORT d[3] (1589:1589:1589) (1503:1503:1503))
        (PORT d[4] (5039:5039:5039) (4950:4950:4950))
        (PORT d[5] (7195:7195:7195) (7110:7110:7110))
        (PORT d[6] (3363:3363:3363) (3294:3294:3294))
        (PORT d[7] (1187:1187:1187) (1115:1115:1115))
        (PORT d[8] (1874:1874:1874) (1745:1745:1745))
        (PORT d[9] (4545:4545:4545) (4350:4350:4350))
        (PORT d[10] (4392:4392:4392) (4189:4189:4189))
        (PORT d[11] (4504:4504:4504) (4461:4461:4461))
        (PORT d[12] (1250:1250:1250) (1180:1180:1180))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT ena (5060:5060:5060) (5193:5193:5193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2879:2879:2879))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT ena (5060:5060:5060) (5193:5193:5193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2032:2032:2032))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT ena (5060:5060:5060) (5193:5193:5193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (4645:4645:4645))
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (PORT ena (5064:5064:5064) (5196:5196:5196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (PORT d[0] (5064:5064:5064) (5196:5196:5196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1530:1530:1530))
        (PORT datab (2528:2528:2528) (2439:2439:2439))
        (PORT datac (1243:1243:1243) (1162:1162:1162))
        (PORT datad (3513:3513:3513) (3331:3331:3331))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3571:3571:3571) (3382:3382:3382))
        (PORT datab (2688:2688:2688) (2508:2508:2508))
        (PORT datac (1820:1820:1820) (1686:1686:1686))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2463:2463:2463) (2371:2371:2371))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1524:1524:1524) (1470:1470:1470))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1703:1703:1703) (1668:1668:1668))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[6\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (963:963:963))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datad (938:938:938) (889:889:889))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (677:677:677))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (PORT ena (1404:1404:1404) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (766:766:766))
        (PORT datab (1502:1502:1502) (1469:1469:1469))
        (PORT datac (652:652:652) (645:645:645))
        (PORT datad (1403:1403:1403) (1399:1399:1399))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (487:487:487))
        (PORT datab (634:634:634) (580:580:580))
        (PORT datac (1456:1456:1456) (1364:1364:1364))
        (PORT datad (384:384:384) (365:365:365))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1582:1582:1582) (1531:1531:1531))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1046:1046:1046))
        (PORT datab (694:694:694) (647:647:647))
        (PORT datad (626:626:626) (574:574:574))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1246:1246:1246))
        (PORT datab (339:339:339) (431:431:431))
        (PORT datac (284:284:284) (371:371:371))
        (PORT datad (972:972:972) (953:953:953))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (979:979:979))
        (PORT datab (995:995:995) (948:948:948))
        (PORT datad (1430:1430:1430) (1400:1400:1400))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|always0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (972:972:972))
        (PORT datab (1272:1272:1272) (1183:1183:1183))
        (PORT datac (247:247:247) (325:325:325))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1383:1383:1383) (1369:1369:1369))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1447:1447:1447))
        (PORT datab (1505:1505:1505) (1473:1473:1473))
        (PORT datad (404:404:404) (432:432:432))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2231:2231:2231))
        (PORT datab (496:496:496) (485:485:485))
        (PORT datac (443:443:443) (467:467:467))
        (PORT datad (1218:1218:1218) (1245:1245:1245))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (401:401:401))
        (PORT datac (376:376:376) (355:355:355))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT ena (2083:2083:2083) (1938:1938:1938))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1057:1057:1057))
        (PORT datab (956:956:956) (931:931:931))
        (PORT datac (1856:1856:1856) (1774:1774:1774))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (645:645:645))
        (PORT datab (1774:1774:1774) (1657:1657:1657))
        (PORT datac (1201:1201:1201) (1140:1140:1140))
        (PORT datad (1004:1004:1004) (991:991:991))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1304:1304:1304))
        (PORT datab (771:771:771) (778:778:778))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (1109:1109:1109) (1121:1121:1121))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (650:650:650))
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (PORT datad (684:684:684) (647:647:647))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (794:794:794) (821:821:821))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2442:2442:2442) (2404:2404:2404))
        (PORT sload (1870:1870:1870) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1313:1313:1313))
        (PORT datab (1530:1530:1530) (1452:1452:1452))
        (PORT datac (2396:2396:2396) (2422:2422:2422))
        (PORT datad (901:901:901) (878:878:878))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3107:3107:3107))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (PORT ena (6131:6131:6131) (6264:6264:6264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (4801:4801:4801))
        (PORT d[1] (6574:6574:6574) (6408:6408:6408))
        (PORT d[2] (6001:6001:6001) (5869:5869:5869))
        (PORT d[3] (6284:6284:6284) (5994:5994:5994))
        (PORT d[4] (7307:7307:7307) (6842:6842:6842))
        (PORT d[5] (6308:6308:6308) (6207:6207:6207))
        (PORT d[6] (7141:7141:7141) (6665:6665:6665))
        (PORT d[7] (6808:6808:6808) (6717:6717:6717))
        (PORT d[8] (7763:7763:7763) (7322:7322:7322))
        (PORT d[9] (6421:6421:6421) (6233:6233:6233))
        (PORT d[10] (7228:7228:7228) (6878:6878:6878))
        (PORT d[11] (5963:5963:5963) (5944:5944:5944))
        (PORT d[12] (8067:8067:8067) (7600:7600:7600))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
        (PORT ena (6127:6127:6127) (6261:6261:6261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4511:4511:4511))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
        (PORT ena (6127:6127:6127) (6261:6261:6261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8278:8278:8278) (8064:8064:8064))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
        (PORT ena (6127:6127:6127) (6261:6261:6261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3641:3641:3641))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (PORT ena (6131:6131:6131) (6264:6264:6264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (PORT d[0] (6131:6131:6131) (6264:6264:6264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1542:1542:1542))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT ena (5128:5128:5128) (5313:5313:5313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4122:4122:4122))
        (PORT d[1] (3883:3883:3883) (3715:3715:3715))
        (PORT d[2] (1658:1658:1658) (1597:1597:1597))
        (PORT d[3] (3400:3400:3400) (3234:3234:3234))
        (PORT d[4] (2252:2252:2252) (2135:2135:2135))
        (PORT d[5] (4359:4359:4359) (4163:4163:4163))
        (PORT d[6] (4467:4467:4467) (4280:4280:4280))
        (PORT d[7] (2525:2525:2525) (2409:2409:2409))
        (PORT d[8] (1643:1643:1643) (1560:1560:1560))
        (PORT d[9] (3049:3049:3049) (2901:2901:2901))
        (PORT d[10] (4685:4685:4685) (4478:4478:4478))
        (PORT d[11] (3488:3488:3488) (3472:3472:3472))
        (PORT d[12] (4665:4665:4665) (4432:4432:4432))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (PORT ena (5124:5124:5124) (5310:5310:5310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (3833:3833:3833))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (PORT ena (5124:5124:5124) (5310:5310:5310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8280:8280:8280) (8045:8045:8045))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (PORT ena (5124:5124:5124) (5310:5310:5310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3214:3214:3214))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT ena (5128:5128:5128) (5313:5313:5313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT d[0] (5128:5128:5128) (5313:5313:5313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4153:4153:4153))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT ena (4422:4422:4422) (4655:4655:4655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4792:4792:4792) (4730:4730:4730))
        (PORT d[1] (4282:4282:4282) (4181:4181:4181))
        (PORT d[2] (3658:3658:3658) (3573:3573:3573))
        (PORT d[3] (4653:4653:4653) (4352:4352:4352))
        (PORT d[4] (4140:4140:4140) (3896:3896:3896))
        (PORT d[5] (5792:5792:5792) (5744:5744:5744))
        (PORT d[6] (4415:4415:4415) (4157:4157:4157))
        (PORT d[7] (5312:5312:5312) (5215:5215:5215))
        (PORT d[8] (4293:4293:4293) (4067:4067:4067))
        (PORT d[9] (5155:5155:5155) (5016:5016:5016))
        (PORT d[10] (4979:4979:4979) (4686:4686:4686))
        (PORT d[11] (4053:4053:4053) (4134:4134:4134))
        (PORT d[12] (4595:4595:4595) (4365:4365:4365))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (4418:4418:4418) (4652:4652:4652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3671:3671:3671))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (4418:4418:4418) (4652:4652:4652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7413:7413:7413) (7236:7236:7236))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT ena (4418:4418:4418) (4652:4652:4652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3162:3162:3162))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT ena (4422:4422:4422) (4655:4655:4655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT d[0] (4422:4422:4422) (4655:4655:4655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2394:2394:2394))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT ena (5764:5764:5764) (6034:6034:6034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4102:4102:4102))
        (PORT d[1] (4751:4751:4751) (4669:4669:4669))
        (PORT d[2] (5082:5082:5082) (4973:4973:4973))
        (PORT d[3] (6675:6675:6675) (6337:6337:6337))
        (PORT d[4] (6114:6114:6114) (5814:5814:5814))
        (PORT d[5] (5696:5696:5696) (5622:5622:5622))
        (PORT d[6] (5514:5514:5514) (5231:5231:5231))
        (PORT d[7] (7513:7513:7513) (7325:7325:7325))
        (PORT d[8] (5587:5587:5587) (5323:5323:5323))
        (PORT d[9] (5320:5320:5320) (5193:5193:5193))
        (PORT d[10] (7035:7035:7035) (6700:6700:6700))
        (PORT d[11] (6027:6027:6027) (6034:6034:6034))
        (PORT d[12] (3256:3256:3256) (3072:3072:3072))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (5760:5760:5760) (6031:6031:6031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3588:3588:3588))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (5760:5760:5760) (6031:6031:6031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9046:9046:9046) (8830:8830:8830))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (5760:5760:5760) (6031:6031:6031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3983:3983:3983))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT ena (5764:5764:5764) (6034:6034:6034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT d[0] (5764:5764:5764) (6034:6034:6034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4411:4411:4411) (4386:4386:4386))
        (PORT datab (3226:3226:3226) (3049:3049:3049))
        (PORT datac (2198:2198:2198) (2096:2096:2096))
        (PORT datad (653:653:653) (615:615:615))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3080:3080:3080) (3040:3040:3040))
        (PORT datab (982:982:982) (907:907:907))
        (PORT datac (2747:2747:2747) (2628:2628:2628))
        (PORT datad (803:803:803) (719:719:719))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (1366:1366:1366) (1313:1313:1313))
        (PORT datac (1082:1082:1082) (978:978:978))
        (PORT datad (1973:1973:1973) (1933:1933:1933))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (712:712:712))
        (PORT datab (713:713:713) (673:673:673))
        (PORT datac (1147:1147:1147) (1169:1169:1169))
        (PORT datad (1391:1391:1391) (1367:1367:1367))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (1276:1276:1276) (1251:1251:1251))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1312:1312:1312))
        (PORT datac (1165:1165:1165) (1061:1061:1061))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1308:1308:1308))
        (PORT datab (447:447:447) (486:486:486))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (1290:1290:1290) (1264:1264:1264))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (691:691:691))
        (PORT datab (425:425:425) (420:420:420))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1007:1007:1007) (996:996:996))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1005:1005:1005))
        (PORT datab (1571:1571:1571) (1497:1497:1497))
        (PORT datad (1247:1247:1247) (1223:1223:1223))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (1355:1355:1355) (1336:1336:1336))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (1586:1586:1586) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_h_register\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (980:980:980) (963:963:963))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (778:778:778))
        (PORT datab (771:771:771) (754:754:754))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (397:397:397))
        (PORT datab (967:967:967) (936:936:936))
        (PORT datac (1457:1457:1457) (1365:1365:1365))
        (PORT datad (667:667:667) (631:631:631))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1893:1893:1893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (767:767:767) (799:799:799))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (720:720:720))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1443:1443:1443))
        (PORT datab (1504:1504:1504) (1471:1471:1471))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (804:804:804))
        (PORT datab (992:992:992) (1037:1037:1037))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (646:646:646))
        (PORT datab (445:445:445) (479:479:479))
        (PORT datac (458:458:458) (455:455:455))
        (PORT datad (915:915:915) (858:858:858))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT ena (2083:2083:2083) (1938:1938:1938))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1054:1054:1054))
        (PORT datab (1888:1888:1888) (1803:1803:1803))
        (PORT datac (1293:1293:1293) (1258:1258:1258))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (637:637:637))
        (PORT datab (980:980:980) (902:902:902))
        (PORT datad (963:963:963) (904:904:904))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (904:904:904))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2199:2199:2199))
        (PORT datab (1078:1078:1078) (1038:1038:1038))
        (PORT datac (1040:1040:1040) (1028:1028:1028))
        (PORT datad (1637:1637:1637) (1618:1618:1618))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2035:2035:2035) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (952:952:952))
        (PORT datac (1096:1096:1096) (1129:1129:1129))
        (PORT datad (704:704:704) (714:714:714))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1283:1283:1283))
        (PORT datab (668:668:668) (605:605:605))
        (PORT datac (1647:1647:1647) (1637:1637:1637))
        (PORT datad (663:663:663) (666:666:666))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1058:1058:1058) (1050:1050:1050))
        (PORT datad (1338:1338:1338) (1329:1329:1329))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1134:1134:1134))
        (PORT datac (966:966:966) (959:959:959))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (832:832:832))
        (PORT datab (793:793:793) (811:811:811))
        (PORT datac (291:291:291) (378:378:378))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (875:875:875))
        (PORT datab (1107:1107:1107) (1113:1113:1113))
        (PORT datad (591:591:591) (536:536:536))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1065:1065:1065) (1087:1087:1087))
        (PORT sload (2104:2104:2104) (2042:2042:2042))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (945:945:945))
        (PORT datab (755:755:755) (741:741:741))
        (PORT datac (928:928:928) (924:924:924))
        (PORT datad (737:737:737) (746:746:746))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (581:581:581) (532:532:532))
        (PORT datad (747:747:747) (732:732:732))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (968:968:968))
        (PORT datab (379:379:379) (371:371:371))
        (PORT datac (670:670:670) (642:642:642))
        (PORT datad (996:996:996) (988:988:988))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (707:707:707) (716:716:716))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1290:1290:1290))
        (PORT datab (1686:1686:1686) (1673:1673:1673))
        (PORT datac (624:624:624) (621:621:621))
        (PORT datad (1033:1033:1033) (918:918:918))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (680:680:680))
        (PORT datad (1290:1290:1290) (1278:1278:1278))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (787:787:787))
        (PORT datab (1069:1069:1069) (1068:1068:1068))
        (PORT datad (957:957:957) (934:934:934))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1366:1366:1366))
        (PORT datab (333:333:333) (396:396:396))
        (PORT datac (1545:1545:1545) (1467:1467:1467))
        (PORT datad (1710:1710:1710) (1700:1700:1700))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1313:1313:1313) (1296:1296:1296))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3587:3587:3587))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT ena (6229:6229:6229) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5065:5065:5065))
        (PORT d[1] (8059:8059:8059) (7471:7471:7471))
        (PORT d[2] (2152:2152:2152) (2154:2154:2154))
        (PORT d[3] (6538:6538:6538) (6179:6179:6179))
        (PORT d[4] (6334:6334:6334) (6007:6007:6007))
        (PORT d[5] (6980:6980:6980) (6846:6846:6846))
        (PORT d[6] (6268:6268:6268) (5952:5952:5952))
        (PORT d[7] (5108:5108:5108) (5017:5017:5017))
        (PORT d[8] (2227:2227:2227) (2166:2166:2166))
        (PORT d[9] (5724:5724:5724) (5550:5550:5550))
        (PORT d[10] (6496:6496:6496) (6174:6174:6174))
        (PORT d[11] (4990:4990:4990) (4911:4911:4911))
        (PORT d[12] (6880:6880:6880) (6419:6419:6419))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
        (PORT ena (6225:6225:6225) (6324:6324:6324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (3824:3824:3824))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
        (PORT ena (6225:6225:6225) (6324:6324:6324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4489:4489:4489))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
        (PORT ena (6225:6225:6225) (6324:6324:6324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3749:3749:3749))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT ena (6229:6229:6229) (6327:6327:6327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT d[0] (6229:6229:6229) (6327:6327:6327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5318:5318:5318) (5151:5151:5151))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT ena (5995:5995:5995) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4920:4920:4920))
        (PORT d[1] (6789:6789:6789) (6754:6754:6754))
        (PORT d[2] (3298:3298:3298) (3333:3333:3333))
        (PORT d[3] (3625:3625:3625) (3412:3412:3412))
        (PORT d[4] (4473:4473:4473) (4393:4393:4393))
        (PORT d[5] (5694:5694:5694) (5688:5688:5688))
        (PORT d[6] (3112:3112:3112) (3130:3130:3130))
        (PORT d[7] (3405:3405:3405) (3247:3247:3247))
        (PORT d[8] (3372:3372:3372) (3354:3354:3354))
        (PORT d[9] (3384:3384:3384) (3229:3229:3229))
        (PORT d[10] (2473:2473:2473) (2364:2364:2364))
        (PORT d[11] (3636:3636:3636) (3565:3565:3565))
        (PORT d[12] (3149:3149:3149) (2993:2993:2993))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT ena (5991:5991:5991) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5637:5637:5637) (5437:5437:5437))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT ena (5991:5991:5991) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6015:6015:6015) (5857:5857:5857))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT ena (5991:5991:5991) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4277:4277:4277))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT ena (5995:5995:5995) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT d[0] (5995:5995:5995) (6075:6075:6075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3786:3786:3786) (3573:3573:3573))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT ena (6222:6222:6222) (6321:6321:6321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5454:5454:5454) (5371:5371:5371))
        (PORT d[1] (8352:8352:8352) (7748:7748:7748))
        (PORT d[2] (2186:2186:2186) (2214:2214:2214))
        (PORT d[3] (7127:7127:7127) (6737:6737:6737))
        (PORT d[4] (6366:6366:6366) (6039:6039:6039))
        (PORT d[5] (6988:6988:6988) (6855:6855:6855))
        (PORT d[6] (6275:6275:6275) (5960:5960:5960))
        (PORT d[7] (5410:5410:5410) (5303:5303:5303))
        (PORT d[8] (2603:2603:2603) (2516:2516:2516))
        (PORT d[9] (6073:6073:6073) (5884:5884:5884))
        (PORT d[10] (6480:6480:6480) (6150:6150:6150))
        (PORT d[11] (2837:2837:2837) (2842:2842:2842))
        (PORT d[12] (7235:7235:7235) (6758:6758:6758))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (6218:6218:6218) (6318:6318:6318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (3858:3858:3858))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (6218:6218:6218) (6318:6318:6318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5087:5087:5087) (4808:4808:4808))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT ena (6218:6218:6218) (6318:6318:6318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (3757:3757:3757))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT ena (6222:6222:6222) (6321:6321:6321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (6222:6222:6222) (6321:6321:6321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (763:763:763))
        (PORT datab (1960:1960:1960) (1870:1870:1870))
        (PORT datac (708:708:708) (710:710:710))
        (PORT datad (2716:2716:2716) (2503:2503:2503))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5292:5292:5292) (5126:5126:5126))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT ena (5975:5975:5975) (6059:6059:6059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4919:4919:4919) (4928:4928:4928))
        (PORT d[1] (6501:6501:6501) (6478:6478:6478))
        (PORT d[2] (3298:3298:3298) (3336:3336:3336))
        (PORT d[3] (3916:3916:3916) (3683:3683:3683))
        (PORT d[4] (4447:4447:4447) (4366:4366:4366))
        (PORT d[5] (5660:5660:5660) (5655:5655:5655))
        (PORT d[6] (3091:3091:3091) (3106:3106:3106))
        (PORT d[7] (3396:3396:3396) (3237:3237:3237))
        (PORT d[8] (3372:3372:3372) (3353:3353:3353))
        (PORT d[9] (3068:3068:3068) (2926:2926:2926))
        (PORT d[10] (2505:2505:2505) (2373:2373:2373))
        (PORT d[11] (3345:3345:3345) (3286:3286:3286))
        (PORT d[12] (2491:2491:2491) (2363:2363:2363))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT ena (5971:5971:5971) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6704:6704:6704) (6469:6469:6469))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT ena (5971:5971:5971) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6040:6040:6040) (5882:5882:5882))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT ena (5971:5971:5971) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4307:4307:4307))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT ena (5975:5975:5975) (6059:6059:6059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (5975:5975:5975) (6059:6059:6059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (745:745:745))
        (PORT datab (3467:3467:3467) (3181:3181:3181))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (2460:2460:2460) (2311:2311:2311))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (741:741:741))
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (470:470:470) (501:501:501))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (962:962:962))
        (PORT datab (958:958:958) (895:895:895))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1304:1304:1304) (1341:1341:1341))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1441:1441:1441))
        (PORT datab (1503:1503:1503) (1470:1470:1470))
        (PORT datad (257:257:257) (319:319:319))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (1038:1038:1038))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (662:662:662))
        (PORT datab (496:496:496) (485:485:485))
        (PORT datac (982:982:982) (919:919:919))
        (PORT datad (670:670:670) (659:659:659))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT ena (2083:2083:2083) (1938:1938:1938))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (457:457:457))
        (PORT datab (734:734:734) (756:756:756))
        (PORT datac (994:994:994) (992:992:992))
        (PORT datad (1881:1881:1881) (1799:1799:1799))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (941:941:941))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datad (1584:1584:1584) (1490:1490:1490))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1772:1772:1772) (1746:1746:1746))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT sload (855:855:855) (920:920:920))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2019:2019:2019) (2045:2045:2045))
        (PORT datad (1220:1220:1220) (1173:1173:1173))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (2988:2988:2988))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT ena (4464:4464:4464) (4690:4690:4690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3773:3773:3773))
        (PORT d[1] (4608:4608:4608) (4496:4496:4496))
        (PORT d[2] (3728:3728:3728) (3652:3652:3652))
        (PORT d[3] (4945:4945:4945) (4644:4644:4644))
        (PORT d[4] (4845:4845:4845) (4587:4587:4587))
        (PORT d[5] (6149:6149:6149) (6094:6094:6094))
        (PORT d[6] (4171:4171:4171) (3931:3931:3931))
        (PORT d[7] (6159:6159:6159) (6013:6013:6013))
        (PORT d[8] (4816:4816:4816) (4544:4544:4544))
        (PORT d[9] (3950:3950:3950) (3854:3854:3854))
        (PORT d[10] (5332:5332:5332) (5035:5035:5035))
        (PORT d[11] (4380:4380:4380) (4447:4447:4447))
        (PORT d[12] (4612:4612:4612) (4378:4378:4378))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (4460:4460:4460) (4687:4687:4687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (4957:4957:4957))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (4460:4460:4460) (4687:4687:4687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7728:7728:7728) (7555:7555:7555))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (4460:4460:4460) (4687:4687:4687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3089:3089:3089))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT ena (4464:4464:4464) (4690:4690:4690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT d[0] (4464:4464:4464) (4690:4690:4690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3302:3302:3302))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (4745:4745:4745) (4984:4984:4984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4407:4407:4407))
        (PORT d[1] (5564:5564:5564) (5384:5384:5384))
        (PORT d[2] (4074:4074:4074) (3988:3988:3988))
        (PORT d[3] (5301:5301:5301) (4998:4998:4998))
        (PORT d[4] (4801:4801:4801) (4542:4542:4542))
        (PORT d[5] (6420:6420:6420) (6348:6348:6348))
        (PORT d[6] (4510:4510:4510) (4252:4252:4252))
        (PORT d[7] (6167:6167:6167) (6021:6021:6021))
        (PORT d[8] (4623:4623:4623) (4380:4380:4380))
        (PORT d[9] (4291:4291:4291) (4194:4194:4194))
        (PORT d[10] (5680:5680:5680) (5376:5376:5376))
        (PORT d[11] (4725:4725:4725) (4788:4788:4788))
        (PORT d[12] (4590:4590:4590) (4356:4356:4356))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (4741:4741:4741) (4981:4981:4981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7170:7170:7170) (6740:6740:6740))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (4741:4741:4741) (4981:4981:4981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7731:7731:7731) (7565:7565:7565))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT ena (4741:4741:4741) (4981:4981:4981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3319:3319:3319))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (4745:4745:4745) (4984:4984:4984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT d[0] (4745:4745:4745) (4984:4984:4984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4052:4052:4052) (4011:4011:4011))
        (PORT datab (680:680:680) (639:639:639))
        (PORT datac (3784:3784:3784) (3575:3575:3575))
        (PORT datad (992:992:992) (936:936:936))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3367:3367:3367))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT ena (6542:6542:6542) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5589:5589:5589) (5576:5576:5576))
        (PORT d[1] (4663:4663:4663) (4340:4340:4340))
        (PORT d[2] (4032:4032:4032) (3978:3978:3978))
        (PORT d[3] (4319:4319:4319) (4031:4031:4031))
        (PORT d[4] (5513:5513:5513) (5284:5284:5284))
        (PORT d[5] (5542:5542:5542) (5404:5404:5404))
        (PORT d[6] (6232:6232:6232) (6013:6013:6013))
        (PORT d[7] (3394:3394:3394) (3325:3325:3325))
        (PORT d[8] (5075:5075:5075) (5010:5010:5010))
        (PORT d[9] (6885:6885:6885) (6669:6669:6669))
        (PORT d[10] (3824:3824:3824) (3610:3610:3610))
        (PORT d[11] (3932:3932:3932) (3992:3992:3992))
        (PORT d[12] (3914:3914:3914) (3689:3689:3689))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT ena (6538:6538:6538) (6670:6670:6670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3703:3703:3703))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT ena (6538:6538:6538) (6670:6670:6670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6175:6175:6175) (5948:5948:5948))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT ena (6538:6538:6538) (6670:6670:6670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2883:2883:2883))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT ena (6542:6542:6542) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT d[0] (6542:6542:6542) (6673:6673:6673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3650:3650:3650))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (PORT ena (6621:6621:6621) (6737:6737:6737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5311:5311:5311) (5320:5320:5320))
        (PORT d[1] (4328:4328:4328) (4036:4036:4036))
        (PORT d[2] (4118:4118:4118) (4079:4079:4079))
        (PORT d[3] (3424:3424:3424) (3196:3196:3196))
        (PORT d[4] (5514:5514:5514) (5284:5284:5284))
        (PORT d[5] (5536:5536:5536) (5398:5398:5398))
        (PORT d[6] (3753:3753:3753) (3511:3511:3511))
        (PORT d[7] (3413:3413:3413) (3342:3342:3342))
        (PORT d[8] (5051:5051:5051) (4986:4986:4986))
        (PORT d[9] (6918:6918:6918) (6695:6695:6695))
        (PORT d[10] (3547:3547:3547) (3350:3350:3350))
        (PORT d[11] (3921:3921:3921) (3989:3989:3989))
        (PORT d[12] (3586:3586:3586) (3374:3374:3374))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
        (PORT ena (6617:6617:6617) (6734:6734:6734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3483:3483:3483))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
        (PORT ena (6617:6617:6617) (6734:6734:6734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5210:5210:5210) (5000:5000:5000))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
        (PORT ena (6617:6617:6617) (6734:6734:6734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2884:2884:2884))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (PORT ena (6621:6621:6621) (6737:6737:6737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (PORT d[0] (6621:6621:6621) (6737:6737:6737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1541:1541:1541))
        (PORT datab (2286:2286:2286) (2252:2252:2252))
        (PORT datac (2022:2022:2022) (1907:1907:1907))
        (PORT datad (1864:1864:1864) (1680:1680:1680))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1559:1559:1559))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT ena (8319:8319:8319) (8440:8440:8440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2406:2406:2406))
        (PORT d[1] (2639:2639:2639) (2530:2530:2530))
        (PORT d[2] (1611:1611:1611) (1529:1529:1529))
        (PORT d[3] (4392:4392:4392) (4201:4201:4201))
        (PORT d[4] (4959:4959:4959) (4862:4862:4862))
        (PORT d[5] (7243:7243:7243) (7165:7165:7165))
        (PORT d[6] (3324:3324:3324) (3257:3257:3257))
        (PORT d[7] (4145:4145:4145) (3973:3973:3973))
        (PORT d[8] (4796:4796:4796) (4759:4759:4759))
        (PORT d[9] (4505:4505:4505) (4311:4311:4311))
        (PORT d[10] (4061:4061:4061) (3871:3871:3871))
        (PORT d[11] (4184:4184:4184) (4160:4160:4160))
        (PORT d[12] (1291:1291:1291) (1221:1221:1221))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT ena (8315:8315:8315) (8437:8437:8437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3537:3537:3537))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT ena (8315:8315:8315) (8437:8437:8437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2353:2353:2353))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT ena (8315:8315:8315) (8437:8437:8437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2143:2143:2143))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT ena (8319:8319:8319) (8440:8440:8440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (8319:8319:8319) (8440:8440:8440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4988:4988:4988) (4678:4678:4678))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT ena (7759:7759:7759) (7924:7924:7924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5157:5157:5157))
        (PORT d[1] (7317:7317:7317) (7182:7182:7182))
        (PORT d[2] (2554:2554:2554) (2558:2558:2558))
        (PORT d[3] (5092:5092:5092) (4895:4895:4895))
        (PORT d[4] (6743:6743:6743) (6514:6514:6514))
        (PORT d[5] (5189:5189:5189) (5149:5149:5149))
        (PORT d[6] (4188:4188:4188) (4106:4106:4106))
        (PORT d[7] (5719:5719:5719) (5397:5397:5397))
        (PORT d[8] (2858:2858:2858) (2769:2769:2769))
        (PORT d[9] (5441:5441:5441) (5311:5311:5311))
        (PORT d[10] (5101:5101:5101) (4938:4938:4938))
        (PORT d[11] (2495:2495:2495) (2490:2490:2490))
        (PORT d[12] (4845:4845:4845) (4689:4689:4689))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (7755:7755:7755) (7921:7921:7921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4622:4622:4622))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (7755:7755:7755) (7921:7921:7921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2282:2282:2282))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (7755:7755:7755) (7921:7921:7921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2299:2299:2299))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT ena (7759:7759:7759) (7924:7924:7924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (7759:7759:7759) (7924:7924:7924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4303:4303:4303))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT ena (7208:7208:7208) (7357:7357:7357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3446:3446:3446))
        (PORT d[1] (5944:5944:5944) (5582:5582:5582))
        (PORT d[2] (4721:4721:4721) (4653:4653:4653))
        (PORT d[3] (5333:5333:5333) (5033:5033:5033))
        (PORT d[4] (6464:6464:6464) (6201:6201:6201))
        (PORT d[5] (5061:5061:5061) (5000:5000:5000))
        (PORT d[6] (4762:4762:4762) (4485:4485:4485))
        (PORT d[7] (4015:4015:4015) (3923:3923:3923))
        (PORT d[8] (5679:5679:5679) (5596:5596:5596))
        (PORT d[9] (4967:4967:4967) (4793:4793:4793))
        (PORT d[10] (4493:4493:4493) (4261:4261:4261))
        (PORT d[11] (4898:4898:4898) (4928:4928:4928))
        (PORT d[12] (4628:4628:4628) (4386:4386:4386))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (7204:7204:7204) (7354:7354:7354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3303:3303:3303))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (7204:7204:7204) (7354:7354:7354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7489:7489:7489) (7217:7217:7217))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT ena (7204:7204:7204) (7354:7354:7354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3527:3527:3527))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT ena (7208:7208:7208) (7357:7357:7357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT d[0] (7208:7208:7208) (7357:7357:7357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4317:4317:4317))
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (PORT ena (7586:7586:7586) (7734:7734:7734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3447:3447:3447))
        (PORT d[1] (6268:6268:6268) (5892:5892:5892))
        (PORT d[2] (1907:1907:1907) (1912:1912:1912))
        (PORT d[3] (5339:5339:5339) (5034:5034:5034))
        (PORT d[4] (6513:6513:6513) (6252:6252:6252))
        (PORT d[5] (5396:5396:5396) (5328:5328:5328))
        (PORT d[6] (4768:4768:4768) (4503:4503:4503))
        (PORT d[7] (4339:4339:4339) (4234:4234:4234))
        (PORT d[8] (6055:6055:6055) (5973:5973:5973))
        (PORT d[9] (4725:4725:4725) (4562:4562:4562))
        (PORT d[10] (4501:4501:4501) (4269:4269:4269))
        (PORT d[11] (4887:4887:4887) (4920:4920:4920))
        (PORT d[12] (4618:4618:4618) (4377:4377:4377))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (7582:7582:7582) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6664:6664:6664) (6544:6544:6544))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (7582:7582:7582) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5488:5488:5488) (5256:5256:5256))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (7582:7582:7582) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3793:3793:3793))
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (PORT ena (7586:7586:7586) (7734:7734:7734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (PORT d[0] (7586:7586:7586) (7734:7734:7734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3832:3832:3832) (3852:3852:3852))
        (PORT datab (944:944:944) (864:864:864))
        (PORT datac (2437:2437:2437) (2340:2340:2340))
        (PORT datad (701:701:701) (660:660:660))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2287:2287:2287))
        (PORT datab (1812:1812:1812) (1730:1730:1730))
        (PORT datac (975:975:975) (931:931:931))
        (PORT datad (993:993:993) (951:951:951))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1589:1589:1589))
        (PORT datac (1818:1818:1818) (1649:1649:1649))
        (PORT datad (1339:1339:1339) (1315:1315:1315))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[29\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (697:697:697) (645:645:645))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (421:421:421) (419:419:419))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (PORT ena (1902:1902:1902) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (728:728:728))
        (PORT datab (1635:1635:1635) (1572:1572:1572))
        (PORT datad (1028:1028:1028) (971:971:971))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1530:1530:1530) (1449:1449:1449))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (PORT sload (1577:1577:1577) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1262:1262:1262))
        (PORT datab (758:758:758) (767:767:767))
        (PORT datac (1079:1079:1079) (1083:1083:1083))
        (PORT datad (921:921:921) (889:889:889))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (696:696:696))
        (PORT datab (1123:1123:1123) (1123:1123:1123))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (837:837:837) (859:859:859))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2442:2442:2442) (2404:2404:2404))
        (PORT sload (1870:1870:1870) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1315:1315:1315))
        (PORT datab (663:663:663) (660:660:660))
        (PORT datac (2395:2395:2395) (2421:2421:2421))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1324:1324:1324))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT ena (5110:5110:5110) (5295:5295:5295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1509:1509:1509))
        (PORT d[1] (4203:4203:4203) (4025:4025:4025))
        (PORT d[2] (1621:1621:1621) (1565:1565:1565))
        (PORT d[3] (1605:1605:1605) (1523:1523:1523))
        (PORT d[4] (1986:1986:1986) (1899:1899:1899))
        (PORT d[5] (4468:4468:4468) (4277:4277:4277))
        (PORT d[6] (4500:4500:4500) (4313:4313:4313))
        (PORT d[7] (2857:2857:2857) (2738:2738:2738))
        (PORT d[8] (1290:1290:1290) (1217:1217:1217))
        (PORT d[9] (2826:2826:2826) (2695:2695:2695))
        (PORT d[10] (1586:1586:1586) (1506:1506:1506))
        (PORT d[11] (3485:3485:3485) (3473:3473:3473))
        (PORT d[12] (4639:4639:4639) (4409:4409:4409))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT ena (5106:5106:5106) (5292:5292:5292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2290:2290:2290))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT ena (5106:5106:5106) (5292:5292:5292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8631:8631:8631) (8386:8386:8386))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT ena (5106:5106:5106) (5292:5292:5292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3525:3525:3525))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT ena (5110:5110:5110) (5295:5295:5295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT d[0] (5110:5110:5110) (5295:5295:5295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1647:1647:1647))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (4712:4712:4712) (4896:4896:4896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3820:3820:3820))
        (PORT d[1] (3572:3572:3572) (3421:3421:3421))
        (PORT d[2] (1993:1993:1993) (1922:1922:1922))
        (PORT d[3] (2765:2765:2765) (2618:2618:2618))
        (PORT d[4] (4180:4180:4180) (4004:4004:4004))
        (PORT d[5] (4043:4043:4043) (3859:3859:3859))
        (PORT d[6] (4162:4162:4162) (3994:3994:3994))
        (PORT d[7] (2166:2166:2166) (2058:2058:2058))
        (PORT d[8] (1980:1980:1980) (1886:1886:1886))
        (PORT d[9] (2130:2130:2130) (2022:2022:2022))
        (PORT d[10] (4323:4323:4323) (4132:4132:4132))
        (PORT d[11] (3235:3235:3235) (3230:3230:3230))
        (PORT d[12] (4351:4351:4351) (4134:4134:4134))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (4708:4708:4708) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3296:3296:3296))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (4708:4708:4708) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7967:7967:7967) (7747:7747:7747))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (4708:4708:4708) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2899:2899:2899))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (4712:4712:4712) (4896:4896:4896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (4712:4712:4712) (4896:4896:4896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2288:2288:2288))
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (PORT ena (3581:3581:3581) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3328:3328:3328))
        (PORT d[1] (4231:4231:4231) (3983:3983:3983))
        (PORT d[2] (5013:5013:5013) (4910:4910:4910))
        (PORT d[3] (2795:2795:2795) (2643:2643:2643))
        (PORT d[4] (3684:3684:3684) (3491:3491:3491))
        (PORT d[5] (5035:5035:5035) (4967:4967:4967))
        (PORT d[6] (3459:3459:3459) (3299:3299:3299))
        (PORT d[7] (3219:3219:3219) (3089:3089:3089))
        (PORT d[8] (2442:2442:2442) (2294:2294:2294))
        (PORT d[9] (4095:4095:4095) (3917:3917:3917))
        (PORT d[10] (3443:3443:3443) (3307:3307:3307))
        (PORT d[11] (3628:3628:3628) (3566:3566:3566))
        (PORT d[12] (3476:3476:3476) (3327:3327:3327))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT ena (3577:3577:3577) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2375:2375:2375))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT ena (3577:3577:3577) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5985:5985:5985) (5808:5808:5808))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (PORT ena (3577:3577:3577) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (2964:2964:2964))
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (PORT ena (3581:3581:3581) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (PORT d[0] (3581:3581:3581) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2793:2793:2793))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5114:5114:5114) (5361:5361:5361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3458:3458:3458))
        (PORT d[1] (4413:4413:4413) (4333:4333:4333))
        (PORT d[2] (4419:4419:4419) (4328:4328:4328))
        (PORT d[3] (5628:5628:5628) (5314:5314:5314))
        (PORT d[4] (5488:5488:5488) (5208:5208:5208))
        (PORT d[5] (5029:5029:5029) (4973:4973:4973))
        (PORT d[6] (4816:4816:4816) (4554:4554:4554))
        (PORT d[7] (6462:6462:6462) (6299:6299:6299))
        (PORT d[8] (4974:4974:4974) (4730:4730:4730))
        (PORT d[9] (4670:4670:4670) (4563:4563:4563))
        (PORT d[10] (6314:6314:6314) (5995:5995:5995))
        (PORT d[11] (5028:5028:5028) (5079:5079:5079))
        (PORT d[12] (3909:3909:3909) (3699:3699:3699))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT ena (5110:5110:5110) (5358:5358:5358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (2973:2973:2973))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT ena (5110:5110:5110) (5358:5358:5358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8381:8381:8381) (8178:8178:8178))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT ena (5110:5110:5110) (5358:5358:5358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4011:4011:4011))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5114:5114:5114) (5361:5361:5361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (5114:5114:5114) (5361:5361:5361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1410:1410:1410))
        (PORT datab (3343:3343:3343) (3295:3295:3295))
        (PORT datac (1426:1426:1426) (1423:1423:1423))
        (PORT datad (1911:1911:1911) (1839:1839:1839))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1119:1119:1119))
        (PORT datab (1586:1586:1586) (1480:1480:1480))
        (PORT datac (1426:1426:1426) (1423:1423:1423))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (2021:2021:2021) (1970:1970:1970))
        (PORT datac (1329:1329:1329) (1284:1284:1284))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (289:289:289))
        (PORT datad (432:432:432) (457:457:457))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (514:514:514))
        (PORT datab (430:430:430) (428:428:428))
        (PORT datac (947:947:947) (894:894:894))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1641:1641:1641) (1552:1552:1552))
        (PORT sload (2247:2247:2247) (2312:2312:2312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (1088:1088:1088) (1091:1091:1091))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1311:1311:1311))
        (PORT datac (1140:1140:1140) (1036:1036:1036))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1311:1311:1311))
        (PORT datab (448:448:448) (488:488:488))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (1293:1293:1293) (1267:1267:1267))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (675:675:675))
        (PORT datab (424:424:424) (419:419:419))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1586:1586:1586))
        (PORT datab (1317:1317:1317) (1308:1308:1308))
        (PORT datac (419:419:419) (420:420:420))
        (PORT datad (1331:1331:1331) (1310:1310:1310))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT asdata (2512:2512:2512) (2417:2417:2417))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (PORT ena (1377:1377:1377) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (2277:2277:2277) (2218:2218:2218))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (962:962:962))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datad (937:937:937) (888:888:888))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (702:702:702) (689:689:689))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1006:1006:1006))
        (PORT datab (1572:1572:1572) (1499:1499:1499))
        (PORT datad (1245:1245:1245) (1221:1221:1221))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1080:1080:1080) (1089:1089:1089))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (672:672:672))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (228:228:228) (254:254:254))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1569:1569:1569) (1495:1495:1495))
        (PORT datac (978:978:978) (969:969:969))
        (PORT datad (1249:1249:1249) (1225:1225:1225))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (765:765:765))
        (PORT datab (1089:1089:1089) (977:977:977))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1052:1052:1052) (1039:1039:1039))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1001:1001:1001) (995:995:995))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1505:1505:1505) (1473:1473:1473))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (1410:1410:1410) (1407:1407:1407))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (803:803:803))
        (PORT datab (993:993:993) (1038:1038:1038))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (626:626:626))
        (PORT datab (496:496:496) (485:485:485))
        (PORT datac (408:408:408) (445:445:445))
        (PORT datad (1343:1343:1343) (1295:1295:1295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT ena (2083:2083:2083) (1938:1938:1938))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datab (979:979:979) (972:972:972))
        (PORT datac (1856:1856:1856) (1773:1773:1773))
        (PORT datad (1012:1012:1012) (1010:1010:1010))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[28\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (888:888:888))
        (PORT datab (1011:1011:1011) (954:954:954))
        (PORT datad (863:863:863) (779:779:779))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1310:1310:1310) (1247:1247:1247))
        (PORT clrn (1955:1955:1955) (1909:1909:1909))
        (PORT sload (1605:1605:1605) (1600:1600:1600))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (952:952:952) (995:995:995))
        (PORT datad (1044:1044:1044) (1037:1037:1037))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2654:2654:2654))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT ena (6257:6257:6257) (6352:6352:6352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5118:5118:5118) (5193:5193:5193))
        (PORT d[1] (5134:5134:5134) (5101:5101:5101))
        (PORT d[2] (3741:3741:3741) (3690:3690:3690))
        (PORT d[3] (7542:7542:7542) (7237:7237:7237))
        (PORT d[4] (4684:4684:4684) (4616:4616:4616))
        (PORT d[5] (6250:6250:6250) (6223:6223:6223))
        (PORT d[6] (2993:2993:2993) (2941:2941:2941))
        (PORT d[7] (4201:4201:4201) (3955:3955:3955))
        (PORT d[8] (3818:3818:3818) (3821:3821:3821))
        (PORT d[9] (4111:4111:4111) (3957:3957:3957))
        (PORT d[10] (4155:4155:4155) (3901:3901:3901))
        (PORT d[11] (3225:3225:3225) (3221:3221:3221))
        (PORT d[12] (3269:3269:3269) (3069:3069:3069))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
        (PORT ena (6253:6253:6253) (6349:6349:6349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3829:3829:3829))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
        (PORT ena (6253:6253:6253) (6349:6349:6349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7346:7346:7346) (7168:7168:7168))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
        (PORT ena (6253:6253:6253) (6349:6349:6349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2152:2152:2152))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT ena (6257:6257:6257) (6352:6352:6352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT d[0] (6257:6257:6257) (6352:6352:6352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2046:2046:2046))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT ena (6566:6566:6566) (6669:6669:6669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4724:4724:4724))
        (PORT d[1] (4777:4777:4777) (4725:4725:4725))
        (PORT d[2] (4170:4170:4170) (4109:4109:4109))
        (PORT d[3] (8885:8885:8885) (8536:8536:8536))
        (PORT d[4] (5659:5659:5659) (5572:5572:5572))
        (PORT d[5] (6906:6906:6906) (6849:6849:6849))
        (PORT d[6] (3974:3974:3974) (3898:3898:3898))
        (PORT d[7] (5205:5205:5205) (4930:4930:4930))
        (PORT d[8] (5142:5142:5142) (5111:5111:5111))
        (PORT d[9] (5110:5110:5110) (4927:4927:4927))
        (PORT d[10] (5155:5155:5155) (4875:4875:4875))
        (PORT d[11] (3565:3565:3565) (3551:3551:3551))
        (PORT d[12] (2355:2355:2355) (2203:2203:2203))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT ena (6562:6562:6562) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3692:3692:3692))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT ena (6562:6562:6562) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8295:8295:8295) (8084:8084:8084))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT ena (6562:6562:6562) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (1789:1789:1789))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT ena (6566:6566:6566) (6669:6669:6669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (6566:6566:6566) (6669:6669:6669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2031:2031:2031))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT ena (6264:6264:6264) (6356:6356:6356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5802:5802:5802) (5860:5860:5860))
        (PORT d[1] (4803:4803:4803) (4751:4751:4751))
        (PORT d[2] (3811:3811:3811) (3752:3752:3752))
        (PORT d[3] (8840:8840:8840) (8488:8488:8488))
        (PORT d[4] (5023:5023:5023) (4965:4965:4965))
        (PORT d[5] (6894:6894:6894) (6844:6844:6844))
        (PORT d[6] (3685:3685:3685) (3617:3617:3617))
        (PORT d[7] (4850:4850:4850) (4589:4589:4589))
        (PORT d[8] (4776:4776:4776) (4757:4757:4757))
        (PORT d[9] (4790:4790:4790) (4617:4617:4617))
        (PORT d[10] (4805:4805:4805) (4535:4535:4535))
        (PORT d[11] (3527:3527:3527) (3516:3516:3516))
        (PORT d[12] (2632:2632:2632) (2459:2459:2459))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (6260:6260:6260) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3209:3209:3209))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (6260:6260:6260) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7975:7975:7975) (7774:7774:7774))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT ena (6260:6260:6260) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2144:2144:2144))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT ena (6264:6264:6264) (6356:6356:6356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT d[0] (6264:6264:6264) (6356:6356:6356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3626:3626:3626) (3459:3459:3459))
        (PORT datab (1352:1352:1352) (1275:1275:1275))
        (PORT datac (4724:4724:4724) (4726:4726:4726))
        (PORT datad (1877:1877:1877) (1782:1782:1782))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2059:2059:2059))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (PORT ena (6593:6593:6593) (6695:6695:6695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4726:4726:4726))
        (PORT d[1] (5123:5123:5123) (5062:5062:5062))
        (PORT d[2] (3087:3087:3087) (3047:3047:3047))
        (PORT d[3] (8873:8873:8873) (8525:8525:8525))
        (PORT d[4] (5341:5341:5341) (5274:5274:5274))
        (PORT d[5] (7207:7207:7207) (7141:7141:7141))
        (PORT d[6] (4008:4008:4008) (3930:3930:3930))
        (PORT d[7] (5198:5198:5198) (4924:4924:4924))
        (PORT d[8] (5080:5080:5080) (5042:5042:5042))
        (PORT d[9] (5097:5097:5097) (4905:4905:4905))
        (PORT d[10] (5131:5131:5131) (4852:4852:4852))
        (PORT d[11] (2500:2500:2500) (2496:2496:2496))
        (PORT d[12] (2325:2325:2325) (2168:2168:2168))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (PORT ena (6589:6589:6589) (6692:6692:6692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3523:3523:3523))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (PORT ena (6589:6589:6589) (6692:6692:6692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8623:8623:8623) (8397:8397:8397))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
        (PORT ena (6589:6589:6589) (6692:6692:6692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1800:1800:1800))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (PORT ena (6593:6593:6593) (6695:6695:6695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (PORT d[0] (6593:6593:6593) (6695:6695:6695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3624:3624:3624) (3456:3456:3456))
        (PORT datab (2219:2219:2219) (2092:2092:2092))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1567:1567:1567) (1477:1477:1477))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2364:2364:2364))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT ena (6569:6569:6569) (6676:6676:6676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (5508:5508:5508))
        (PORT d[1] (5151:5151:5151) (5119:5119:5119))
        (PORT d[2] (4055:4055:4055) (3988:3988:3988))
        (PORT d[3] (8208:8208:8208) (7879:7879:7879))
        (PORT d[4] (4940:4940:4940) (4878:4878:4878))
        (PORT d[5] (6271:6271:6271) (6241:6241:6241))
        (PORT d[6] (3334:3334:3334) (3280:3280:3280))
        (PORT d[7] (4492:4492:4492) (4236:4236:4236))
        (PORT d[8] (4182:4182:4182) (4186:4186:4186))
        (PORT d[9] (4468:4468:4468) (4309:4309:4309))
        (PORT d[10] (4506:4506:4506) (4242:4242:4242))
        (PORT d[11] (2897:2897:2897) (2898:2898:2898))
        (PORT d[12] (2984:2984:2984) (2806:2806:2806))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (PORT ena (6565:6565:6565) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2107:2107:2107))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (PORT ena (6565:6565:6565) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7670:7670:7670) (7478:7478:7478))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (PORT ena (6565:6565:6565) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2119:2119:2119))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT ena (6569:6569:6569) (6676:6676:6676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT d[0] (6569:6569:6569) (6676:6676:6676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2890:2890:2890))
        (PORT clk (2174:2174:2174) (2202:2202:2202))
        (PORT ena (6239:6239:6239) (6333:6333:6333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5177:5177:5177))
        (PORT d[1] (5158:5158:5158) (5127:5127:5127))
        (PORT d[2] (3463:3463:3463) (3426:3426:3426))
        (PORT d[3] (7908:7908:7908) (7589:7589:7589))
        (PORT d[4] (4323:4323:4323) (4281:4281:4281))
        (PORT d[5] (6289:6289:6289) (6261:6261:6261))
        (PORT d[6] (2993:2993:2993) (2942:2942:2942))
        (PORT d[7] (4194:4194:4194) (3949:3949:3949))
        (PORT d[8] (4147:4147:4147) (4151:4151:4151))
        (PORT d[9] (4144:4144:4144) (3989:3989:3989))
        (PORT d[10] (4155:4155:4155) (3902:3902:3902))
        (PORT d[11] (3264:3264:3264) (3258:3258:3258))
        (PORT d[12] (3594:3594:3594) (3388:3388:3388))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
        (PORT ena (6235:6235:6235) (6330:6330:6330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6040:6040:6040) (5760:5760:5760))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
        (PORT ena (6235:6235:6235) (6330:6330:6330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7324:7324:7324) (7146:7146:7146))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
        (PORT ena (6235:6235:6235) (6330:6330:6330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2150:2150:2150))
        (PORT clk (2174:2174:2174) (2202:2202:2202))
        (PORT ena (6239:6239:6239) (6333:6333:6333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2202:2202:2202))
        (PORT d[0] (6239:6239:6239) (6333:6333:6333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1900:1900:1900))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (7380:7380:7380) (7464:7464:7464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5413:5413:5413))
        (PORT d[1] (6780:6780:6780) (6728:6728:6728))
        (PORT d[2] (2639:2639:2639) (2529:2529:2529))
        (PORT d[3] (3730:3730:3730) (3554:3554:3554))
        (PORT d[4] (4022:4022:4022) (3969:3969:3969))
        (PORT d[5] (6237:6237:6237) (6188:6188:6188))
        (PORT d[6] (2371:2371:2371) (2340:2340:2340))
        (PORT d[7] (3169:3169:3169) (3035:3035:3035))
        (PORT d[8] (3761:3761:3761) (3760:3760:3760))
        (PORT d[9] (3496:3496:3496) (3333:3333:3333))
        (PORT d[10] (3442:3442:3442) (3279:3279:3279))
        (PORT d[11] (3577:3577:3577) (3573:3573:3573))
        (PORT d[12] (3986:3986:3986) (3784:3784:3784))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7376:7376:7376) (7461:7461:7461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3166:3166:3166))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7376:7376:7376) (7461:7461:7461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6983:6983:6983) (6818:6818:6818))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7376:7376:7376) (7461:7461:7461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1844:1844:1844))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (7380:7380:7380) (7464:7464:7464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (7380:7380:7380) (7464:7464:7464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2332:2332:2332))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT ena (6213:6213:6213) (6307:6307:6307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (5565:5565:5565))
        (PORT d[1] (5078:5078:5078) (5044:5044:5044))
        (PORT d[2] (3801:3801:3801) (3750:3750:3750))
        (PORT d[3] (8232:8232:8232) (7906:7906:7906))
        (PORT d[4] (4666:4666:4666) (4616:4616:4616))
        (PORT d[5] (6612:6612:6612) (6571:6571:6571))
        (PORT d[6] (3357:3357:3357) (3295:3295:3295))
        (PORT d[7] (4502:4502:4502) (4247:4247:4247))
        (PORT d[8] (4466:4466:4466) (4460:4460:4460))
        (PORT d[9] (4476:4476:4476) (4318:4318:4318))
        (PORT d[10] (4481:4481:4481) (4219:4219:4219))
        (PORT d[11] (3246:3246:3246) (3247:3247:3247))
        (PORT d[12] (3263:3263:3263) (3075:3075:3075))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (6209:6209:6209) (6304:6304:6304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6277:6277:6277) (5974:5974:5974))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (6209:6209:6209) (6304:6304:6304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7651:7651:7651) (7465:7465:7465))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT ena (6209:6209:6209) (6304:6304:6304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2078:2078:2078))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT ena (6213:6213:6213) (6307:6307:6307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (6213:6213:6213) (6307:6307:6307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2698:2698:2698) (2492:2492:2492))
        (PORT datab (1396:1396:1396) (1374:1374:1374))
        (PORT datac (4723:4723:4723) (4725:4725:4725))
        (PORT datad (3572:3572:3572) (3415:3415:3415))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2154:2154:2154) (2017:2017:2017))
        (PORT datab (1396:1396:1396) (1344:1344:1344))
        (PORT datac (4724:4724:4724) (4726:4726:4726))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (2673:2673:2673) (2536:2536:2536))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[28\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1384:1384:1384))
        (PORT datab (428:428:428) (422:422:422))
        (PORT datac (388:388:388) (392:392:392))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (PORT ena (1589:1589:1589) (1497:1497:1497))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[1\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1245:1245:1245))
        (PORT datab (375:375:375) (491:491:491))
        (PORT datac (382:382:382) (358:358:358))
        (PORT datad (287:287:287) (326:326:326))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1116:1116:1116))
        (PORT datab (1410:1410:1410) (1378:1378:1378))
        (PORT datac (757:757:757) (773:773:773))
        (PORT datad (1003:1003:1003) (1002:1002:1002))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2318:2318:2318) (2190:2190:2190))
        (PORT datab (1234:1234:1234) (1166:1166:1166))
        (PORT datad (872:872:872) (809:809:809))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1571:1571:1571) (1543:1543:1543))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1596:1596:1596) (1620:1620:1620))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1116:1116:1116))
        (PORT datab (1209:1209:1209) (1156:1156:1156))
        (PORT datac (736:736:736) (748:748:748))
        (PORT datad (1000:1000:1000) (999:999:999))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2188:2188:2188))
        (PORT datab (962:962:962) (895:895:895))
        (PORT datad (908:908:908) (830:830:830))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1884:1884:1884) (1804:1804:1804))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT sclr (751:751:751) (811:811:811))
        (PORT sload (1596:1596:1596) (1620:1620:1620))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_rshift8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (351:351:351))
        (PORT datab (277:277:277) (353:353:353))
        (PORT datac (890:890:890) (862:862:862))
        (PORT datad (937:937:937) (905:905:905))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1160:1160:1160))
        (PORT datac (1204:1204:1204) (1174:1174:1174))
        (PORT datad (407:407:407) (387:387:387))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer1\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT asdata (2118:2118:2118) (2023:2023:2023))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (734:734:734) (747:747:747))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer1\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|monitor_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (1174:1174:1174) (1084:1084:1084))
        (PORT datad (941:941:941) (913:913:913))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|monitor_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datab (332:332:332) (395:395:395))
        (PORT datac (1333:1333:1333) (1325:1325:1325))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (913:913:913))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1646:1646:1646) (1558:1558:1558))
        (PORT sload (973:973:973) (951:951:951))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1098:1098:1098) (1105:1105:1105))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (717:717:717) (673:673:673))
        (PORT datad (370:370:370) (355:355:355))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT asdata (1879:1879:1879) (1882:1882:1882))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (PORT ena (1377:1377:1377) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (2467:2467:2467) (2435:2435:2435))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1600:1600:1600) (1514:1514:1514))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (966:966:966))
        (PORT datab (433:433:433) (468:468:468))
        (PORT datad (942:942:942) (893:893:893))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (420:420:420) (454:454:454))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1505:1505:1505) (1449:1449:1449))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (237:237:237) (275:275:275))
        (PORT datad (234:234:234) (261:261:261))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1162:1162:1162))
        (PORT datab (656:656:656) (593:593:593))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1624:1624:1624) (1599:1599:1599))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (833:833:833))
        (PORT datab (654:654:654) (609:609:609))
        (PORT datad (2161:2161:2161) (2056:2056:2056))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (2072:2072:2072) (2021:2021:2021))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1559:1559:1559) (1464:1464:1464))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1483:1483:1483) (1420:1420:1420))
        (PORT datac (1795:1795:1795) (1689:1689:1689))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1161:1161:1161))
        (PORT datab (1490:1490:1490) (1503:1503:1503))
        (PORT datac (1204:1204:1204) (1174:1174:1174))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (920:920:920))
        (PORT datab (1004:1004:1004) (939:939:939))
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (1202:1202:1202) (1140:1140:1140))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (406:406:406))
        (PORT datab (378:378:378) (369:369:369))
        (PORT datac (1701:1701:1701) (1562:1562:1562))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT ena (2083:2083:2083) (1938:1938:1938))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (1249:1249:1249) (1180:1180:1180))
        (PORT datac (1854:1854:1854) (1771:1771:1771))
        (PORT datad (1008:1008:1008) (1006:1006:1006))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (988:988:988) (922:922:922))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1331:1331:1331) (1299:1299:1299))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1936:1936:1936) (1891:1891:1891))
        (PORT ena (1541:1541:1541) (1428:1428:1428))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1069:1069:1069) (1051:1051:1051))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (823:823:823) (841:841:841))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1349:1349:1349) (1322:1322:1322))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[9\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (996:996:996) (986:986:986))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[10\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (803:803:803) (822:822:822))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[11\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (783:783:783) (813:813:813))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[12\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (795:795:795) (818:818:818))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[13\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1068:1068:1068) (1083:1083:1083))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[14\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1095:1095:1095) (1103:1103:1103))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[15\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1637:1637:1637) (1591:1591:1591))
        (PORT clrn (1937:1937:1937) (1892:1892:1892))
        (PORT sload (1325:1325:1325) (1345:1345:1345))
        (PORT ena (1308:1308:1308) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[16\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (2360:2360:2360) (2312:2312:2312))
        (PORT clrn (1940:1940:1940) (1894:1894:1894))
        (PORT ena (1324:1324:1324) (1262:1262:1262))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (776:776:776) (806:806:806))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[17\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (810:810:810) (825:825:825))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[18\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1068:1068:1068) (1082:1082:1082))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[19\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1080:1080:1080) (1083:1083:1083))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[20\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (833:833:833) (850:850:850))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[21\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1292:1292:1292) (1244:1244:1244))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[22\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1590:1590:1590) (1549:1549:1549))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[23\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1813:1813:1813) (1745:1745:1745))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (990:990:990) (973:973:973))
        (PORT clrn (1939:1939:1939) (1893:1893:1893))
        (PORT sload (1289:1289:1289) (1296:1296:1296))
        (PORT ena (1331:1331:1331) (1259:1259:1259))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1008:1008:1008))
        (PORT datab (949:949:949) (930:930:930))
        (PORT datac (732:732:732) (742:742:742))
        (PORT datad (737:737:737) (749:749:749))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1000:1000:1000))
        (PORT datab (807:807:807) (807:807:807))
        (PORT datac (709:709:709) (728:728:728))
        (PORT datad (773:773:773) (783:783:783))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (753:753:753))
        (PORT datab (1236:1236:1236) (1165:1165:1165))
        (PORT datac (630:630:630) (624:624:624))
        (PORT datad (719:719:719) (733:733:733))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (393:393:393))
        (PORT datad (661:661:661) (624:624:624))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (511:511:511))
        (PORT datab (738:738:738) (717:717:717))
        (PORT datac (418:418:418) (453:453:453))
        (PORT datad (443:443:443) (466:466:466))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1052:1052:1052))
        (PORT datab (1051:1051:1051) (1028:1028:1028))
        (PORT datac (770:770:770) (783:783:783))
        (PORT datad (708:708:708) (719:719:719))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (668:668:668))
        (PORT datab (682:682:682) (691:691:691))
        (PORT datac (642:642:642) (638:638:638))
        (PORT datad (640:640:640) (634:634:634))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (723:723:723))
        (PORT datab (700:700:700) (683:683:683))
        (PORT datac (666:666:666) (652:652:652))
        (PORT datad (631:631:631) (625:625:625))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (927:927:927) (856:856:856))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (528:528:528))
        (PORT datab (758:758:758) (780:780:780))
        (PORT datac (1008:1008:1008) (1004:1004:1004))
        (PORT datad (744:744:744) (751:751:751))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (1103:1103:1103) (1015:1015:1015))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT asdata (1648:1648:1648) (1619:1619:1619))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (PORT ena (1377:1377:1377) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_is_running\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (271:271:271))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datad (771:771:771) (788:788:788))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_is_running\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2083:2083:2083))
        (PORT datab (381:381:381) (372:372:372))
        (PORT datac (1507:1507:1507) (1513:1513:1513))
        (PORT datad (685:685:685) (658:658:658))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_is_running\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1363:1363:1363) (1367:1367:1367))
        (PORT datad (1727:1727:1727) (1640:1640:1640))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1724:1724:1724))
        (PORT datab (280:280:280) (357:357:357))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (467:467:467))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1096:1096:1096) (1106:1106:1106))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (238:238:238) (276:276:276))
        (PORT datad (233:233:233) (260:260:260))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (718:718:718) (675:675:675))
        (PORT datac (643:643:643) (615:615:615))
        (PORT datad (672:672:672) (639:639:639))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (856:856:856))
        (PORT datac (1222:1222:1222) (1267:1267:1267))
        (PORT datad (444:444:444) (465:465:465))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1062:1062:1062))
        (PORT datab (1028:1028:1028) (1004:1004:1004))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1131:1131:1131))
        (PORT datac (255:255:255) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3157:3157:3157))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (5994:5994:5994) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (4903:4903:4903))
        (PORT d[1] (6522:6522:6522) (6500:6500:6500))
        (PORT d[2] (3335:3335:3335) (3393:3393:3393))
        (PORT d[3] (2748:2748:2748) (2594:2594:2594))
        (PORT d[4] (4760:4760:4760) (4673:4673:4673))
        (PORT d[5] (5663:5663:5663) (5657:5657:5657))
        (PORT d[6] (3112:3112:3112) (3130:3130:3130))
        (PORT d[7] (3431:3431:3431) (3271:3271:3271))
        (PORT d[8] (3673:3673:3673) (3648:3648:3648))
        (PORT d[9] (3398:3398:3398) (3245:3245:3245))
        (PORT d[10] (2777:2777:2777) (2659:2659:2659))
        (PORT d[11] (3644:3644:3644) (3574:3574:3574))
        (PORT d[12] (2834:2834:2834) (2698:2698:2698))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5990:5990:5990) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6432:6432:6432) (6206:6206:6206))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5990:5990:5990) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6341:6341:6341) (6175:6175:6175))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5990:5990:5990) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4639:4639:4639))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (5994:5994:5994) (6075:6075:6075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (5994:5994:5994) (6075:6075:6075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (3909:3909:3909))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT ena (6209:6209:6209) (6321:6321:6321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (5187:5187:5187))
        (PORT d[1] (5156:5156:5156) (5124:5124:5124))
        (PORT d[2] (3817:3817:3817) (3768:3768:3768))
        (PORT d[3] (6679:6679:6679) (6432:6432:6432))
        (PORT d[4] (4338:4338:4338) (4290:4290:4290))
        (PORT d[5] (5585:5585:5585) (5559:5559:5559))
        (PORT d[6] (2607:2607:2607) (2557:2557:2557))
        (PORT d[7] (3835:3835:3835) (3594:3594:3594))
        (PORT d[8] (3498:3498:3498) (3515:3515:3515))
        (PORT d[9] (3767:3767:3767) (3625:3625:3625))
        (PORT d[10] (3842:3842:3842) (3598:3598:3598))
        (PORT d[11] (3233:3233:3233) (3230:3230:3230))
        (PORT d[12] (3563:3563:3563) (3362:3362:3362))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT ena (6205:6205:6205) (6318:6318:6318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5397:5397:5397) (5130:5130:5130))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT ena (6205:6205:6205) (6318:6318:6318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6979:6979:6979) (6808:6808:6808))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT ena (6205:6205:6205) (6318:6318:6318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (4367:4367:4367))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT ena (6209:6209:6209) (6321:6321:6321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT d[0] (6209:6209:6209) (6321:6321:6321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3146:3146:3146))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT ena (5613:5613:5613) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5278:5278:5278))
        (PORT d[1] (7199:7199:7199) (7167:7167:7167))
        (PORT d[2] (3954:3954:3954) (3963:3963:3963))
        (PORT d[3] (3711:3711:3711) (3526:3526:3526))
        (PORT d[4] (5134:5134:5134) (5032:5032:5032))
        (PORT d[5] (6376:6376:6376) (6353:6353:6353))
        (PORT d[6] (1621:1621:1621) (1580:1580:1580))
        (PORT d[7] (4096:4096:4096) (3923:3923:3923))
        (PORT d[8] (4346:4346:4346) (4297:4297:4297))
        (PORT d[9] (4057:4057:4057) (3878:3878:3878))
        (PORT d[10] (3147:3147:3147) (3017:3017:3017))
        (PORT d[11] (4322:4322:4322) (4227:4227:4227))
        (PORT d[12] (3519:3519:3519) (3356:3356:3356))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT ena (5609:5609:5609) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4318:4318:4318))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT ena (5609:5609:5609) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6690:6690:6690) (6516:6516:6516))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT ena (5609:5609:5609) (5705:5705:5705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2307:2307:2307))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT ena (5613:5613:5613) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT d[0] (5613:5613:5613) (5708:5708:5708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (822:822:822))
        (PORT datab (484:484:484) (533:533:533))
        (PORT datac (2226:2226:2226) (2182:2182:2182))
        (PORT datad (1531:1531:1531) (1428:1428:1428))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2735:2735:2735))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT ena (6679:6679:6679) (6755:6755:6755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5104:5104:5104) (5173:5173:5173))
        (PORT d[1] (6170:6170:6170) (6150:6150:6150))
        (PORT d[2] (3528:3528:3528) (3540:3540:3540))
        (PORT d[3] (3674:3674:3674) (3481:3481:3481))
        (PORT d[4] (4113:4113:4113) (4031:4031:4031))
        (PORT d[5] (5567:5567:5567) (5550:5550:5550))
        (PORT d[6] (2280:2280:2280) (2244:2244:2244))
        (PORT d[7] (2794:2794:2794) (2660:2660:2660))
        (PORT d[8] (3453:3453:3453) (3462:3462:3462))
        (PORT d[9] (3162:3162:3162) (3002:3002:3002))
        (PORT d[10] (3110:3110:3110) (2951:2951:2951))
        (PORT d[11] (3142:3142:3142) (3143:3143:3143))
        (PORT d[12] (3690:3690:3690) (3496:3496:3496))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (6675:6675:6675) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2301:2301:2301))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (6675:6675:6675) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6665:6665:6665) (6511:6511:6511))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT ena (6675:6675:6675) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4255:4255:4255))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT ena (6679:6679:6679) (6755:6755:6755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT d[0] (6679:6679:6679) (6755:6755:6755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2029:2029:2029))
        (PORT datab (486:486:486) (535:535:535))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1933:1933:1933) (1878:1878:1878))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3677:3677:3677))
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT ena (5936:5936:5936) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5085:5085:5085) (5154:5154:5154))
        (PORT d[1] (5135:5135:5135) (5108:5108:5108))
        (PORT d[2] (3431:3431:3431) (3399:3399:3399))
        (PORT d[3] (7016:7016:7016) (6747:6747:6747))
        (PORT d[4] (4348:4348:4348) (4298:4298:4298))
        (PORT d[5] (5891:5891:5891) (5868:5868:5868))
        (PORT d[6] (2014:2014:2014) (1984:1984:1984))
        (PORT d[7] (4093:4093:4093) (3838:3838:3838))
        (PORT d[8] (3492:3492:3492) (3507:3507:3507))
        (PORT d[9] (3783:3783:3783) (3641:3641:3641))
        (PORT d[10] (3858:3858:3858) (3617:3617:3617))
        (PORT d[11] (3227:3227:3227) (3223:3223:3223))
        (PORT d[12] (3588:3588:3588) (3374:3374:3374))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT ena (5932:5932:5932) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3886:3886:3886))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT ena (5932:5932:5932) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7019:7019:7019) (6852:6852:6852))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT ena (5932:5932:5932) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (4072:4072:4072))
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT ena (5936:5936:5936) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT d[0] (5936:5936:5936) (6025:6025:6025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2745:2745:2745))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (7077:7077:7077) (7148:7148:7148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5092:5092:5092) (5148:5148:5148))
        (PORT d[1] (6492:6492:6492) (6456:6456:6456))
        (PORT d[2] (3855:3855:3855) (3856:3856:3856))
        (PORT d[3] (3327:3327:3327) (3152:3152:3152))
        (PORT d[4] (3678:3678:3678) (3627:3627:3627))
        (PORT d[5] (6217:6217:6217) (6170:6170:6170))
        (PORT d[6] (2051:2051:2051) (2034:2034:2034))
        (PORT d[7] (2823:2823:2823) (2693:2693:2693))
        (PORT d[8] (3763:3763:3763) (3759:3759:3759))
        (PORT d[9] (3152:3152:3152) (2996:2996:2996))
        (PORT d[10] (3102:3102:3102) (2946:2946:2946))
        (PORT d[11] (3225:3225:3225) (3230:3230:3230))
        (PORT d[12] (4021:4021:4021) (3818:3818:3818))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (7073:7073:7073) (7145:7145:7145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5993:5993:5993) (5932:5932:5932))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (7073:7073:7073) (7145:7145:7145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6975:6975:6975) (6805:6805:6805))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (7073:7073:7073) (7145:7145:7145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4575:4575:4575))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (7077:7077:7077) (7148:7148:7148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (7077:7077:7077) (7148:7148:7148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2142:2142:2142))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (7677:7677:7677) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5720:5720:5720) (5760:5760:5760))
        (PORT d[1] (2973:2973:2973) (2852:2852:2852))
        (PORT d[2] (2269:2269:2269) (2180:2180:2180))
        (PORT d[3] (4047:4047:4047) (3864:3864:3864))
        (PORT d[4] (4378:4378:4378) (4315:4315:4315))
        (PORT d[5] (6889:6889:6889) (6827:6827:6827))
        (PORT d[6] (3022:3022:3022) (2966:2966:2966))
        (PORT d[7] (3491:3491:3491) (3344:3344:3344))
        (PORT d[8] (4456:4456:4456) (4433:4433:4433))
        (PORT d[9] (4160:4160:4160) (3979:3979:3979))
        (PORT d[10] (3767:3767:3767) (3593:3593:3593))
        (PORT d[11] (3885:3885:3885) (3874:3874:3874))
        (PORT d[12] (4650:4650:4650) (4427:4427:4427))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (7673:7673:7673) (7768:7768:7768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (3920:3920:3920))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (7673:7673:7673) (7768:7768:7768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7611:7611:7611) (7419:7419:7419))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (7673:7673:7673) (7768:7768:7768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5335:5335:5335) (5269:5269:5269))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (7677:7677:7677) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (7677:7677:7677) (7771:7771:7771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3139:3139:3139))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT ena (5977:5977:5977) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3001:3001:3001))
        (PORT d[1] (1895:1895:1895) (1770:1770:1770))
        (PORT d[2] (2540:2540:2540) (2520:2520:2520))
        (PORT d[3] (4024:4024:4024) (3833:3833:3833))
        (PORT d[4] (2543:2543:2543) (2453:2453:2453))
        (PORT d[5] (7038:7038:7038) (7003:7003:7003))
        (PORT d[6] (2284:2284:2284) (2231:2231:2231))
        (PORT d[7] (1839:1839:1839) (1757:1757:1757))
        (PORT d[8] (4664:4664:4664) (4593:4593:4593))
        (PORT d[9] (1914:1914:1914) (1819:1819:1819))
        (PORT d[10] (1241:1241:1241) (1188:1188:1188))
        (PORT d[11] (2912:2912:2912) (2794:2794:2794))
        (PORT d[12] (2253:2253:2253) (2159:2159:2159))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5973:5973:5973) (6069:6069:6069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1192:1192:1192))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5973:5973:5973) (6069:6069:6069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (1712:1712:1712))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (5973:5973:5973) (6069:6069:6069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (1976:1976:1976))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT ena (5977:5977:5977) (6072:6072:6072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (5977:5977:5977) (6072:6072:6072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (824:824:824))
        (PORT datab (486:486:486) (534:534:534))
        (PORT datac (1673:1673:1673) (1656:1656:1656))
        (PORT datad (1232:1232:1232) (1138:1138:1138))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (824:824:824))
        (PORT datab (2635:2635:2635) (2552:2552:2552))
        (PORT datac (2241:2241:2241) (2172:2172:2172))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (850:850:850))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (725:725:725) (734:734:734))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1002:1002:1002))
        (PORT datab (1256:1256:1256) (1168:1168:1168))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (633:633:633) (705:705:705))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1449:1449:1449))
        (PORT datab (1506:1506:1506) (1473:1473:1473))
        (PORT datac (1123:1123:1123) (1116:1116:1116))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (948:948:948) (1001:1001:1001))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (1958:1958:1958))
        (PORT datab (496:496:496) (485:485:485))
        (PORT datac (1182:1182:1182) (1090:1090:1090))
        (PORT datad (424:424:424) (446:446:446))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT ena (2083:2083:2083) (1938:1938:1938))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ienable_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (720:720:720))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ienable_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1949:1949:1949) (1902:1902:1902))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|status_wr_strobe\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1593:1593:1593))
        (PORT datab (1323:1323:1323) (1315:1315:1315))
        (PORT datac (419:419:419) (420:420:420))
        (PORT datad (1326:1326:1326) (1304:1304:1304))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|delayed_unxcounter_is_zeroxx0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|timeout_occurred\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (270:270:270))
        (PORT datab (715:715:715) (672:672:672))
        (PORT datad (398:398:398) (424:424:424))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|timeout_occurred\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT asdata (2084:2084:2084) (2064:2064:2064))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (PORT ena (1377:1377:1377) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ipending_reg_nxt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1172:1172:1172))
        (PORT datab (273:273:273) (345:345:345))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (745:745:745) (751:751:751))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_ipending_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1129:1129:1129))
        (PORT datab (1048:1048:1048) (1035:1035:1035))
        (PORT datac (1564:1564:1564) (1536:1536:1536))
        (PORT datad (1005:1005:1005) (996:996:996))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (374:374:374))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (219:219:219) (251:251:251))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_control_rd_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1949:1949:1949) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datac (883:883:883) (853:853:853))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (749:749:749))
        (PORT datab (698:698:698) (713:713:713))
        (PORT datac (581:581:581) (533:533:533))
        (PORT datad (1316:1316:1316) (1287:1287:1287))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (2063:2063:2063) (1984:1984:1984))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1320:1320:1320))
        (PORT datac (1413:1413:1413) (1422:1422:1422))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (722:722:722))
        (PORT datac (1303:1303:1303) (1293:1293:1293))
        (PORT datad (731:731:731) (736:736:736))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (944:944:944))
        (PORT datab (1684:1684:1684) (1671:1671:1671))
        (PORT datad (702:702:702) (683:683:683))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1006:1006:1006) (1002:1002:1002))
        (PORT sload (1942:1942:1942) (1944:1944:1944))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_im_addr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (470:470:470))
        (PORT datab (737:737:737) (721:721:721))
        (PORT datac (946:946:946) (918:918:918))
        (PORT datad (626:626:626) (576:576:576))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (490:490:490))
        (PORT datac (698:698:698) (687:687:687))
        (PORT datad (447:447:447) (471:471:471))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (670:670:670))
        (PORT datab (937:937:937) (869:869:869))
        (PORT datad (3475:3475:3475) (3746:3746:3746))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_itrace\|trc_on\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1943:1943:1943))
        (PORT asdata (579:579:579) (604:604:604))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1531:1531:1531))
        (PORT datac (1513:1513:1513) (1442:1442:1442))
        (PORT datad (930:930:930) (906:906:906))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|trigbrktype\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datab (1912:1912:1912) (1826:1826:1826))
        (PORT datac (401:401:401) (424:424:424))
        (PORT datad (1501:1501:1501) (1429:1429:1429))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (917:917:917) (864:864:864))
        (PORT datad (356:356:356) (336:336:336))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (556:556:556) (581:581:581))
        (PORT sload (2006:2006:2006) (2080:2080:2080))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1156:1156:1156) (1096:1096:1096))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (580:580:580))
        (PORT datab (437:437:437) (466:466:466))
        (PORT datac (981:981:981) (940:940:940))
        (PORT datad (488:488:488) (529:529:529))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (877:877:877))
        (PORT datab (790:790:790) (766:766:766))
        (PORT datac (678:678:678) (627:627:627))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_wrap\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (668:668:668))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datac (673:673:673) (645:645:645))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (684:684:684))
        (PORT datab (377:377:377) (367:367:367))
        (PORT datac (979:979:979) (932:932:932))
        (PORT datad (995:995:995) (988:988:988))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (631:631:631) (621:621:621))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (788:788:788))
        (PORT datab (434:434:434) (464:464:464))
        (PORT datac (707:707:707) (721:721:721))
        (PORT datad (923:923:923) (871:871:871))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1573:1573:1573) (1494:1494:1494))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (427:427:427) (398:398:398))
        (PORT datac (979:979:979) (932:932:932))
        (PORT datad (427:427:427) (446:446:446))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (970:970:970))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (681:681:681) (655:655:655))
        (PORT datad (993:993:993) (985:985:985))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (727:727:727) (741:741:741))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (474:474:474))
        (PORT datab (519:519:519) (565:565:565))
        (PORT datac (980:980:980) (939:939:939))
        (PORT datad (486:486:486) (536:536:536))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (892:892:892))
        (PORT datab (791:791:791) (767:767:767))
        (PORT datac (676:676:676) (626:626:626))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_im_addr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (660:660:660))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (671:671:671) (644:644:644))
        (PORT datad (257:257:257) (319:319:319))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (691:691:691))
        (PORT datab (387:387:387) (379:379:379))
        (PORT datac (980:980:980) (934:934:934))
        (PORT datad (994:994:994) (986:986:986))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (989:989:989) (962:962:962))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (583:583:583))
        (PORT datab (484:484:484) (498:498:498))
        (PORT datac (979:979:979) (938:938:938))
        (PORT datad (486:486:486) (527:527:527))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (650:650:650))
        (PORT datab (645:645:645) (602:602:602))
        (PORT datac (896:896:896) (877:877:877))
        (PORT datad (725:725:725) (706:706:706))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (611:611:611) (562:562:562))
        (PORT datad (746:746:746) (731:731:731))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (692:692:692))
        (PORT datab (1003:1003:1003) (985:985:985))
        (PORT datac (980:980:980) (934:934:934))
        (PORT datad (629:629:629) (596:596:596))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1538:1538:1538) (1445:1445:1445))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (629:629:629) (625:625:625))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (931:931:931))
        (PORT datab (1061:1061:1061) (1026:1026:1026))
        (PORT datac (1357:1357:1357) (1350:1350:1350))
        (PORT datad (979:979:979) (922:922:922))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1935:1935:1935) (1850:1850:1850))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (1083:1083:1083) (1077:1077:1077))
        (PORT datac (610:610:610) (619:619:619))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1292:1292:1292))
        (PORT datab (1687:1687:1687) (1674:1674:1674))
        (PORT datac (673:673:673) (610:610:610))
        (PORT datad (411:411:411) (428:428:428))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (755:755:755))
        (PORT datab (659:659:659) (653:653:653))
        (PORT datac (753:753:753) (778:778:778))
        (PORT datad (1230:1230:1230) (1161:1161:1161))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1928:1928:1928) (1835:1835:1835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (993:993:993))
        (PORT datab (1639:1639:1639) (1585:1585:1585))
        (PORT datac (996:996:996) (985:985:985))
        (PORT datad (987:987:987) (964:964:964))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_im_addr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (904:904:904) (889:889:889))
        (PORT datac (1856:1856:1856) (1768:1768:1768))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (385:385:385) (388:388:388))
        (PORT datad (860:860:860) (795:795:795))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (556:556:556) (581:581:581))
        (PORT sload (1059:1059:1059) (1112:1112:1112))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (742:742:742) (751:751:751))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1633:1633:1633))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (572:572:572))
        (PORT datab (524:524:524) (570:570:570))
        (PORT datac (986:986:986) (945:945:945))
        (PORT datad (440:440:440) (463:463:463))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (487:487:487))
        (PORT datab (647:647:647) (603:603:603))
        (PORT datac (686:686:686) (671:671:671))
        (PORT datad (726:726:726) (706:706:706))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_im\|trc_im_addr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (714:714:714) (693:693:693))
        (PORT datac (610:610:610) (569:569:569))
        (PORT datad (435:435:435) (459:459:459))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (379:379:379))
        (PORT datab (733:733:733) (695:695:695))
        (PORT datac (1740:1740:1740) (1653:1653:1653))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1711:1711:1711) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (1269:1269:1269) (1222:1222:1222))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1176:1176:1176))
        (PORT datab (731:731:731) (754:754:754))
        (PORT datac (731:731:731) (736:736:736))
        (PORT datad (1075:1075:1075) (1082:1082:1082))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1430:1430:1430) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (820:820:820))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1581:1581:1581) (1523:1523:1523))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1776:1776:1776) (1689:1689:1689))
        (PORT datab (726:726:726) (690:690:690))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (766:766:766) (758:758:758))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1711:1711:1711) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (1030:1030:1030) (1028:1028:1028))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (749:749:749))
        (PORT datab (1283:1283:1283) (1205:1205:1205))
        (PORT datac (760:760:760) (786:786:786))
        (PORT datad (411:411:411) (427:427:427))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1928:1928:1928) (1835:1835:1835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1269:1269:1269))
        (PORT datab (680:680:680) (659:659:659))
        (PORT datad (407:407:407) (430:430:430))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (802:802:802))
        (PORT datab (388:388:388) (371:371:371))
        (PORT datac (1745:1745:1745) (1659:1659:1659))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1711:1711:1711) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (611:611:611) (683:683:683))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (753:753:753))
        (PORT datab (693:693:693) (702:702:702))
        (PORT datac (756:756:756) (781:781:781))
        (PORT datad (1232:1232:1232) (1163:1163:1163))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1928:1928:1928) (1835:1835:1835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1267:1267:1267))
        (PORT datab (481:481:481) (497:497:497))
        (PORT datad (432:432:432) (454:454:454))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (805:805:805))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1739:1739:1739) (1652:1652:1652))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1711:1711:1711) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (586:586:586))
        (PORT datab (517:517:517) (563:563:563))
        (PORT datac (977:977:977) (936:936:936))
        (PORT datad (641:641:641) (631:631:631))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1264:1264:1264))
        (PORT datab (701:701:701) (681:681:681))
        (PORT datad (598:598:598) (589:589:589))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1692:1692:1692))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (765:765:765) (757:757:757))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1711:1711:1711) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (755:755:755))
        (PORT datab (438:438:438) (469:469:469))
        (PORT datac (753:753:753) (777:777:777))
        (PORT datad (1229:1229:1229) (1160:1160:1160))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1928:1928:1928) (1835:1835:1835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (334:334:334))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (1249:1249:1249) (1201:1201:1201))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (805:805:805))
        (PORT datab (1760:1760:1760) (1661:1661:1661))
        (PORT datac (242:242:242) (317:317:317))
        (PORT datad (386:386:386) (366:366:366))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1711:1711:1711) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (612:612:612) (684:684:684))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (825:825:825))
        (PORT datab (1283:1283:1283) (1204:1204:1204))
        (PORT datac (693:693:693) (692:692:692))
        (PORT datad (688:688:688) (709:709:709))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1928:1928:1928) (1835:1835:1835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1261:1261:1261))
        (PORT datab (483:483:483) (497:497:497))
        (PORT datad (721:721:721) (733:733:733))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1761:1761:1761) (1662:1662:1662))
        (PORT datac (753:753:753) (774:774:774))
        (PORT datad (764:764:764) (757:757:757))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1711:1711:1711) (1646:1646:1646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (613:613:613) (685:685:685))
        (PORT ena (1609:1609:1609) (1548:1548:1548))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1663:1663:1663))
        (PORT datab (771:771:771) (762:762:762))
        (PORT datac (961:961:961) (927:927:927))
        (PORT datad (704:704:704) (666:666:666))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2035:2035:2035) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1384:1384:1384) (1366:1366:1366))
        (PORT datad (1219:1219:1219) (1172:1172:1172))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1136:1136:1136))
        (PORT datac (1280:1280:1280) (1240:1240:1240))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[10\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (689:689:689))
        (PORT datab (1685:1685:1685) (1673:1673:1673))
        (PORT datad (698:698:698) (679:679:679))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1065:1065:1065) (1061:1061:1061))
        (PORT sload (1942:1942:1942) (1944:1944:1944))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1524:1524:1524) (1449:1449:1449))
        (PORT datad (1334:1334:1334) (1324:1324:1324))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1036:1036:1036))
        (PORT datac (1072:1072:1072) (1094:1094:1094))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1294:1294:1294))
        (PORT datab (1687:1687:1687) (1675:1675:1675))
        (PORT datac (653:653:653) (626:626:626))
        (PORT datad (407:407:407) (432:432:432))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2231:2231:2231) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (785:785:785))
        (PORT datab (1073:1073:1073) (1073:1073:1073))
        (PORT datad (701:701:701) (705:705:705))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1368:1368:1368))
        (PORT datab (333:333:333) (396:396:396))
        (PORT datac (865:865:865) (796:796:796))
        (PORT datad (1709:1709:1709) (1699:1699:1699))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1274:1274:1274) (1241:1241:1241))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[26\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (433:433:433) (428:428:428))
        (PORT datac (384:384:384) (388:388:388))
        (PORT datad (1827:1827:1827) (1634:1634:1634))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (PORT ena (1589:1589:1589) (1497:1497:1497))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (743:743:743))
        (PORT datab (644:644:644) (587:587:587))
        (PORT datad (617:617:617) (559:559:559))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1696:1696:1696) (1649:1649:1649))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT sload (2145:2145:2145) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1601:1601:1601))
        (PORT datad (640:640:640) (628:628:628))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (3874:3874:3874))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (5557:5557:5557) (5677:5677:5677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5994:5994:5994) (6035:6035:6035))
        (PORT d[1] (5251:5251:5251) (5097:5097:5097))
        (PORT d[2] (3359:3359:3359) (3330:3330:3330))
        (PORT d[3] (6834:6834:6834) (6430:6430:6430))
        (PORT d[4] (6151:6151:6151) (5934:5934:5934))
        (PORT d[5] (5301:5301:5301) (5183:5183:5183))
        (PORT d[6] (3434:3434:3434) (3268:3268:3268))
        (PORT d[7] (4392:4392:4392) (4326:4326:4326))
        (PORT d[8] (4451:4451:4451) (4456:4456:4456))
        (PORT d[9] (4650:4650:4650) (4590:4590:4590))
        (PORT d[10] (3435:3435:3435) (3295:3295:3295))
        (PORT d[11] (5901:5901:5901) (5920:5920:5920))
        (PORT d[12] (3492:3492:3492) (3345:3345:3345))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (5553:5553:5553) (5674:5674:5674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6103:6103:6103) (5873:5873:5873))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (5553:5553:5553) (5674:5674:5674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6269:6269:6269) (6081:6081:6081))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT ena (5553:5553:5553) (5674:5674:5674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3754:3754:3754))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (5557:5557:5557) (5677:5677:5677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (5557:5557:5557) (5677:5677:5677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5405:5405:5405) (5246:5246:5246))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT ena (5304:5304:5304) (5480:5480:5480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4061:4061:4061))
        (PORT d[1] (4286:4286:4286) (4175:4175:4175))
        (PORT d[2] (4341:4341:4341) (4245:4245:4245))
        (PORT d[3] (5285:5285:5285) (4970:4970:4970))
        (PORT d[4] (4783:4783:4783) (4520:4520:4520))
        (PORT d[5] (5436:5436:5436) (5396:5396:5396))
        (PORT d[6] (4765:4765:4765) (4496:4496:4496))
        (PORT d[7] (4339:4339:4339) (4273:4273:4273))
        (PORT d[8] (4957:4957:4957) (4709:4709:4709))
        (PORT d[9] (4430:4430:4430) (4306:4306:4306))
        (PORT d[10] (5246:5246:5246) (4933:4933:4933))
        (PORT d[11] (4672:4672:4672) (4733:4733:4733))
        (PORT d[12] (5288:5288:5288) (5040:5040:5040))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT ena (5300:5300:5300) (5477:5477:5477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5617:5617:5617) (5258:5258:5258))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT ena (5300:5300:5300) (5477:5477:5477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6720:6720:6720) (6576:6576:6576))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT ena (5300:5300:5300) (5477:5477:5477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3583:3583:3583))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT ena (5304:5304:5304) (5480:5480:5480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT d[0] (5304:5304:5304) (5480:5480:5480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5159:5159:5159) (4907:4907:4907))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT ena (5955:5955:5955) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4625:4625:4625))
        (PORT d[1] (4922:4922:4922) (4777:4777:4777))
        (PORT d[2] (3423:3423:3423) (3398:3398:3398))
        (PORT d[3] (4984:4984:4984) (4670:4670:4670))
        (PORT d[4] (4844:4844:4844) (4635:4635:4635))
        (PORT d[5] (4901:4901:4901) (4782:4782:4782))
        (PORT d[6] (5895:5895:5895) (5700:5700:5700))
        (PORT d[7] (3772:3772:3772) (3722:3722:3722))
        (PORT d[8] (4392:4392:4392) (4349:4349:4349))
        (PORT d[9] (6265:6265:6265) (6068:6068:6068))
        (PORT d[10] (4762:4762:4762) (4528:4528:4528))
        (PORT d[11] (3947:3947:3947) (4007:4007:4007))
        (PORT d[12] (4586:4586:4586) (4346:4346:4346))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT ena (5951:5951:5951) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6008:6008:6008) (5854:5854:5854))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT ena (5951:5951:5951) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5841:5841:5841) (5629:5629:5629))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT ena (5951:5951:5951) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3162:3162:3162))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT ena (5955:5955:5955) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT d[0] (5955:5955:5955) (6056:6056:6056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3261:3261:3261) (3180:3180:3180))
        (PORT datab (4626:4626:4626) (4679:4679:4679))
        (PORT datac (2641:2641:2641) (2608:2608:2608))
        (PORT datad (2009:2009:2009) (1849:1849:1849))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3189:3189:3189))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (3592:3592:3592) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5943:5943:5943) (5972:5972:5972))
        (PORT d[1] (4552:4552:4552) (4375:4375:4375))
        (PORT d[2] (3048:3048:3048) (3112:3112:3112))
        (PORT d[3] (4931:4931:4931) (4691:4691:4691))
        (PORT d[4] (3149:3149:3149) (2992:2992:2992))
        (PORT d[5] (4813:4813:4813) (4671:4671:4671))
        (PORT d[6] (3169:3169:3169) (3017:3017:3017))
        (PORT d[7] (5032:5032:5032) (4960:4960:4960))
        (PORT d[8] (3335:3335:3335) (3201:3201:3201))
        (PORT d[9] (4934:4934:4934) (4829:4829:4829))
        (PORT d[10] (3698:3698:3698) (3507:3507:3507))
        (PORT d[11] (5675:5675:5675) (5737:5737:5737))
        (PORT d[12] (7486:7486:7486) (7068:7068:7068))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3588:3588:3588) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4201:4201:4201))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3588:3588:3588) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6671:6671:6671) (6495:6495:6495))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT ena (3588:3588:3588) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2396:2396:2396))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT ena (3592:3592:3592) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (3592:3592:3592) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1114:1114:1114))
        (PORT datab (4635:4635:4635) (4690:4690:4690))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1319:1319:1319) (1250:1250:1250))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4383:4383:4383))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT ena (5595:5595:5595) (5694:5694:5694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (4979:4979:4979))
        (PORT d[1] (4594:4594:4594) (4460:4460:4460))
        (PORT d[2] (3070:3070:3070) (3047:3047:3047))
        (PORT d[3] (5055:5055:5055) (4747:4747:4747))
        (PORT d[4] (4487:4487:4487) (4290:4290:4290))
        (PORT d[5] (4576:4576:4576) (4476:4476:4476))
        (PORT d[6] (5582:5582:5582) (5403:5403:5403))
        (PORT d[7] (3757:3757:3757) (3697:3697:3697))
        (PORT d[8] (4047:4047:4047) (4011:4011:4011))
        (PORT d[9] (5953:5953:5953) (5771:5771:5771))
        (PORT d[10] (4482:4482:4482) (4262:4262:4262))
        (PORT d[11] (3945:3945:3945) (4006:4006:4006))
        (PORT d[12] (4602:4602:4602) (4364:4364:4364))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT ena (5591:5591:5591) (5691:5691:5691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4132:4132:4132))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT ena (5591:5591:5591) (5691:5691:5691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (5640:5640:5640))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT ena (5591:5591:5591) (5691:5691:5691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3175:3175:3175))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT ena (5595:5595:5595) (5694:5694:5694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT d[0] (5595:5595:5595) (5694:5694:5694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3448:3448:3448))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (PORT ena (5069:5069:5069) (5225:5225:5225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6161:6161:6161) (6162:6162:6162))
        (PORT d[1] (3587:3587:3587) (3470:3470:3470))
        (PORT d[2] (2997:2997:2997) (3058:3058:3058))
        (PORT d[3] (3936:3936:3936) (3736:3736:3736))
        (PORT d[4] (6014:6014:6014) (5862:5862:5862))
        (PORT d[5] (4740:4740:4740) (4595:4595:4595))
        (PORT d[6] (3528:3528:3528) (3372:3372:3372))
        (PORT d[7] (5012:5012:5012) (4942:4942:4942))
        (PORT d[8] (3657:3657:3657) (3518:3518:3518))
        (PORT d[9] (4578:4578:4578) (4478:4478:4478))
        (PORT d[10] (4730:4730:4730) (4459:4459:4459))
        (PORT d[11] (5374:5374:5374) (5445:5445:5445))
        (PORT d[12] (7542:7542:7542) (7129:7129:7129))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (5065:5065:5065) (5222:5222:5222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3632:3632:3632))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (5065:5065:5065) (5222:5222:5222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6340:6340:6340) (6173:6173:6173))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT ena (5065:5065:5065) (5222:5222:5222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2727:2727:2727))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (PORT ena (5069:5069:5069) (5225:5225:5225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (PORT d[0] (5069:5069:5069) (5225:5225:5225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5437:5437:5437) (5313:5313:5313))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT ena (5174:5174:5174) (5525:5525:5525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4389:4389:4389))
        (PORT d[1] (4374:4374:4374) (4293:4293:4293))
        (PORT d[2] (3958:3958:3958) (3879:3879:3879))
        (PORT d[3] (5208:5208:5208) (4901:4901:4901))
        (PORT d[4] (5043:5043:5043) (4659:4659:4659))
        (PORT d[5] (5446:5446:5446) (5415:5415:5415))
        (PORT d[6] (4939:4939:4939) (4558:4558:4558))
        (PORT d[7] (4532:4532:4532) (4519:4519:4519))
        (PORT d[8] (5151:5151:5151) (4792:4792:4792))
        (PORT d[9] (3967:3967:3967) (3881:3881:3881))
        (PORT d[10] (4979:4979:4979) (4711:4711:4711))
        (PORT d[11] (3645:3645:3645) (3693:3693:3693))
        (PORT d[12] (5475:5475:5475) (5104:5104:5104))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (5170:5170:5170) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3741:3741:3741))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (5170:5170:5170) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (6506:6506:6506))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
        (PORT ena (5170:5170:5170) (5522:5522:5522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3103:3103:3103))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT ena (5174:5174:5174) (5525:5525:5525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (5174:5174:5174) (5525:5525:5525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4401:4401:4401))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (5556:5556:5556) (5675:5675:5675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6019:6019:6019) (6060:6060:6060))
        (PORT d[1] (5230:5230:5230) (5076:5076:5076))
        (PORT d[2] (3368:3368:3368) (3329:3329:3329))
        (PORT d[3] (6826:6826:6826) (6421:6421:6421))
        (PORT d[4] (5858:5858:5858) (5658:5658:5658))
        (PORT d[5] (5268:5268:5268) (5150:5150:5150))
        (PORT d[6] (3468:3468:3468) (3300:3300:3300))
        (PORT d[7] (4417:4417:4417) (4349:4349:4349))
        (PORT d[8] (4100:4100:4100) (4116:4116:4116))
        (PORT d[9] (4681:4681:4681) (4621:4621:4621))
        (PORT d[10] (5329:5329:5329) (5036:5036:5036))
        (PORT d[11] (5621:5621:5621) (5654:5654:5654))
        (PORT d[12] (3493:3493:3493) (3346:3346:3346))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5552:5552:5552) (5672:5672:5672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4375:4375:4375))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5552:5552:5552) (5672:5672:5672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5954:5954:5954) (5784:5784:5784))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5552:5552:5552) (5672:5672:5672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (3942:3942:3942))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (5556:5556:5556) (5675:5675:5675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (5556:5556:5556) (5675:5675:5675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3038:3038:3038) (2807:2807:2807))
        (PORT datab (4633:4633:4633) (4688:4688:4688))
        (PORT datac (1121:1121:1121) (1023:1023:1023))
        (PORT datad (3235:3235:3235) (3143:3143:3143))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3265:3265:3265) (3185:3185:3185))
        (PORT datab (1928:1928:1928) (1848:1848:1848))
        (PORT datac (1493:1493:1493) (1377:1377:1377))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2917:2917:2917) (2829:2829:2829))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[25\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2099:2099:2099))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (384:384:384) (388:388:388))
        (PORT datad (404:404:404) (393:393:393))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (PORT ena (1589:1589:1589) (1497:1497:1497))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[27\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (697:697:697))
        (PORT datab (737:737:737) (726:726:726))
        (PORT datad (657:657:657) (598:598:598))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1109:1109:1109) (1074:1074:1074))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT sload (2145:2145:2145) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1764:1764:1764) (1809:1809:1809))
        (PORT datad (1219:1219:1219) (1170:1170:1170))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (2905:2905:2905))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT ena (6431:6431:6431) (6575:6575:6575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4778:4778:4778))
        (PORT d[1] (6542:6542:6542) (6372:6372:6372))
        (PORT d[2] (5676:5676:5676) (5553:5553:5553))
        (PORT d[3] (6918:6918:6918) (6550:6550:6550))
        (PORT d[4] (7254:7254:7254) (6792:6792:6792))
        (PORT d[5] (6017:6017:6017) (5927:5927:5927))
        (PORT d[6] (7167:7167:7167) (6696:6696:6696))
        (PORT d[7] (6462:6462:6462) (6380:6380:6380))
        (PORT d[8] (7456:7456:7456) (7026:7026:7026))
        (PORT d[9] (6120:6120:6120) (5941:5941:5941))
        (PORT d[10] (6891:6891:6891) (6556:6556:6556))
        (PORT d[11] (5670:5670:5670) (5662:5662:5662))
        (PORT d[12] (7727:7727:7727) (7269:7269:7269))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT ena (6427:6427:6427) (6572:6572:6572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4288:4288:4288) (4192:4192:4192))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT ena (6427:6427:6427) (6572:6572:6572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8326:8326:8326) (8119:8119:8119))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT ena (6427:6427:6427) (6572:6572:6572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2453:2453:2453))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT ena (6431:6431:6431) (6575:6575:6575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT d[0] (6431:6431:6431) (6575:6575:6575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2375:2375:2375))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT ena (6779:6779:6779) (6930:6930:6930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4514:4514:4514))
        (PORT d[1] (5940:5940:5940) (5795:5795:5795))
        (PORT d[2] (5319:5319:5319) (5198:5198:5198))
        (PORT d[3] (6544:6544:6544) (6178:6178:6178))
        (PORT d[4] (6997:6997:6997) (6548:6548:6548))
        (PORT d[5] (5642:5642:5642) (5561:5561:5561))
        (PORT d[6] (6818:6818:6818) (6351:6351:6351))
        (PORT d[7] (6418:6418:6418) (6335:6335:6335))
        (PORT d[8] (7149:7149:7149) (6724:6724:6724))
        (PORT d[9] (6115:6115:6115) (5936:5936:5936))
        (PORT d[10] (6545:6545:6545) (6218:6218:6218))
        (PORT d[11] (5351:5351:5351) (5349:5349:5349))
        (PORT d[12] (7724:7724:7724) (7263:7263:7263))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT ena (6775:6775:6775) (6927:6927:6927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3734:3734:3734))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT ena (6775:6775:6775) (6927:6927:6927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7944:7944:7944) (7740:7740:7740))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT ena (6775:6775:6775) (6927:6927:6927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2764:2764:2764))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT ena (6779:6779:6779) (6930:6930:6930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT d[0] (6779:6779:6779) (6930:6930:6930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2262:2262:2262))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT ena (7222:7222:7222) (7344:7344:7344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4418:4418:4418))
        (PORT d[1] (4781:4781:4781) (4730:4730:4730))
        (PORT d[2] (4830:4830:4830) (4755:4755:4755))
        (PORT d[3] (6916:6916:6916) (6562:6562:6562))
        (PORT d[4] (6090:6090:6090) (5785:5785:5785))
        (PORT d[5] (6048:6048:6048) (5967:5967:5967))
        (PORT d[6] (5851:5851:5851) (5556:5556:5556))
        (PORT d[7] (7845:7845:7845) (7658:7658:7658))
        (PORT d[8] (5885:5885:5885) (5604:5604:5604))
        (PORT d[9] (5588:5588:5588) (5446:5446:5446))
        (PORT d[10] (7378:7378:7378) (7030:7030:7030))
        (PORT d[11] (2538:2538:2538) (2540:2540:2540))
        (PORT d[12] (3319:3319:3319) (3139:3139:3139))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (7218:7218:7218) (7341:7341:7341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3218:3218:3218))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (7218:7218:7218) (7341:7341:7341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9045:9045:9045) (8845:8845:8845))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (7218:7218:7218) (7341:7341:7341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3122:3122:3122))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT ena (7222:7222:7222) (7344:7344:7344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (7222:7222:7222) (7344:7344:7344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3624:3624:3624) (3457:3457:3457))
        (PORT datab (2172:2172:2172) (1985:1985:1985))
        (PORT datac (4724:4724:4724) (4726:4726:4726))
        (PORT datad (998:998:998) (946:946:946))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2276:2276:2276))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT ena (7248:7248:7248) (7370:7370:7370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4114:4114:4114))
        (PORT d[1] (4775:4775:4775) (4725:4725:4725))
        (PORT d[2] (5065:5065:5065) (4950:4950:4950))
        (PORT d[3] (6660:6660:6660) (6324:6324:6324))
        (PORT d[4] (6124:6124:6124) (5825:5825:5825))
        (PORT d[5] (6047:6047:6047) (5966:5966:5966))
        (PORT d[6] (5818:5818:5818) (5524:5524:5524))
        (PORT d[7] (7503:7503:7503) (7319:7319:7319))
        (PORT d[8] (5630:5630:5630) (5367:5367:5367))
        (PORT d[9] (5617:5617:5617) (5478:5478:5478))
        (PORT d[10] (7103:7103:7103) (6768:6768:6768))
        (PORT d[11] (5990:5990:5990) (6002:6002:6002))
        (PORT d[12] (3312:3312:3312) (3130:3130:3130))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (7244:7244:7244) (7367:7367:7367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3726:3726:3726))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (7244:7244:7244) (7367:7367:7367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9047:9047:9047) (8844:8844:8844))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT ena (7244:7244:7244) (7367:7367:7367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3080:3080:3080))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT ena (7248:7248:7248) (7370:7370:7370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (7248:7248:7248) (7370:7370:7370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3628:3628:3628) (3461:3461:3461))
        (PORT datab (2203:2203:2203) (2003:2003:2003))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (649:649:649) (611:611:611))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (1918:1918:1918))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (7248:7248:7248) (7369:7369:7369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4092:4092:4092))
        (PORT d[1] (4781:4781:4781) (4705:4705:4705))
        (PORT d[2] (5082:5082:5082) (4973:4973:4973))
        (PORT d[3] (6657:6657:6657) (6320:6320:6320))
        (PORT d[4] (6145:6145:6145) (5845:5845:5845))
        (PORT d[5] (6036:6036:6036) (5954:5954:5954))
        (PORT d[6] (5807:5807:5807) (5512:5512:5512))
        (PORT d[7] (7514:7514:7514) (7338:7338:7338))
        (PORT d[8] (5611:5611:5611) (5338:5338:5338))
        (PORT d[9] (5290:5290:5290) (5156:5156:5156))
        (PORT d[10] (7042:7042:7042) (6708:6708:6708))
        (PORT d[11] (6004:6004:6004) (6021:6021:6021))
        (PORT d[12] (3306:3306:3306) (3126:3126:3126))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT ena (7244:7244:7244) (7366:7366:7366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2051:2051:2051))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT ena (7244:7244:7244) (7366:7366:7366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9044:9044:9044) (8840:8840:8840))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT ena (7244:7244:7244) (7366:7366:7366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2818:2818:2818))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT ena (7248:7248:7248) (7369:7369:7369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT d[0] (7248:7248:7248) (7369:7369:7369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2182:2182:2182))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT ena (5730:5730:5730) (6000:6000:6000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3783:3783:3783))
        (PORT d[1] (4443:4443:4443) (4376:4376:4376))
        (PORT d[2] (4738:4738:4738) (4637:4637:4637))
        (PORT d[3] (6307:6307:6307) (5976:5976:5976))
        (PORT d[4] (5790:5790:5790) (5500:5500:5500))
        (PORT d[5] (5710:5710:5710) (5638:5638:5638))
        (PORT d[6] (5774:5774:5774) (5478:5478:5478))
        (PORT d[7] (7176:7176:7176) (7005:7005:7005))
        (PORT d[8] (5304:5304:5304) (5050:5050:5050))
        (PORT d[9] (4920:4920:4920) (4786:4786:4786))
        (PORT d[10] (6703:6703:6703) (6372:6372:6372))
        (PORT d[11] (5675:5675:5675) (5703:5703:5703))
        (PORT d[12] (4311:4311:4311) (4097:4097:4097))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (PORT ena (5726:5726:5726) (5997:5997:5997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (4064:4064:4064))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (PORT ena (5726:5726:5726) (5997:5997:5997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8706:8706:8706) (8508:8508:8508))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (PORT ena (5726:5726:5726) (5997:5997:5997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2507:2507:2507))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT ena (5730:5730:5730) (6000:6000:6000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (5730:5730:5730) (6000:6000:6000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2216:2216:2216))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT ena (5450:5450:5450) (5706:5706:5706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3741:3741:3741))
        (PORT d[1] (4442:4442:4442) (4375:4375:4375))
        (PORT d[2] (4748:4748:4748) (4647:4647:4647))
        (PORT d[3] (6324:6324:6324) (5992:5992:5992))
        (PORT d[4] (5815:5815:5815) (5523:5523:5523))
        (PORT d[5] (5704:5704:5704) (5631:5631:5631))
        (PORT d[6] (5184:5184:5184) (4912:4912:4912))
        (PORT d[7] (7175:7175:7175) (7003:7003:7003))
        (PORT d[8] (5306:5306:5306) (5045:5045:5045))
        (PORT d[9] (4974:4974:4974) (4853:4853:4853))
        (PORT d[10] (6670:6670:6670) (6340:6340:6340))
        (PORT d[11] (5700:5700:5700) (5725:5725:5725))
        (PORT d[12] (4303:4303:4303) (4089:4089:4089))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT ena (5446:5446:5446) (5703:5703:5703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8099:8099:8099) (7620:7620:7620))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT ena (5446:5446:5446) (5703:5703:5703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8706:8706:8706) (8508:8508:8508))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT ena (5446:5446:5446) (5703:5703:5703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2103:2103:2103))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT ena (5450:5450:5450) (5706:5706:5706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT d[0] (5450:5450:5450) (5706:5706:5706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3214:3214:3214))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT ena (6432:6432:6432) (6575:6575:6575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4468:4468:4468))
        (PORT d[1] (6264:6264:6264) (6106:6106:6106))
        (PORT d[2] (5643:5643:5643) (5520:5520:5520))
        (PORT d[3] (5929:5929:5929) (5653:5653:5653))
        (PORT d[4] (6994:6994:6994) (6545:6545:6545))
        (PORT d[5] (5977:5977:5977) (5888:5888:5888))
        (PORT d[6] (6823:6823:6823) (6357:6357:6357))
        (PORT d[7] (6430:6430:6430) (6347:6347:6347))
        (PORT d[8] (7442:7442:7442) (7011:7011:7011))
        (PORT d[9] (6094:6094:6094) (5916:5916:5916))
        (PORT d[10] (6902:6902:6902) (6565:6565:6565))
        (PORT d[11] (5631:5631:5631) (5623:5623:5623))
        (PORT d[12] (7694:7694:7694) (7236:7236:7236))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT ena (6428:6428:6428) (6572:6572:6572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5033:5033:5033))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT ena (6428:6428:6428) (6572:6572:6572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7946:7946:7946) (7743:7743:7743))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT ena (6428:6428:6428) (6572:6572:6572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2441:2441:2441))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT ena (6432:6432:6432) (6575:6575:6575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (PORT d[0] (6432:6432:6432) (6575:6575:6575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3628:3628:3628) (3462:3462:3462))
        (PORT datab (1282:1282:1282) (1226:1226:1226))
        (PORT datac (4723:4723:4723) (4725:4725:4725))
        (PORT datad (1385:1385:1385) (1357:1357:1357))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (962:962:962))
        (PORT datab (1327:1327:1327) (1273:1273:1273))
        (PORT datac (4724:4724:4724) (4726:4726:4726))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (2673:2673:2673) (2536:2536:2536))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[27\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1490:1490:1490))
        (PORT datab (698:698:698) (646:646:646))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (420:420:420) (418:418:418))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (PORT ena (1902:1902:1902) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1253:1253:1253))
        (PORT datab (368:368:368) (482:482:482))
        (PORT datac (676:676:676) (651:651:651))
        (PORT datad (377:377:377) (354:354:354))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_mem_byte_en\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1733:1733:1733))
        (PORT datab (1083:1083:1083) (1031:1031:1031))
        (PORT datac (1504:1504:1504) (1422:1422:1422))
        (PORT datad (1615:1615:1615) (1540:1540:1540))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1252:1252:1252))
        (PORT datac (946:946:946) (992:992:992))
        (PORT datad (1147:1147:1147) (1143:1143:1143))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1041:1041:1041) (1054:1054:1054))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1245:1245:1245))
        (PORT datab (1129:1129:1129) (1137:1137:1137))
        (PORT datac (691:691:691) (647:647:647))
        (PORT datad (670:670:670) (627:627:627))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1062:1062:1062) (1056:1056:1056))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (460:460:460))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (725:725:725) (699:699:699))
        (PORT datad (655:655:655) (612:612:612))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (PORT ena (1902:1902:1902) (1790:1790:1790))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[23\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (636:636:636))
        (PORT datab (916:916:916) (840:840:840))
        (PORT datad (931:931:931) (875:875:875))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1792:1792:1792) (1851:1851:1851))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4226:4226:4226))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT ena (5154:5154:5154) (5270:5270:5270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5297:5297:5297) (5338:5338:5338))
        (PORT d[1] (3608:3608:3608) (3494:3494:3494))
        (PORT d[2] (2691:2691:2691) (2757:2757:2757))
        (PORT d[3] (4318:4318:4318) (4099:4099:4099))
        (PORT d[4] (5588:5588:5588) (5439:5439:5439))
        (PORT d[5] (4132:4132:4132) (3995:3995:3995))
        (PORT d[6] (3830:3830:3830) (3661:3661:3661))
        (PORT d[7] (4364:4364:4364) (4312:4312:4312))
        (PORT d[8] (4005:4005:4005) (3856:3856:3856))
        (PORT d[9] (4271:4271:4271) (4173:4173:4173))
        (PORT d[10] (4247:4247:4247) (4029:4029:4029))
        (PORT d[11] (5018:5018:5018) (5082:5082:5082))
        (PORT d[12] (6649:6649:6649) (6285:6285:6285))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (5150:5150:5150) (5267:5267:5267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6714:6714:6714) (6484:6484:6484))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (5150:5150:5150) (5267:5267:5267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5988:5988:5988) (5826:5826:5826))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (5150:5150:5150) (5267:5267:5267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3881:3881:3881))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT ena (5154:5154:5154) (5270:5270:5270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (5154:5154:5154) (5270:5270:5270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4185:4185:4185))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5288:5288:5288) (5466:5466:5466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (4098:4098:4098))
        (PORT d[1] (4028:4028:4028) (3930:3930:3930))
        (PORT d[2] (4567:4567:4567) (4447:4447:4447))
        (PORT d[3] (5275:5275:5275) (4952:4952:4952))
        (PORT d[4] (4820:4820:4820) (4550:4550:4550))
        (PORT d[5] (5715:5715:5715) (5655:5655:5655))
        (PORT d[6] (4777:4777:4777) (4507:4507:4507))
        (PORT d[7] (4362:4362:4362) (4304:4304:4304))
        (PORT d[8] (4963:4963:4963) (4716:4716:4716))
        (PORT d[9] (4412:4412:4412) (4287:4287:4287))
        (PORT d[10] (5285:5285:5285) (4971:4971:4971))
        (PORT d[11] (4348:4348:4348) (4421:4421:4421))
        (PORT d[12] (5600:5600:5600) (5332:5332:5332))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT ena (5284:5284:5284) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5091:5091:5091) (4855:4855:4855))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT ena (5284:5284:5284) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6705:6705:6705) (6559:6559:6559))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT ena (5284:5284:5284) (5463:5463:5463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4219:4219:4219))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5288:5288:5288) (5466:5466:5466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (5288:5288:5288) (5466:5466:5466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4390:4390:4390))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (4992:4992:4992) (5162:5162:5162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4127:4127:4127))
        (PORT d[1] (4287:4287:4287) (4163:4163:4163))
        (PORT d[2] (4025:4025:4025) (3947:3947:3947))
        (PORT d[3] (5287:5287:5287) (4965:4965:4965))
        (PORT d[4] (4846:4846:4846) (4573:4573:4573))
        (PORT d[5] (5456:5456:5456) (5414:5414:5414))
        (PORT d[6] (4782:4782:4782) (4513:4513:4513))
        (PORT d[7] (4344:4344:4344) (4282:4282:4282))
        (PORT d[8] (5275:5275:5275) (5007:5007:5007))
        (PORT d[9] (4115:4115:4115) (4001:4001:4001))
        (PORT d[10] (5286:5286:5286) (4972:4972:4972))
        (PORT d[11] (4342:4342:4342) (4416:4416:4416))
        (PORT d[12] (5296:5296:5296) (5049:5049:5049))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (4988:4988:4988) (5159:5159:5159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (4673:4673:4673))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (4988:4988:4988) (5159:5159:5159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6411:6411:6411) (6270:6270:6270))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (4988:4988:4988) (5159:5159:5159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4275:4275:4275) (4213:4213:4213))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (4992:4992:4992) (5162:5162:5162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (4992:4992:4992) (5162:5162:5162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1849:1849:1849))
        (PORT datab (2845:2845:2845) (2743:2743:2743))
        (PORT datac (1995:1995:1995) (1952:1952:1952))
        (PORT datad (1756:1756:1756) (1723:1723:1723))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4477:4477:4477))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT ena (5611:5611:5611) (5803:5803:5803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3794:3794:3794))
        (PORT d[1] (3945:3945:3945) (3837:3837:3837))
        (PORT d[2] (4338:4338:4338) (4242:4242:4242))
        (PORT d[3] (5921:5921:5921) (5583:5583:5583))
        (PORT d[4] (4194:4194:4194) (3958:3958:3958))
        (PORT d[5] (5412:5412:5412) (5371:5371:5371))
        (PORT d[6] (4170:4170:4170) (3927:3927:3927))
        (PORT d[7] (4993:4993:4993) (4911:4911:4911))
        (PORT d[8] (4347:4347:4347) (4124:4124:4124))
        (PORT d[9] (4850:4850:4850) (4722:4722:4722))
        (PORT d[10] (4634:4634:4634) (4357:4357:4357))
        (PORT d[11] (4032:4032:4032) (4111:4111:4111))
        (PORT d[12] (4618:4618:4618) (4392:4392:4392))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (5607:5607:5607) (5800:5800:5800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5445:5445:5445) (5160:5160:5160))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (5607:5607:5607) (5800:5800:5800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7078:7078:7078) (6921:6921:6921))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT ena (5607:5607:5607) (5800:5800:5800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4650:4650:4650) (4334:4334:4334))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT ena (5611:5611:5611) (5803:5803:5803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT d[0] (5611:5611:5611) (5803:5803:5803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2106:2106:2106))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2601:2601:2601) (2496:2496:2496))
        (PORT datad (1764:1764:1764) (1810:1810:1810))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2782:2782:2782) (2681:2681:2681))
        (PORT datab (2065:2065:2065) (2061:2061:2061))
        (PORT datac (196:196:196) (227:227:227))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[23\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1271:1271:1271))
        (PORT datab (1034:1034:1034) (986:986:986))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (2171:2171:2171) (1989:1989:1989))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1346:1346:1346) (1285:1285:1285))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1601:1601:1601))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (1959:1959:1959))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT ena (4481:4481:4481) (4639:4639:4639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3503:3503:3503))
        (PORT d[1] (3564:3564:3564) (3413:3413:3413))
        (PORT d[2] (2285:2285:2285) (2204:2204:2204))
        (PORT d[3] (2212:2212:2212) (2102:2102:2102))
        (PORT d[4] (3881:3881:3881) (3729:3729:3729))
        (PORT d[5] (3835:3835:3835) (3671:3671:3671))
        (PORT d[6] (3817:3817:3817) (3655:3655:3655))
        (PORT d[7] (2850:2850:2850) (2717:2717:2717))
        (PORT d[8] (1963:1963:1963) (1872:1872:1872))
        (PORT d[9] (2771:2771:2771) (2634:2634:2634))
        (PORT d[10] (4043:4043:4043) (3860:3860:3860))
        (PORT d[11] (3142:3142:3142) (3140:3140:3140))
        (PORT d[12] (4002:4002:4002) (3801:3801:3801))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (4477:4477:4477) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5134:5134:5134) (4821:4821:4821))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (4477:4477:4477) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7984:7984:7984) (7766:7766:7766))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (4477:4477:4477) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3205:3205:3205))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT ena (4481:4481:4481) (4639:4639:4639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (4481:4481:4481) (4639:4639:4639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1616:1616:1616))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT ena (4789:4789:4789) (4960:4960:4960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3808:3808:3808))
        (PORT d[1] (3919:3919:3919) (3760:3760:3760))
        (PORT d[2] (1934:1934:1934) (1854:1854:1854))
        (PORT d[3] (2779:2779:2779) (2639:2639:2639))
        (PORT d[4] (1618:1618:1618) (1544:1544:1544))
        (PORT d[5] (4151:4151:4151) (3975:3975:3975))
        (PORT d[6] (4163:4163:4163) (3990:3990:3990))
        (PORT d[7] (2509:2509:2509) (2392:2392:2392))
        (PORT d[8] (1626:1626:1626) (1545:1545:1545))
        (PORT d[9] (2453:2453:2453) (2335:2335:2335))
        (PORT d[10] (4364:4364:4364) (4172:4172:4172))
        (PORT d[11] (3514:3514:3514) (3495:3495:3495))
        (PORT d[12] (4325:4325:4325) (4112:4112:4112))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT ena (4785:4785:4785) (4957:4957:4957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3152:3152:3152))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT ena (4785:4785:4785) (4957:4957:4957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8306:8306:8306) (8075:8075:8075))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT ena (4785:4785:4785) (4957:4957:4957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3205:3205:3205))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT ena (4789:4789:4789) (4960:4960:4960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT d[0] (4789:4789:4789) (4960:4960:4960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3097:3097:3097))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (5114:5114:5114) (5361:5361:5361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3425:3425:3425))
        (PORT d[1] (4722:4722:4722) (4634:4634:4634))
        (PORT d[2] (4419:4419:4419) (4328:4328:4328))
        (PORT d[3] (5991:5991:5991) (5669:5669:5669))
        (PORT d[4] (5494:5494:5494) (5215:5215:5215))
        (PORT d[5] (5373:5373:5373) (5303:5303:5303))
        (PORT d[6] (4849:4849:4849) (4587:4587:4587))
        (PORT d[7] (6796:6796:6796) (6624:6624:6624))
        (PORT d[8] (5007:5007:5007) (4762:4762:4762))
        (PORT d[9] (4649:4649:4649) (4536:4536:4536))
        (PORT d[10] (6329:6329:6329) (6011:6011:6011))
        (PORT d[11] (5388:5388:5388) (5425:5425:5425))
        (PORT d[12] (3956:3956:3956) (3749:3749:3749))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5110:5110:5110) (5358:5358:5358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5887:5887:5887) (5635:5635:5635))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5110:5110:5110) (5358:5358:5358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8379:8379:8379) (8188:8188:8188))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT ena (5110:5110:5110) (5358:5358:5358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4019:4019:4019))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT ena (5114:5114:5114) (5361:5361:5361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (5114:5114:5114) (5361:5361:5361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2524:2524:2524))
        (PORT clk (2291:2291:2291) (2321:2321:2321))
        (PORT ena (2378:2378:2378) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1790:1790:1790))
        (PORT d[1] (4900:4900:4900) (4632:4632:4632))
        (PORT d[2] (1783:1783:1783) (1772:1772:1772))
        (PORT d[3] (3468:3468:3468) (3297:3297:3297))
        (PORT d[4] (4365:4365:4365) (4147:4147:4147))
        (PORT d[5] (1957:1957:1957) (1868:1868:1868))
        (PORT d[6] (4094:4094:4094) (3914:3914:3914))
        (PORT d[7] (3884:3884:3884) (3734:3734:3734))
        (PORT d[8] (1865:1865:1865) (1747:1747:1747))
        (PORT d[9] (4786:4786:4786) (4590:4590:4590))
        (PORT d[10] (4096:4096:4096) (3934:3934:3934))
        (PORT d[11] (3748:3748:3748) (3710:3710:3710))
        (PORT d[12] (4149:4149:4149) (3986:3986:3986))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
        (PORT ena (2374:2374:2374) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1461:1461:1461))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
        (PORT ena (2374:2374:2374) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6638:6638:6638) (6438:6438:6438))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
        (PORT ena (2374:2374:2374) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3263:3263:3263))
        (PORT clk (2291:2291:2291) (2321:2321:2321))
        (PORT ena (2378:2378:2378) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2321:2321:2321))
        (PORT d[0] (2378:2378:2378) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2093:2093:2093))
        (PORT datab (3339:3339:3339) (3289:3289:3289))
        (PORT datac (1426:1426:1426) (1423:1423:1423))
        (PORT datad (879:879:879) (792:792:792))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1436:1436:1436))
        (PORT datab (3342:3342:3342) (3293:3293:3293))
        (PORT datac (1161:1161:1161) (1083:1083:1083))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (2019:2019:2019) (1968:1968:1968))
        (PORT datac (1285:1285:1285) (1240:1240:1240))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[3\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1263:1263:1263))
        (PORT datab (1439:1439:1439) (1317:1317:1317))
        (PORT datac (1102:1102:1102) (1034:1034:1034))
        (PORT datad (990:990:990) (954:954:954))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1094:1094:1094))
        (PORT datab (1705:1705:1705) (1680:1680:1680))
        (PORT datac (1258:1258:1258) (1249:1249:1249))
        (PORT datad (1874:1874:1874) (1821:1821:1821))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_use_imm\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (704:704:704))
        (PORT datab (699:699:699) (682:682:682))
        (PORT datac (1549:1549:1549) (1484:1484:1484))
        (PORT datad (1168:1168:1168) (1090:1090:1090))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_use_imm\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1275:1275:1275) (1241:1241:1241))
        (PORT datac (1738:1738:1738) (1607:1607:1607))
        (PORT datad (702:702:702) (672:672:672))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_use_imm\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (774:774:774))
        (PORT datac (1193:1193:1193) (1145:1145:1145))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1183:1183:1183))
        (PORT datab (248:248:248) (291:291:291))
        (PORT datac (1235:1235:1235) (1192:1192:1192))
        (PORT datad (232:232:232) (259:259:259))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1097:1097:1097))
        (PORT datac (757:757:757) (772:772:772))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_mem_byte_en\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1732:1732:1732))
        (PORT datab (1083:1083:1083) (1030:1030:1030))
        (PORT datac (1504:1504:1504) (1423:1423:1423))
        (PORT datad (1614:1614:1614) (1539:1539:1539))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datac (1005:1005:1005) (1004:1004:1004))
        (PORT datad (1056:1056:1056) (1064:1064:1064))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (979:979:979) (974:974:974))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (974:974:974))
        (PORT datab (994:994:994) (938:938:938))
        (PORT datac (1075:1075:1075) (1090:1090:1090))
        (PORT datad (1024:1024:1024) (1029:1029:1029))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1125:1125:1125))
        (PORT datab (1064:1064:1064) (1061:1061:1061))
        (PORT datac (732:732:732) (737:737:737))
        (PORT datad (1011:1011:1011) (1007:1007:1007))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1430:1430:1430) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datab (1628:1628:1628) (1562:1562:1562))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1396:1396:1396))
        (PORT datab (680:680:680) (657:657:657))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (445:445:445) (456:456:456))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (830:830:830) (846:846:846))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|resetlatch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (622:622:622))
        (PORT datab (277:277:277) (352:352:352))
        (PORT datad (943:943:943) (911:911:911))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|resetlatch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (1345:1345:1345) (1280:1280:1280))
        (PORT datac (239:239:239) (313:313:313))
        (PORT datad (637:637:637) (625:625:625))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1425:1425:1425) (1373:1373:1373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1630:1630:1630) (1561:1561:1561))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (978:978:978))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (787:787:787) (822:822:822))
        (PORT datad (741:741:741) (754:754:754))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1391:1391:1391))
        (PORT datac (1039:1039:1039) (1052:1052:1052))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1542:1542:1542))
        (PORT datab (1039:1039:1039) (980:980:980))
        (PORT datac (1812:1812:1812) (1671:1671:1671))
        (PORT datad (1143:1143:1143) (1159:1159:1159))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (1343:1343:1343) (1324:1324:1324))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[22\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1497:1497:1497))
        (PORT datab (1577:1577:1577) (1573:1573:1573))
        (PORT datac (1464:1464:1464) (1377:1377:1377))
        (PORT datad (1492:1492:1492) (1459:1459:1459))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[22\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (460:460:460))
        (PORT datab (1477:1477:1477) (1393:1393:1393))
        (PORT datac (1136:1136:1136) (1068:1068:1068))
        (PORT datad (348:348:348) (331:331:331))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (PORT ena (2235:2235:2235) (2117:2117:2117))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1670:1670:1670) (1588:1588:1588))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (795:795:795))
        (PORT datad (1289:1289:1289) (1276:1276:1276))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_ienable\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (481:481:481))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_ienable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_reg_readdata\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (979:979:979))
        (PORT datab (430:430:430) (428:428:428))
        (PORT datac (947:947:947) (893:893:893))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1580:1580:1580) (1487:1487:1487))
        (PORT sload (2247:2247:2247) (2312:2312:2312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1524:1524:1524) (1472:1472:1472))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1238:1238:1238))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (722:722:722) (730:730:730))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (772:772:772))
        (PORT datab (1039:1039:1039) (992:992:992))
        (PORT datac (1270:1270:1270) (1221:1221:1221))
        (PORT datad (656:656:656) (624:624:624))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1102:1102:1102))
        (PORT datab (1715:1715:1715) (1693:1693:1693))
        (PORT datac (1250:1250:1250) (1239:1239:1239))
        (PORT datad (1866:1866:1866) (1812:1812:1812))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1494:1494:1494))
        (PORT datab (1324:1324:1324) (1289:1289:1289))
        (PORT datac (1446:1446:1446) (1391:1391:1391))
        (PORT datad (1302:1302:1302) (1252:1252:1252))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_force_src2_zero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (709:709:709))
        (PORT datab (1028:1028:1028) (1025:1025:1025))
        (PORT datac (652:652:652) (634:634:634))
        (PORT datad (667:667:667) (643:643:643))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_exception\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (681:681:681))
        (PORT datab (1019:1019:1019) (1014:1014:1014))
        (PORT datac (912:912:912) (852:852:852))
        (PORT datad (1575:1575:1575) (1511:1511:1511))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_exception\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (737:737:737))
        (PORT datab (756:756:756) (731:731:731))
        (PORT datac (679:679:679) (656:656:656))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_exception\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (276:276:276))
        (PORT datab (1582:1582:1582) (1513:1513:1513))
        (PORT datac (910:910:910) (851:851:851))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (399:399:399))
        (PORT datab (436:436:436) (413:413:413))
        (PORT datac (685:685:685) (655:655:655))
        (PORT datad (921:921:921) (857:857:857))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1167:1167:1167))
        (PORT datab (1243:1243:1243) (1201:1201:1201))
        (PORT datac (1227:1227:1227) (1185:1185:1185))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (392:392:392))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (1520:1520:1520) (1429:1429:1429))
        (PORT datad (708:708:708) (685:685:685))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_dst_regnum\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT asdata (1335:1335:1335) (1273:1273:1273))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1763:1763:1763) (1816:1816:1816))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4785:4785:4785))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (6026:6026:6026) (6107:6107:6107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5211:5211:5211) (5206:5206:5206))
        (PORT d[1] (6152:6152:6152) (6138:6138:6138))
        (PORT d[2] (2987:2987:2987) (3041:3041:3041))
        (PORT d[3] (3315:3315:3315) (3127:3127:3127))
        (PORT d[4] (4153:4153:4153) (4078:4078:4078))
        (PORT d[5] (5881:5881:5881) (5843:5843:5843))
        (PORT d[6] (2795:2795:2795) (2828:2828:2828))
        (PORT d[7] (3356:3356:3356) (3185:3185:3185))
        (PORT d[8] (3002:3002:3002) (2986:2986:2986))
        (PORT d[9] (3048:3048:3048) (2903:2903:2903))
        (PORT d[10] (3093:3093:3093) (2959:2959:2959))
        (PORT d[11] (3289:3289:3289) (3227:3227:3227))
        (PORT d[12] (3369:3369:3369) (3171:3171:3171))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT ena (6022:6022:6022) (6104:6104:6104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (3937:3937:3937))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT ena (6022:6022:6022) (6104:6104:6104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5914:5914:5914) (5740:5740:5740))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT ena (6022:6022:6022) (6104:6104:6104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4021:4021:4021))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT ena (6026:6026:6026) (6107:6107:6107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT d[0] (6026:6026:6026) (6107:6107:6107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (4782:4782:4782))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT ena (6196:6196:6196) (6304:6304:6304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4484:4484:4484))
        (PORT d[1] (5659:5659:5659) (5589:5589:5589))
        (PORT d[2] (2297:2297:2297) (2346:2346:2346))
        (PORT d[3] (3440:3440:3440) (3310:3310:3310))
        (PORT d[4] (5080:5080:5080) (4893:4893:4893))
        (PORT d[5] (5651:5651:5651) (5637:5637:5637))
        (PORT d[6] (2597:2597:2597) (2571:2571:2571))
        (PORT d[7] (3490:3490:3490) (3269:3269:3269))
        (PORT d[8] (2897:2897:2897) (2817:2817:2817))
        (PORT d[9] (5434:5434:5434) (5307:5307:5307))
        (PORT d[10] (3510:3510:3510) (3406:3406:3406))
        (PORT d[11] (2835:2835:2835) (2834:2834:2834))
        (PORT d[12] (3471:3471:3471) (3341:3341:3341))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6192:6192:6192) (6301:6301:6301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (4982:4982:4982))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6192:6192:6192) (6301:6301:6301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5572:5572:5572) (5384:5384:5384))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT ena (6192:6192:6192) (6301:6301:6301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3604:3604:3604))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT ena (6196:6196:6196) (6304:6304:6304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (6196:6196:6196) (6304:6304:6304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4577:4577:4577))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (7349:7349:7349) (7437:7437:7437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5403:5403:5403) (5459:5459:5459))
        (PORT d[1] (6804:6804:6804) (6750:6750:6750))
        (PORT d[2] (2345:2345:2345) (2265:2265:2265))
        (PORT d[3] (3756:3756:3756) (3585:3585:3585))
        (PORT d[4] (4320:4320:4320) (4252:4252:4252))
        (PORT d[5] (6608:6608:6608) (6556:6556:6556))
        (PORT d[6] (2390:2390:2390) (2360:2360:2360))
        (PORT d[7] (3456:3456:3456) (3309:3309:3309))
        (PORT d[8] (4125:4125:4125) (4112:4112:4112))
        (PORT d[9] (3837:3837:3837) (3668:3668:3668))
        (PORT d[10] (3427:3427:3427) (3262:3262:3262))
        (PORT d[11] (3529:3529:3529) (3525:3525:3525))
        (PORT d[12] (4364:4364:4364) (4152:4152:4152))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7345:7345:7345) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3683:3683:3683))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7345:7345:7345) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7296:7296:7296) (7115:7115:7115))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT ena (7345:7345:7345) (7434:7434:7434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (4940:4940:4940))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT ena (7349:7349:7349) (7437:7437:7437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (7349:7349:7349) (7437:7437:7437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (3859:3859:3859))
        (PORT clk (2253:2253:2253) (2287:2287:2287))
        (PORT ena (5944:5944:5944) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5375:5375:5375))
        (PORT d[1] (8374:8374:8374) (7766:7766:7766))
        (PORT d[2] (2192:2192:2192) (2232:2232:2232))
        (PORT d[3] (6863:6863:6863) (6491:6491:6491))
        (PORT d[4] (6628:6628:6628) (6289:6289:6289))
        (PORT d[5] (7293:7293:7293) (7140:7140:7140))
        (PORT d[6] (6583:6583:6583) (6249:6249:6249))
        (PORT d[7] (5428:5428:5428) (5321:5321:5321))
        (PORT d[8] (2568:2568:2568) (2481:2481:2481))
        (PORT d[9] (6048:6048:6048) (5862:5862:5862))
        (PORT d[10] (6801:6801:6801) (6460:6460:6460))
        (PORT d[11] (2877:2877:2877) (2880:2880:2880))
        (PORT d[12] (7210:7210:7210) (6735:6735:6735))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT ena (5940:5940:5940) (6026:6026:6026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3690:3690:3690))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT ena (5940:5940:5940) (6026:6026:6026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (4790:4790:4790))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT ena (5940:5940:5940) (6026:6026:6026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (3869:3869:3869))
        (PORT clk (2253:2253:2253) (2287:2287:2287))
        (PORT ena (5944:5944:5944) (6029:6029:6029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2287:2287:2287))
        (PORT d[0] (5944:5944:5944) (6029:6029:6029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (749:749:749))
        (PORT datab (732:732:732) (736:736:736))
        (PORT datac (2344:2344:2344) (2177:2177:2177))
        (PORT datad (2202:2202:2202) (2136:2136:2136))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2400:2400:2400))
        (PORT datab (3249:3249:3249) (3065:3065:3065))
        (PORT datac (699:699:699) (706:706:706))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1758:1758:1758))
        (PORT datab (517:517:517) (539:539:539))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1477:1477:1477) (1392:1392:1392))
        (PORT datac (1136:1136:1136) (1067:1067:1067))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (PORT ena (2235:2235:2235) (2117:2117:2117))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_b_is_dst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1025:1025:1025))
        (PORT datab (1055:1055:1055) (1044:1044:1044))
        (PORT datac (780:780:780) (814:814:814))
        (PORT datad (1028:1028:1028) (1017:1017:1017))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_b_is_dst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1025:1025:1025))
        (PORT datab (1057:1057:1057) (1046:1046:1046))
        (PORT datac (779:779:779) (813:813:813))
        (PORT datad (1029:1029:1029) (1018:1018:1018))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_b_is_dst\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1813:1813:1813) (1728:1728:1728))
        (PORT datac (1528:1528:1528) (1500:1500:1500))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1171:1171:1171))
        (PORT datac (2160:2160:2160) (2075:2075:2075))
        (PORT datad (1424:1424:1424) (1350:1350:1350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (990:990:990))
        (PORT datac (1548:1548:1548) (1474:1474:1474))
        (PORT datad (707:707:707) (683:683:683))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datac (207:207:207) (245:245:245))
        (PORT datad (238:238:238) (269:269:269))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_dst_regnum\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1138:1138:1138))
        (PORT datab (645:645:645) (599:599:599))
        (PORT datac (1202:1202:1202) (1141:1141:1141))
        (PORT datad (1005:1005:1005) (992:992:992))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1040:1040:1040))
        (PORT datab (1559:1559:1559) (1512:1512:1512))
        (PORT datac (1076:1076:1076) (1080:1080:1080))
        (PORT datad (1255:1255:1255) (1225:1225:1225))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (1121:1121:1121) (1121:1121:1121))
        (PORT datad (1525:1525:1525) (1439:1439:1439))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (834:834:834) (851:851:851))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2442:2442:2442) (2404:2404:2404))
        (PORT sload (1870:1870:1870) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1822:1822:1822))
        (PORT datab (1046:1046:1046) (1008:1008:1008))
        (PORT datac (943:943:943) (989:989:989))
        (PORT datad (1229:1229:1229) (1177:1177:1177))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (975:975:975))
        (PORT datac (982:982:982) (977:977:977))
        (PORT datad (1058:1058:1058) (1051:1051:1051))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1918:1918:1918))
        (PORT datab (1096:1096:1096) (1082:1082:1082))
        (PORT datac (961:961:961) (895:895:895))
        (PORT datad (1648:1648:1648) (1558:1558:1558))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT asdata (1313:1313:1313) (1295:1295:1295))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[19\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (775:775:775))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (1268:1268:1268) (1203:1203:1203))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (902:902:902))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (1674:1674:1674) (1543:1543:1543))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (PORT ena (1863:1863:1863) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1271:1271:1271) (1229:1229:1229))
        (PORT datac (1202:1202:1202) (1133:1133:1133))
        (PORT datad (1213:1213:1213) (1175:1175:1175))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datac (208:208:208) (245:245:245))
        (PORT datad (238:238:238) (269:269:269))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_dst_regnum\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1040:1040:1040))
        (PORT datab (1345:1345:1345) (1290:1290:1290))
        (PORT datad (974:974:974) (919:919:919))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1727:1727:1727) (1721:1721:1721))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT sload (1969:1969:1969) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1115:1115:1115))
        (PORT datab (777:777:777) (782:782:782))
        (PORT datac (1008:1008:1008) (1005:1005:1005))
        (PORT datad (1025:1025:1025) (1024:1024:1024))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1567:1567:1567))
        (PORT datab (1022:1022:1022) (960:960:960))
        (PORT datad (944:944:944) (885:885:885))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1065:1065:1065) (1083:1083:1083))
        (PORT clrn (1947:1947:1947) (1900:1900:1900))
        (PORT sclr (2193:2193:2193) (2179:2179:2179))
        (PORT sload (1609:1609:1609) (1643:1643:1643))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1161:1161:1161))
        (PORT datab (820:820:820) (858:858:858))
        (PORT datac (758:758:758) (770:770:770))
        (PORT datad (1077:1077:1077) (1095:1095:1095))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2331:2331:2331))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (4439:4439:4439) (4608:4608:4608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3528:3528:3528))
        (PORT d[1] (3538:3538:3538) (3386:3386:3386))
        (PORT d[2] (2327:2327:2327) (2253:2253:2253))
        (PORT d[3] (2802:2802:2802) (2663:2663:2663))
        (PORT d[4] (3866:3866:3866) (3706:3706:3706))
        (PORT d[5] (3841:3841:3841) (3678:3678:3678))
        (PORT d[6] (3841:3841:3841) (3678:3678:3678))
        (PORT d[7] (2875:2875:2875) (2741:2741:2741))
        (PORT d[8] (2309:2309:2309) (2204:2204:2204))
        (PORT d[9] (2764:2764:2764) (2626:2626:2626))
        (PORT d[10] (4042:4042:4042) (3859:3859:3859))
        (PORT d[11] (3162:3162:3162) (3153:3153:3153))
        (PORT d[12] (4034:4034:4034) (3830:3830:3830))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT ena (4435:4435:4435) (4605:4605:4605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4525:4525:4525))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT ena (4435:4435:4435) (4605:4605:4605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8003:8003:8003) (7784:7784:7784))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT ena (4435:4435:4435) (4605:4605:4605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3243:3243:3243))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT ena (4439:4439:4439) (4608:4608:4608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT d[0] (4439:4439:4439) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4094:4094:4094))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (PORT ena (6297:6297:6297) (6712:6712:6712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3721:3721:3721))
        (PORT d[1] (5298:5298:5298) (5174:5174:5174))
        (PORT d[2] (4657:4657:4657) (4562:4562:4562))
        (PORT d[3] (5928:5928:5928) (5590:5590:5590))
        (PORT d[4] (5991:5991:5991) (5574:5574:5574))
        (PORT d[5] (5999:5999:5999) (5926:5926:5926))
        (PORT d[6] (6118:6118:6118) (5671:5671:5671))
        (PORT d[7] (5461:5461:5461) (5413:5413:5413))
        (PORT d[8] (6150:6150:6150) (5765:5765:5765))
        (PORT d[9] (4851:4851:4851) (4736:4736:4736))
        (PORT d[10] (5903:5903:5903) (5593:5593:5593))
        (PORT d[11] (4652:4652:4652) (4673:4673:4673))
        (PORT d[12] (6701:6701:6701) (6273:6273:6273))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT ena (6293:6293:6293) (6709:6709:6709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4460:4460:4460))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT ena (6293:6293:6293) (6709:6709:6709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6970:6970:6970) (6793:6793:6793))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT ena (6293:6293:6293) (6709:6709:6709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3551:3551:3551))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (PORT ena (6297:6297:6297) (6712:6712:6712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (PORT d[0] (6297:6297:6297) (6712:6712:6712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3381:3381:3381))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (PORT ena (5088:5088:5088) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4754:4754:4754) (4699:4699:4699))
        (PORT d[1] (4389:4389:4389) (4312:4312:4312))
        (PORT d[2] (4074:4074:4074) (3990:3990:3990))
        (PORT d[3] (5643:5643:5643) (5333:5333:5333))
        (PORT d[4] (5158:5158:5158) (4888:4888:4888))
        (PORT d[5] (5089:5089:5089) (5029:5029:5029))
        (PORT d[6] (4522:4522:4522) (4270:4270:4270))
        (PORT d[7] (6478:6478:6478) (6320:6320:6320))
        (PORT d[8] (4684:4684:4684) (4450:4450:4450))
        (PORT d[9] (4304:4304:4304) (4197:4197:4197))
        (PORT d[10] (5998:5998:5998) (5690:5690:5690))
        (PORT d[11] (5052:5052:5052) (5109:5109:5109))
        (PORT d[12] (4959:4959:4959) (4716:4716:4716))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (PORT ena (5084:5084:5084) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5542:5542:5542) (5301:5301:5301))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (PORT ena (5084:5084:5084) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8046:8046:8046) (7862:7862:7862))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (PORT ena (5084:5084:5084) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3964:3964:3964))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (PORT ena (5088:5088:5088) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (PORT d[0] (5088:5088:5088) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2034:2034:2034))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (4148:4148:4148) (4299:4299:4299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3521:3521:3521))
        (PORT d[1] (3250:3250:3250) (3109:3109:3109))
        (PORT d[2] (2304:2304:2304) (2224:2224:2224))
        (PORT d[3] (2493:2493:2493) (2370:2370:2370))
        (PORT d[4] (3545:3545:3545) (3402:3402:3402))
        (PORT d[5] (3480:3480:3480) (3317:3317:3317))
        (PORT d[6] (3470:3470:3470) (3310:3310:3310))
        (PORT d[7] (2530:2530:2530) (2404:2404:2404))
        (PORT d[8] (2299:2299:2299) (2197:2197:2197))
        (PORT d[9] (2471:2471:2471) (2340:2340:2340))
        (PORT d[10] (3722:3722:3722) (3554:3554:3554))
        (PORT d[11] (3180:3180:3180) (3174:3174:3174))
        (PORT d[12] (3668:3668:3668) (3474:3474:3474))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (PORT ena (4144:4144:4144) (4296:4296:4296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (2882:2882:2882))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (PORT ena (4144:4144:4144) (4296:4296:4296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7645:7645:7645) (7436:7436:7436))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (PORT ena (4144:4144:4144) (4296:4296:4296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3528:3528:3528))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (4148:4148:4148) (4299:4299:4299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT d[0] (4148:4148:4148) (4299:4299:4299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (1851:1851:1851))
        (PORT datab (1705:1705:1705) (1579:1579:1579))
        (PORT datac (935:935:935) (880:880:880))
        (PORT datad (2795:2795:2795) (2704:2704:2704))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (938:938:938))
        (PORT datab (2842:2842:2842) (2560:2560:2560))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1763:1763:1763) (1809:1809:1809))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2090:2090:2090))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT ena (6119:6119:6119) (6254:6254:6254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (4136:4136:4136))
        (PORT d[1] (6657:6657:6657) (6283:6283:6283))
        (PORT d[2] (2085:2085:2085) (2055:2055:2055))
        (PORT d[3] (6317:6317:6317) (5979:5979:5979))
        (PORT d[4] (7157:7157:7157) (6874:6874:6874))
        (PORT d[5] (5765:5765:5765) (5693:5693:5693))
        (PORT d[6] (5389:5389:5389) (5089:5089:5089))
        (PORT d[7] (4693:4693:4693) (4581:4581:4581))
        (PORT d[8] (2210:2210:2210) (2105:2105:2105))
        (PORT d[9] (5102:5102:5102) (4960:4960:4960))
        (PORT d[10] (5140:5140:5140) (4893:4893:4893))
        (PORT d[11] (2490:2490:2490) (2483:2483:2483))
        (PORT d[12] (5240:5240:5240) (4983:4983:4983))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (6115:6115:6115) (6251:6251:6251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3378:3378:3378))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (6115:6115:6115) (6251:6251:6251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5825:5825:5825) (5583:5583:5583))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (6115:6115:6115) (6251:6251:6251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2845:2845:2845))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT ena (6119:6119:6119) (6254:6254:6254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT d[0] (6119:6119:6119) (6254:6254:6254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3030:3030:3030))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
        (PORT ena (6923:6923:6923) (7056:7056:7056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5629:5629:5629))
        (PORT d[1] (5570:5570:5570) (5215:5215:5215))
        (PORT d[2] (4648:4648:4648) (4558:4558:4558))
        (PORT d[3] (4995:4995:4995) (4706:4706:4706))
        (PORT d[4] (5839:5839:5839) (5598:5598:5598))
        (PORT d[5] (4748:4748:4748) (4694:4694:4694))
        (PORT d[6] (4120:4120:4120) (3870:3870:3870))
        (PORT d[7] (3722:3722:3722) (3640:3640:3640))
        (PORT d[8] (5382:5382:5382) (5307:5307:5307))
        (PORT d[9] (7241:7241:7241) (7007:7007:7007))
        (PORT d[10] (3850:3850:3850) (3641:3641:3641))
        (PORT d[11] (4233:4233:4233) (4289:4289:4289))
        (PORT d[12] (3934:3934:3934) (3713:3713:3713))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (PORT ena (6919:6919:6919) (7053:7053:7053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6026:6026:6026) (5933:5933:5933))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (PORT ena (6919:6919:6919) (7053:7053:7053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6846:6846:6846) (6600:6600:6600))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (PORT ena (6919:6919:6919) (7053:7053:7053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2842:2842:2842))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
        (PORT ena (6923:6923:6923) (7056:7056:7056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
        (PORT d[0] (6923:6923:6923) (7056:7056:7056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3318:3318:3318))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT ena (5898:5898:5898) (5990:5990:5990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5130:5130:5130) (5058:5058:5058))
        (PORT d[1] (8018:8018:8018) (7423:7423:7423))
        (PORT d[2] (2144:2144:2144) (2153:2153:2153))
        (PORT d[3] (6512:6512:6512) (6154:6154:6154))
        (PORT d[4] (6333:6333:6333) (6009:6009:6009))
        (PORT d[5] (6669:6669:6669) (6549:6549:6549))
        (PORT d[6] (6254:6254:6254) (5938:5938:5938))
        (PORT d[7] (5101:5101:5101) (5010:5010:5010))
        (PORT d[8] (2277:2277:2277) (2221:2221:2221))
        (PORT d[9] (5755:5755:5755) (5581:5581:5581))
        (PORT d[10] (6172:6172:6172) (5858:5858:5858))
        (PORT d[11] (4944:4944:4944) (4870:4870:4870))
        (PORT d[12] (6887:6887:6887) (6427:6427:6427))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (5894:5894:5894) (5987:5987:5987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3399:3399:3399) (3329:3329:3329))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (5894:5894:5894) (5987:5987:5987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (4823:4823:4823))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT ena (5894:5894:5894) (5987:5987:5987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3550:3550:3550))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT ena (5898:5898:5898) (5990:5990:5990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (PORT d[0] (5898:5898:5898) (5990:5990:5990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1892:1892:1892))
        (PORT datab (2334:2334:2334) (2157:2157:2157))
        (PORT datac (4321:4321:4321) (4290:4290:4290))
        (PORT datad (1769:1769:1769) (1680:1680:1680))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2423:2423:2423))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
        (PORT ena (5451:5451:5451) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3777:3777:3777))
        (PORT d[1] (6548:6548:6548) (6150:6150:6150))
        (PORT d[2] (1888:1888:1888) (1892:1892:1892))
        (PORT d[3] (5638:5638:5638) (5319:5319:5319))
        (PORT d[4] (6847:6847:6847) (6573:6573:6573))
        (PORT d[5] (5378:5378:5378) (5301:5301:5301))
        (PORT d[6] (5095:5095:5095) (4822:4822:4822))
        (PORT d[7] (4688:4688:4688) (4574:4574:4574))
        (PORT d[8] (6402:6402:6402) (6302:6302:6302))
        (PORT d[9] (5076:5076:5076) (4908:4908:4908))
        (PORT d[10] (4849:4849:4849) (4606:4606:4606))
        (PORT d[11] (5199:5199:5199) (5217:5217:5217))
        (PORT d[12] (4916:4916:4916) (4663:4663:4663))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT ena (5447:5447:5447) (5566:5566:5566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4204:4204:4204))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT ena (5447:5447:5447) (5566:5566:5566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (5282:5282:5282))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (PORT ena (5447:5447:5447) (5566:5566:5566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2850:2850:2850))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
        (PORT ena (5451:5451:5451) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
        (PORT d[0] (5451:5451:5451) (5569:5569:5569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (729:729:729))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1040:1040:1040) (989:989:989))
        (PORT datad (1765:1765:1765) (1675:1675:1675))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (1956:1956:1956))
        (PORT datac (1008:1008:1008) (1004:1004:1004))
        (PORT datad (1823:1823:1823) (1645:1645:1645))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[0\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (749:749:749))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (688:688:688) (668:668:668))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_ld\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1027:1027:1027))
        (PORT datab (1058:1058:1058) (1047:1047:1047))
        (PORT datad (1782:1782:1782) (1692:1692:1692))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_ld\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1537:1537:1537))
        (PORT datab (1000:1000:1000) (978:978:978))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_ld\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|d_read_nxt\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (710:710:710))
        (PORT datab (1212:1212:1212) (1126:1126:1126))
        (PORT datad (1250:1250:1250) (1226:1226:1226))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (748:748:748))
        (PORT datac (1024:1024:1024) (1023:1023:1023))
        (PORT datad (1399:1399:1399) (1386:1386:1386))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|sink_ready\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1560:1560:1560))
        (PORT datab (1284:1284:1284) (1271:1271:1271))
        (PORT datac (1428:1428:1428) (1419:1419:1419))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (892:892:892))
        (PORT datab (928:928:928) (881:881:881))
        (PORT datac (939:939:939) (921:921:921))
        (PORT datad (1008:1008:1008) (1000:1000:1000))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|sink_ready\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (298:298:298))
        (PORT datab (789:789:789) (831:831:831))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (747:747:747))
        (PORT datab (680:680:680) (655:655:655))
        (PORT datac (649:649:649) (592:592:592))
        (PORT datad (759:759:759) (792:792:792))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (659:659:659))
        (PORT datab (760:760:760) (782:782:782))
        (PORT datac (694:694:694) (666:666:666))
        (PORT datad (276:276:276) (347:347:347))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (376:376:376))
        (PORT datab (308:308:308) (399:399:399))
        (PORT datad (277:277:277) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (659:659:659))
        (PORT datab (732:732:732) (696:696:696))
        (PORT datac (727:727:727) (751:751:751))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (352:352:352))
        (PORT datab (310:310:310) (401:401:401))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (961:961:961) (894:894:894))
        (PORT datac (702:702:702) (679:679:679))
        (PORT datad (756:756:756) (772:772:772))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (768:768:768))
        (PORT datab (1348:1348:1348) (1313:1313:1313))
        (PORT datac (757:757:757) (798:798:798))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1540:1540:1540) (1499:1499:1499))
        (PORT datac (1277:1277:1277) (1218:1218:1218))
        (PORT datad (711:711:711) (682:682:682))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_agent\|cp_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1304:1304:1304) (1276:1276:1276))
        (PORT datad (705:705:705) (722:722:722))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (PORT datab (788:788:788) (825:825:825))
        (PORT datac (698:698:698) (675:675:675))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|wren\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (695:695:695))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (1026:1026:1026) (1009:1009:1009))
        (PORT datad (755:755:755) (770:770:770))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|wren\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (874:874:874))
        (PORT datab (292:292:292) (367:367:367))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2124w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (348:348:348))
        (PORT datab (269:269:269) (323:323:323))
        (PORT datac (919:919:919) (873:873:873))
        (PORT datad (238:238:238) (274:274:274))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3227:3227:3227))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (4716:4716:4716) (4864:4864:4864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5962:5962:5962) (5989:5989:5989))
        (PORT d[1] (4282:4282:4282) (4150:4150:4150))
        (PORT d[2] (2738:2738:2738) (2806:2806:2806))
        (PORT d[3] (4615:4615:4615) (4394:4394:4394))
        (PORT d[4] (6022:6022:6022) (5870:5870:5870))
        (PORT d[5] (4796:4796:4796) (4652:4652:4652))
        (PORT d[6] (3487:3487:3487) (3331:3331:3331))
        (PORT d[7] (5044:5044:5044) (4973:4973:4973))
        (PORT d[8] (3318:3318:3318) (3186:3186:3186))
        (PORT d[9] (4900:4900:4900) (4796:4796:4796))
        (PORT d[10] (3940:3940:3940) (3731:3731:3731))
        (PORT d[11] (5653:5653:5653) (5712:5712:5712))
        (PORT d[12] (7524:7524:7524) (7112:7112:7112))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (4712:4712:4712) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (3937:3937:3937))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (4712:4712:4712) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5977:5977:5977) (5811:5811:5811))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT ena (4712:4712:4712) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3437:3437:3437))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (4716:4716:4716) (4864:4864:4864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (4716:4716:4716) (4864:4864:4864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3029:3029:3029))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (PORT ena (5899:5899:5899) (5988:5988:5988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4170:4170:4170))
        (PORT d[1] (5659:5659:5659) (5186:5186:5186))
        (PORT d[2] (2290:2290:2290) (2328:2328:2328))
        (PORT d[3] (4623:4623:4623) (4338:4338:4338))
        (PORT d[4] (4400:4400:4400) (4137:4137:4137))
        (PORT d[5] (5340:5340:5340) (5267:5267:5267))
        (PORT d[6] (4366:4366:4366) (4106:4106:4106))
        (PORT d[7] (3743:3743:3743) (3684:3684:3684))
        (PORT d[8] (2677:2677:2677) (2636:2636:2636))
        (PORT d[9] (5351:5351:5351) (5207:5207:5207))
        (PORT d[10] (4856:4856:4856) (4560:4560:4560))
        (PORT d[11] (3534:3534:3534) (3571:3571:3571))
        (PORT d[12] (5215:5215:5215) (4794:4794:4794))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (PORT ena (5895:5895:5895) (5985:5985:5985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5580:5580:5580) (5401:5401:5401))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (PORT ena (5895:5895:5895) (5985:5985:5985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5036:5036:5036) (4749:4749:4749))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (PORT ena (5895:5895:5895) (5985:5985:5985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3370:3370:3370))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (PORT ena (5899:5899:5899) (5988:5988:5988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (PORT d[0] (5899:5899:5899) (5988:5988:5988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2427:2427:2427))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT ena (6548:6548:6548) (6680:6680:6680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (5579:5579:5579))
        (PORT d[1] (5514:5514:5514) (5141:5141:5141))
        (PORT d[2] (4364:4364:4364) (4301:4301:4301))
        (PORT d[3] (4657:4657:4657) (4373:4373:4373))
        (PORT d[4] (5831:5831:5831) (5588:5588:5588))
        (PORT d[5] (4704:4704:4704) (4640:4640:4640))
        (PORT d[6] (4136:4136:4136) (3885:3885:3885))
        (PORT d[7] (3668:3668:3668) (3585:3585:3585))
        (PORT d[8] (4993:4993:4993) (4923:4923:4923))
        (PORT d[9] (7201:7201:7201) (6969:6969:6969))
        (PORT d[10] (3867:3867:3867) (3655:3655:3655))
        (PORT d[11] (4225:4225:4225) (4279:4279:4279))
        (PORT d[12] (3931:3931:3931) (3710:3710:3710))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT ena (6544:6544:6544) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (4825:4825:4825))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT ena (6544:6544:6544) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6513:6513:6513) (6276:6276:6276))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT ena (6544:6544:6544) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3065:3065:3065))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT ena (6548:6548:6548) (6680:6680:6680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT d[0] (6548:6548:6548) (6680:6680:6680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2637:2637:2637))
        (PORT datab (2286:2286:2286) (2252:2252:2252))
        (PORT datac (2048:2048:2048) (2023:2023:2023))
        (PORT datad (2017:2017:2017) (1852:1852:1852))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3350:3350:3350))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (PORT ena (6204:6204:6204) (6306:6306:6306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4515:4515:4515) (4484:4484:4484))
        (PORT d[1] (6234:6234:6234) (5717:5717:5717))
        (PORT d[2] (2257:2257:2257) (2299:2299:2299))
        (PORT d[3] (4986:4986:4986) (4698:4698:4698))
        (PORT d[4] (4694:4694:4694) (4421:4421:4421))
        (PORT d[5] (5063:5063:5063) (4997:4997:4997))
        (PORT d[6] (4671:4671:4671) (4414:4414:4414))
        (PORT d[7] (3789:3789:3789) (3744:3744:3744))
        (PORT d[8] (2660:2660:2660) (2618:2618:2618))
        (PORT d[9] (5378:5378:5378) (5224:5224:5224))
        (PORT d[10] (4881:4881:4881) (4608:4608:4608))
        (PORT d[11] (3517:3517:3517) (3506:3506:3506))
        (PORT d[12] (5529:5529:5529) (5105:5105:5105))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT ena (6200:6200:6200) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4246:4246:4246))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT ena (6200:6200:6200) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5077:5077:5077) (4785:4785:4785))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT ena (6200:6200:6200) (6303:6303:6303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3681:3681:3681))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (PORT ena (6204:6204:6204) (6306:6306:6306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (PORT d[0] (6204:6204:6204) (6306:6306:6306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (1939:1939:1939))
        (PORT datab (2286:2286:2286) (2252:2252:2252))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (3230:3230:3230) (2930:2930:2930))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[18\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1875:1875:1875))
        (PORT datab (1633:1633:1633) (1607:1607:1607))
        (PORT datac (1834:1834:1834) (1742:1742:1742))
        (PORT datad (1847:1847:1847) (1750:1750:1750))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[18\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (946:946:946))
        (PORT datab (242:242:242) (268:268:268))
        (PORT datac (855:855:855) (771:771:771))
        (PORT datad (687:687:687) (696:696:696))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[18\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1406:1406:1406))
        (PORT datac (992:992:992) (949:949:949))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (PORT ena (1589:1589:1589) (1497:1497:1497))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1261:1261:1261))
        (PORT datac (1203:1203:1203) (1135:1135:1135))
        (PORT datad (1247:1247:1247) (1217:1217:1217))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (409:409:409))
        (PORT datab (265:265:265) (302:302:302))
        (PORT datac (1519:1519:1519) (1427:1427:1427))
        (PORT datad (707:707:707) (683:683:683))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_dst_regnum\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (434:434:434))
        (PORT datab (1368:1368:1368) (1308:1308:1308))
        (PORT datac (782:782:782) (813:813:813))
        (PORT datad (1359:1359:1359) (1339:1339:1339))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1049:1049:1049) (1037:1037:1037))
        (PORT datad (1330:1330:1330) (1319:1319:1319))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1115:1115:1115))
        (PORT datab (785:785:785) (785:785:785))
        (PORT datac (1011:1011:1011) (1007:1007:1007))
        (PORT datad (1026:1026:1026) (1025:1025:1025))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (958:958:958))
        (PORT datab (1122:1122:1122) (1122:1122:1122))
        (PORT datad (1291:1291:1291) (1230:1230:1230))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1025:1025:1025) (1010:1010:1010))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2442:2442:2442) (2404:2404:2404))
        (PORT sload (1870:1870:1870) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|sink_ready\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1553:1553:1553))
        (PORT datab (1286:1286:1286) (1272:1272:1272))
        (PORT datac (1432:1432:1432) (1424:1424:1424))
        (PORT datad (642:642:642) (601:601:601))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|sink_ready\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (789:789:789) (831:831:831))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|src3_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (692:692:692) (651:651:651))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (234:234:234))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (861:861:861))
        (PORT datab (729:729:729) (709:709:709))
        (PORT datac (727:727:727) (741:741:741))
        (PORT datad (763:763:763) (797:797:797))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (359:359:359) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (282:282:282))
        (PORT datab (755:755:755) (725:725:725))
        (PORT datad (412:412:412) (392:392:392))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1296:1296:1296) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1296:1296:1296) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (717:717:717) (694:694:694))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1063:1063:1063) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem\[1\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (872:872:872))
        (PORT datad (276:276:276) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_agent_rsp_fifo\|mem\[0\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT asdata (559:559:559) (584:584:584))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (PORT ena (850:850:850) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_demux_003\|src1_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (498:498:498))
        (PORT datac (274:274:274) (369:369:369))
        (PORT datad (250:250:250) (320:320:320))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1263:1263:1263))
        (PORT datab (993:993:993) (943:943:943))
        (PORT datac (252:252:252) (323:323:323))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1954:1954:1954))
        (PORT asdata (1297:1297:1297) (1267:1267:1267))
        (PORT clrn (1945:1945:1945) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_valid_from_R\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1150:1150:1150))
        (PORT datac (715:715:715) (731:731:731))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_valid_from_R\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (789:789:789) (819:819:819))
        (PORT datad (911:911:911) (891:891:891))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (732:732:732))
        (PORT datab (1989:1989:1989) (1891:1891:1891))
        (PORT datad (1260:1260:1260) (1185:1185:1185))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1443:1443:1443) (1345:1345:1345))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (PORT sload (1577:1577:1577) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1312:1312:1312))
        (PORT datab (768:768:768) (772:772:772))
        (PORT datac (942:942:942) (921:921:921))
        (PORT datad (1102:1102:1102) (1114:1114:1114))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1317:1317:1317))
        (PORT datab (1122:1122:1122) (1122:1122:1122))
        (PORT datad (378:378:378) (362:362:362))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (793:793:793) (821:821:821))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2442:2442:2442) (2404:2404:2404))
        (PORT sload (1870:1870:1870) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1175:1175:1175))
        (PORT datab (976:976:976) (1019:1019:1019))
        (PORT datac (1267:1267:1267) (1229:1229:1229))
        (PORT datad (1251:1251:1251) (1220:1220:1220))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1537:1537:1537))
        (PORT datab (1042:1042:1042) (982:982:982))
        (PORT datac (912:912:912) (857:857:857))
        (PORT datad (1144:1144:1144) (1161:1161:1161))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1085:1085:1085) (1105:1105:1105))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[15\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2216:2216:2216) (2100:2100:2100))
        (PORT datab (1975:1975:1975) (1912:1912:1912))
        (PORT datac (2400:2400:2400) (2194:2194:2194))
        (PORT datad (2044:2044:2044) (1913:1913:1913))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[15\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (924:924:924))
        (PORT datab (911:911:911) (822:822:822))
        (PORT datac (1266:1266:1266) (1216:1216:1216))
        (PORT datad (994:994:994) (958:958:958))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (940:940:940))
        (PORT datab (1119:1119:1119) (1115:1115:1115))
        (PORT datac (1530:1530:1530) (1471:1471:1471))
        (PORT datad (669:669:669) (633:633:633))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datac (343:343:343) (334:334:334))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_uncond_cti_non_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_compare_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_logic_op_raw\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (720:720:720))
        (PORT datab (1326:1326:1326) (1291:1291:1291))
        (PORT datac (1470:1470:1470) (1406:1406:1406))
        (PORT datad (357:357:357) (346:346:346))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_compare_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (649:649:649))
        (PORT datab (425:425:425) (401:401:401))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1263:1263:1263))
        (PORT datab (1100:1100:1100) (1091:1091:1091))
        (PORT datac (1077:1077:1077) (1082:1082:1082))
        (PORT datad (704:704:704) (717:717:717))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1116:1116:1116))
        (PORT datab (751:751:751) (756:756:756))
        (PORT datac (736:736:736) (762:762:762))
        (PORT datad (1026:1026:1026) (1025:1025:1025))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1466:1466:1466))
        (PORT datab (1337:1337:1337) (1268:1268:1268))
        (PORT datac (374:374:374) (355:355:355))
        (PORT datad (963:963:963) (907:907:907))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (773:773:773))
        (PORT datab (790:790:790) (790:790:790))
        (PORT datac (1512:1512:1512) (1460:1460:1460))
        (PORT datad (980:980:980) (955:955:955))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (420:420:420))
        (PORT datab (434:434:434) (407:407:407))
        (PORT datac (579:579:579) (527:527:527))
        (PORT datad (388:388:388) (369:369:369))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (932:932:932) (889:889:889))
        (PORT datad (580:580:580) (530:530:530))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (405:405:405))
        (PORT datab (759:759:759) (720:720:720))
        (PORT datac (594:594:594) (545:545:545))
        (PORT datad (375:375:375) (356:356:356))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1104:1104:1104))
        (PORT datab (1627:1627:1627) (1482:1482:1482))
        (PORT datac (572:572:572) (526:526:526))
        (PORT datad (636:636:636) (582:582:582))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1116:1116:1116))
        (PORT datab (1047:1047:1047) (1038:1038:1038))
        (PORT datac (700:700:700) (722:722:722))
        (PORT datad (691:691:691) (706:706:706))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_logic_result\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1116:1116:1116))
        (PORT datab (1046:1046:1046) (1037:1037:1037))
        (PORT datac (954:954:954) (945:945:945))
        (PORT datad (736:736:736) (741:741:741))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (356:356:356) (351:351:351))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (863:863:863))
        (PORT datab (881:881:881) (827:827:827))
        (PORT datac (1169:1169:1169) (1101:1101:1101))
        (PORT datad (380:380:380) (365:365:365))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal127\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (385:385:385) (377:377:377))
        (PORT datac (677:677:677) (647:647:647))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_cmp_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (524:524:524))
        (PORT datab (496:496:496) (508:508:508))
        (PORT datac (1434:1434:1434) (1310:1310:1310))
        (PORT datad (684:684:684) (649:649:649))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1090:1090:1090))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_cmp_result\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (289:289:289) (360:360:360))
        (PORT datac (256:256:256) (329:329:329))
        (PORT datad (869:869:869) (811:811:811))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_cmp_result\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1894:1894:1894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1593:1593:1593) (1518:1518:1518))
        (PORT datac (936:936:936) (918:918:918))
        (PORT datad (394:394:394) (378:378:378))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_br_uncond\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_sel_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (787:787:787))
        (PORT datab (986:986:986) (979:979:979))
        (PORT datac (750:750:750) (759:759:759))
        (PORT datad (429:429:429) (448:448:448))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_sel_nxt\.10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (726:726:726))
        (PORT datab (810:810:810) (826:826:826))
        (PORT datad (770:770:770) (790:790:790))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (452:452:452))
        (PORT datab (794:794:794) (764:764:764))
        (PORT datac (886:886:886) (818:818:818))
        (PORT datad (629:629:629) (575:575:575))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (PORT ena (945:945:945) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2421:2421:2421))
        (PORT datab (1275:1275:1275) (1286:1286:1286))
        (PORT datac (1049:1049:1049) (1045:1045:1045))
        (PORT datad (730:730:730) (736:736:736))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2174w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (346:346:346))
        (PORT datab (270:270:270) (324:324:324))
        (PORT datac (922:922:922) (876:876:876))
        (PORT datad (240:240:240) (276:276:276))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (2898:2898:2898))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT ena (7040:7040:7040) (7114:7114:7114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5097:5097:5097) (5165:5165:5165))
        (PORT d[1] (6465:6465:6465) (6429:6429:6429))
        (PORT d[2] (3497:3497:3497) (3509:3509:3509))
        (PORT d[3] (2809:2809:2809) (2668:2668:2668))
        (PORT d[4] (4677:4677:4677) (4582:4582:4582))
        (PORT d[5] (5892:5892:5892) (5851:5851:5851))
        (PORT d[6] (2022:2022:2022) (2004:2004:2004))
        (PORT d[7] (2809:2809:2809) (2676:2676:2676))
        (PORT d[8] (3421:3421:3421) (3431:3431:3431))
        (PORT d[9] (3144:3144:3144) (2988:2988:2988))
        (PORT d[10] (3093:3093:3093) (2936:2936:2936))
        (PORT d[11] (3190:3190:3190) (3196:3196:3196))
        (PORT d[12] (3659:3659:3659) (3465:3465:3465))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (7036:7036:7036) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3865:3865:3865))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (7036:7036:7036) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6691:6691:6691) (6538:6538:6538))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (7036:7036:7036) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4362:4362:4362))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT ena (7040:7040:7040) (7114:7114:7114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT d[0] (7040:7040:7040) (7114:7114:7114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (2938:2938:2938))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT ena (6680:6680:6680) (6755:6755:6755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5104:5104:5104) (5172:5172:5172))
        (PORT d[1] (6168:6168:6168) (6141:6141:6141))
        (PORT d[2] (3571:3571:3571) (3585:3585:3585))
        (PORT d[3] (3698:3698:3698) (3507:3507:3507))
        (PORT d[4] (4365:4365:4365) (4287:4287:4287))
        (PORT d[5] (5895:5895:5895) (5861:5861:5861))
        (PORT d[6] (2018:2018:2018) (1998:1998:1998))
        (PORT d[7] (2453:2453:2453) (2333:2333:2333))
        (PORT d[8] (3413:3413:3413) (3421:3421:3421))
        (PORT d[9] (2458:2458:2458) (2336:2336:2336))
        (PORT d[10] (2439:2439:2439) (2318:2318:2318))
        (PORT d[11] (2840:2840:2840) (2850:2850:2850))
        (PORT d[12] (3706:3706:3706) (3510:3510:3510))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (6676:6676:6676) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5715:5715:5715) (5670:5670:5670))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (6676:6676:6676) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6656:6656:6656) (6501:6501:6501))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT ena (6676:6676:6676) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4094:4094:4094))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT ena (6680:6680:6680) (6755:6755:6755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (6680:6680:6680) (6755:6755:6755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2287:2287:2287))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (7702:7702:7702) (7797:7797:7797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5643:5643:5643) (5675:5675:5675))
        (PORT d[1] (2974:2974:2974) (2851:2851:2851))
        (PORT d[2] (2318:2318:2318) (2227:2227:2227))
        (PORT d[3] (4046:4046:4046) (3863:3863:3863))
        (PORT d[4] (4384:4384:4384) (4321:4321:4321))
        (PORT d[5] (6558:6558:6558) (6500:6500:6500))
        (PORT d[6] (2711:2711:2711) (2671:2671:2671))
        (PORT d[7] (3497:3497:3497) (3348:3348:3348))
        (PORT d[8] (4435:4435:4435) (4410:4410:4410))
        (PORT d[9] (3878:3878:3878) (3709:3709:3709))
        (PORT d[10] (3767:3767:3767) (3592:3592:3592))
        (PORT d[11] (3916:3916:3916) (3905:3905:3905))
        (PORT d[12] (4311:4311:4311) (4098:4098:4098))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT ena (7698:7698:7698) (7794:7794:7794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3295:3295:3295))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT ena (7698:7698:7698) (7794:7794:7794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7304:7304:7304) (7130:7130:7130))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT ena (7698:7698:7698) (7794:7794:7794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3716:3716:3716))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT ena (7702:7702:7702) (7797:7797:7797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT d[0] (7702:7702:7702) (7797:7797:7797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3054:3054:3054))
        (PORT clk (2201:2201:2201) (2227:2227:2227))
        (PORT ena (5995:5995:5995) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4990:4990:4990) (5012:5012:5012))
        (PORT d[1] (6913:6913:6913) (6891:6891:6891))
        (PORT d[2] (3661:3661:3661) (3708:3708:3708))
        (PORT d[3] (3408:3408:3408) (3223:3223:3223))
        (PORT d[4] (5098:5098:5098) (5002:5002:5002))
        (PORT d[5] (6004:6004:6004) (5990:5990:5990))
        (PORT d[6] (1981:1981:1981) (1932:1932:1932))
        (PORT d[7] (3748:3748:3748) (3579:3579:3579))
        (PORT d[8] (3996:3996:3996) (3955:3955:3955))
        (PORT d[9] (3737:3737:3737) (3573:3573:3573))
        (PORT d[10] (3164:3164:3164) (3044:3044:3044))
        (PORT d[11] (4005:4005:4005) (3927:3927:3927))
        (PORT d[12] (3205:3205:3205) (3059:3059:3059))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
        (PORT ena (5991:5991:5991) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4544:4544:4544))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
        (PORT ena (5991:5991:5991) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6680:6680:6680) (6502:6502:6502))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
        (PORT ena (5991:5991:5991) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (3999:3999:3999))
        (PORT clk (2201:2201:2201) (2227:2227:2227))
        (PORT ena (5995:5995:5995) (6076:6076:6076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2227:2227:2227))
        (PORT d[0] (5995:5995:5995) (6076:6076:6076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (758:758:758))
        (PORT datab (1981:1981:1981) (2006:2006:2006))
        (PORT datac (715:715:715) (719:719:719))
        (PORT datad (2217:2217:2217) (2087:2087:2087))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (760:760:760))
        (PORT datab (1988:1988:1988) (2013:2013:2013))
        (PORT datac (1958:1958:1958) (1878:1878:1878))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[10\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (1578:1578:1578) (1574:1574:1574))
        (PORT datac (925:925:925) (850:850:850))
        (PORT datad (1492:1492:1492) (1459:1459:1459))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[10\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1200:1200:1200) (1127:1127:1127))
        (PORT datac (1278:1278:1278) (1219:1219:1219))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT ena (2201:2201:2201) (2076:2076:2076))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1414:1414:1414))
        (PORT datab (249:249:249) (292:292:292))
        (PORT datac (1269:1269:1269) (1203:1203:1203))
        (PORT datad (233:233:233) (261:261:261))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (793:793:793))
        (PORT datad (1330:1330:1330) (1319:1319:1319))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1364:1364:1364))
        (PORT datab (1123:1123:1123) (1123:1123:1123))
        (PORT datad (960:960:960) (904:904:904))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1077:1077:1077) (1055:1055:1055))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2442:2442:2442) (2404:2404:2404))
        (PORT sload (1870:1870:1870) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1029:1029:1029))
        (PORT datab (1400:1400:1400) (1399:1399:1399))
        (PORT datac (1091:1091:1091) (1108:1108:1108))
        (PORT datad (1047:1047:1047) (1034:1034:1034))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1069:1069:1069))
        (PORT datab (1071:1071:1071) (1070:1070:1070))
        (PORT datad (1009:1009:1009) (979:979:979))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (887:887:887))
        (PORT datab (1078:1078:1078) (1039:1039:1039))
        (PORT datac (652:652:652) (641:641:641))
        (PORT datad (1637:1637:1637) (1617:1617:1617))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2035:2035:2035) (1963:1963:1963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1223:1223:1223))
        (PORT datab (1395:1395:1395) (1371:1371:1371))
        (PORT datad (919:919:919) (894:894:894))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1376:1376:1376))
        (PORT datab (334:334:334) (397:397:397))
        (PORT datac (598:598:598) (547:547:547))
        (PORT datad (1707:1707:1707) (1697:1697:1697))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1957:1957:1957))
        (PORT asdata (1001:1001:1001) (993:993:993))
        (PORT clrn (1948:1948:1948) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[17\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2028:2028:2028) (1912:1912:1912))
        (PORT datab (992:992:992) (965:965:965))
        (PORT datac (1365:1365:1365) (1355:1355:1355))
        (PORT datad (2010:2010:2010) (1861:1861:1861))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[17\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1597:1597:1597))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datac (1467:1467:1467) (1422:1422:1422))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[17\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1411:1411:1411))
        (PORT datab (1023:1023:1023) (975:975:975))
        (PORT datac (987:987:987) (942:942:942))
        (PORT datad (648:648:648) (600:600:600))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (PORT ena (1589:1589:1589) (1497:1497:1497))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1226:1226:1226) (1155:1155:1155))
        (PORT datac (1202:1202:1202) (1134:1134:1134))
        (PORT datad (1261:1261:1261) (1222:1222:1222))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_dst_regnum\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (208:208:208) (246:246:246))
        (PORT datad (238:238:238) (269:269:269))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_dst_regnum\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (974:974:974))
        (PORT datab (1341:1341:1341) (1284:1284:1284))
        (PORT datad (953:953:953) (934:934:934))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (980:980:980) (937:937:937))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT sload (1969:1969:1969) (1961:1961:1961))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1569:1569:1569))
        (PORT datab (1030:1030:1030) (976:976:976))
        (PORT datad (1269:1269:1269) (1194:1194:1194))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1122:1122:1122) (1126:1126:1126))
        (PORT clrn (1947:1947:1947) (1900:1900:1900))
        (PORT sclr (2193:2193:2193) (2179:2179:2179))
        (PORT sload (1609:1609:1609) (1643:1643:1643))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1255:1255:1255))
        (PORT datab (1465:1465:1465) (1449:1449:1449))
        (PORT datac (883:883:883) (851:851:851))
        (PORT datad (1517:1517:1517) (1460:1460:1460))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (786:786:786) (803:803:803))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (1387:1387:1387) (1367:1367:1367))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1364:1364:1364))
        (PORT datab (333:333:333) (396:396:396))
        (PORT datac (628:628:628) (567:567:567))
        (PORT datad (1710:1710:1710) (1700:1700:1700))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1069:1069:1069) (1062:1062:1062))
        (PORT clrn (1957:1957:1957) (1911:1911:1911))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[8\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1807:1807:1807))
        (PORT datab (249:249:249) (280:280:280))
        (PORT datac (2047:2047:2047) (2016:2016:2016))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (770:770:770))
        (PORT datab (1196:1196:1196) (1123:1123:1123))
        (PORT datac (1277:1277:1277) (1218:1218:1218))
        (PORT datad (655:655:655) (623:623:623))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (PORT ena (2201:2201:2201) (2076:2076:2076))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1621:1621:1621))
        (PORT datab (250:250:250) (293:293:293))
        (PORT datac (945:945:945) (869:869:869))
        (PORT datad (234:234:234) (261:261:261))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1097:1097:1097))
        (PORT datac (950:950:950) (941:941:941))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1565:1565:1565))
        (PORT datab (979:979:979) (939:939:939))
        (PORT datad (942:942:942) (899:899:899))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1129:1129:1129) (1138:1138:1138))
        (PORT clrn (1947:1947:1947) (1900:1900:1900))
        (PORT sclr (2193:2193:2193) (2179:2179:2179))
        (PORT sload (1609:1609:1609) (1643:1643:1643))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1584:1584:1584))
        (PORT datab (929:929:929) (905:905:905))
        (PORT datac (1423:1423:1423) (1415:1415:1415))
        (PORT datad (1521:1521:1521) (1464:1464:1464))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_addr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (789:789:789) (805:805:805))
        (PORT datac (769:769:769) (790:790:790))
        (PORT datad (1602:1602:1602) (1572:1572:1572))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1543:1543:1543))
        (PORT datab (1039:1039:1039) (980:980:980))
        (PORT datac (875:875:875) (809:809:809))
        (PORT datad (1143:1143:1143) (1159:1159:1159))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT asdata (606:606:606) (675:675:675))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[13\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1498:1498:1498))
        (PORT datab (1710:1710:1710) (1683:1683:1683))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1312:1312:1312))
        (PORT datab (1035:1035:1035) (987:987:987))
        (PORT datac (1276:1276:1276) (1228:1228:1228))
        (PORT datad (987:987:987) (946:946:946))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal62\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1418:1418:1418))
        (PORT datab (1456:1456:1456) (1462:1462:1462))
        (PORT datac (1390:1390:1390) (1367:1367:1367))
        (PORT datad (1317:1317:1317) (1286:1286:1286))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_op_eret\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (629:629:629))
        (PORT datab (1123:1123:1123) (1121:1121:1121))
        (PORT datac (1528:1528:1528) (1468:1468:1468))
        (PORT datad (675:675:675) (639:639:639))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal132\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1034:1034:1034))
        (PORT datab (1051:1051:1051) (1039:1039:1039))
        (PORT datac (1565:1565:1565) (1538:1538:1538))
        (PORT datad (216:216:216) (248:248:248))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (724:724:724))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (447:447:447) (478:478:478))
        (PORT datad (639:639:639) (609:609:609))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal134\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1036:1036:1036))
        (PORT datab (1047:1047:1047) (1035:1035:1035))
        (PORT datac (1564:1564:1564) (1536:1536:1536))
        (PORT datad (220:220:220) (252:252:252))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (520:520:520))
        (PORT datab (673:673:673) (651:651:651))
        (PORT datac (684:684:684) (683:683:683))
        (PORT datad (248:248:248) (318:318:318))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datad (734:734:734) (748:748:748))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_bstatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1663:1663:1663) (1620:1620:1620))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (907:907:907))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (633:633:633) (579:579:579))
        (PORT datad (250:250:250) (320:320:320))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal133\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (1050:1050:1050) (1038:1038:1038))
        (PORT datac (1565:1565:1565) (1537:1537:1537))
        (PORT datad (217:217:217) (249:249:249))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_estatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (721:721:721))
        (PORT datab (699:699:699) (672:672:672))
        (PORT datac (451:451:451) (482:482:482))
        (PORT datad (251:251:251) (319:319:319))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_estatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (790:790:790))
        (PORT datab (310:310:310) (393:393:393))
        (PORT datac (188:188:188) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_estatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1663:1663:1663) (1620:1620:1620))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datab (243:243:243) (269:269:269))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (251:251:251) (320:320:320))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_status_reg_pie\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1663:1663:1663) (1620:1620:1620))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[10\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (967:967:967))
        (PORT datab (929:929:929) (900:900:900))
        (PORT datac (607:607:607) (599:599:599))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[10\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1408:1408:1408))
        (PORT datab (1024:1024:1024) (970:970:970))
        (PORT datac (987:987:987) (943:943:943))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[16\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (675:675:675))
        (PORT datab (248:248:248) (278:278:278))
        (PORT datac (2048:2048:2048) (2017:2017:2017))
        (PORT datad (1738:1738:1738) (1644:1644:1644))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[16\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1260:1260:1260))
        (PORT datab (1040:1040:1040) (993:993:993))
        (PORT datac (880:880:880) (820:820:820))
        (PORT datad (950:950:950) (908:908:908))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1134:1134:1134))
        (PORT datab (1855:1855:1855) (1787:1787:1787))
        (PORT datac (1073:1073:1073) (1084:1084:1084))
        (PORT datad (371:371:371) (363:363:363))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_sel_nxt\.10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (783:783:783))
        (PORT datad (726:726:726) (740:740:740))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1230:1230:1230))
        (PORT datab (763:763:763) (727:727:727))
        (PORT datac (1377:1377:1377) (1284:1284:1284))
        (PORT datad (673:673:673) (636:636:636))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (2199:2199:2199) (2118:2118:2118))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (650:650:650))
        (PORT datab (895:895:895) (837:837:837))
        (PORT datac (1251:1251:1251) (1180:1180:1180))
        (PORT datad (1402:1402:1402) (1295:1295:1295))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1727:1727:1727) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (976:976:976) (1019:1019:1019))
        (PORT datac (993:993:993) (976:976:976))
        (PORT datad (1250:1250:1250) (1220:1220:1220))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1960:1960:1960))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (257:257:257) (331:331:331))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1196:1196:1196))
        (PORT datab (1077:1077:1077) (1089:1089:1089))
        (PORT datad (697:697:697) (674:674:674))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1203:1203:1203))
        (PORT datab (1064:1064:1064) (1075:1075:1075))
        (PORT datac (949:949:949) (896:896:896))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1372:1372:1372))
        (PORT datab (333:333:333) (397:397:397))
        (PORT datac (634:634:634) (573:573:573))
        (PORT datad (1708:1708:1708) (1698:1698:1698))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1095:1095:1095) (1097:1097:1097))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1497:1497:1497))
        (PORT datab (1712:1712:1712) (1685:1685:1685))
        (PORT datac (207:207:207) (234:234:234))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[12\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2280:2280:2280) (2129:2129:2129))
        (PORT datab (1036:1036:1036) (989:989:989))
        (PORT datac (1274:1274:1274) (1226:1226:1226))
        (PORT datad (954:954:954) (911:911:911))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (980:980:980))
        (PORT datab (774:774:774) (729:729:729))
        (PORT datac (1201:1201:1201) (1141:1141:1141))
        (PORT datad (1000:1000:1000) (980:980:980))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1234:1234:1234) (1210:1210:1210))
        (PORT datad (701:701:701) (714:714:714))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (938:938:938))
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1009:1009:1009) (992:992:992))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2442:2442:2442) (2404:2404:2404))
        (PORT sload (1870:1870:1870) (1887:1887:1887))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1473:1473:1473) (1409:1409:1409))
        (PORT datac (1239:1239:1239) (1188:1188:1188))
        (PORT datad (994:994:994) (965:965:965))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (703:703:703))
        (PORT datab (931:931:931) (883:883:883))
        (PORT datac (907:907:907) (857:857:857))
        (PORT datad (193:193:193) (216:216:216))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1498:1498:1498))
        (PORT datad (447:447:447) (467:467:467))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (675:675:675))
        (PORT datab (1348:1348:1348) (1301:1301:1301))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1042:1042:1042) (1046:1046:1046))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (499:499:499))
        (PORT datac (245:245:245) (322:322:322))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (976:976:976))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (959:959:959) (915:915:915))
        (PORT datad (1429:1429:1429) (1399:1399:1399))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (497:497:497))
        (PORT datab (981:981:981) (937:937:937))
        (PORT datac (244:244:244) (321:321:321))
        (PORT datad (967:967:967) (928:928:928))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|WideOr0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (696:696:696))
        (PORT datab (474:474:474) (468:468:468))
        (PORT datac (372:372:372) (353:353:353))
        (PORT datad (266:266:266) (335:335:335))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|WideOr0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (841:841:841))
        (PORT datab (678:678:678) (653:653:653))
        (PORT datac (726:726:726) (740:740:740))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (492:492:492))
        (PORT datab (755:755:755) (738:738:738))
        (PORT datac (722:722:722) (731:731:731))
        (PORT datad (863:863:863) (856:856:856))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1559:1559:1559))
        (PORT datab (1285:1285:1285) (1271:1271:1271))
        (PORT datac (1428:1428:1428) (1420:1420:1420))
        (PORT datad (750:750:750) (761:761:761))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (298:298:298))
        (PORT datab (1158:1158:1158) (1128:1128:1128))
        (PORT datac (748:748:748) (759:759:759))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|WideOr0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1066:1066:1066))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (655:655:655) (619:619:619))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (953:953:953) (948:948:948))
        (PORT datac (571:571:571) (528:528:528))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (270:270:270))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datad (309:309:309) (393:393:393))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1120:1120:1120))
        (PORT datab (601:601:601) (555:555:555))
        (PORT datad (230:230:230) (250:250:250))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (412:412:412))
        (PORT datab (951:951:951) (944:944:944))
        (PORT datac (568:568:568) (525:525:525))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (337:337:337) (428:428:428))
        (PORT datac (1117:1117:1117) (1037:1037:1037))
        (PORT datad (795:795:795) (813:813:813))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_st\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1519:1519:1519))
        (PORT datab (1704:1704:1704) (1679:1679:1679))
        (PORT datac (1261:1261:1261) (1253:1253:1253))
        (PORT datad (1044:1044:1044) (1045:1045:1045))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_st\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (PORT sclr (2351:2351:2351) (2454:2454:2454))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_stall\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (275:275:275))
        (PORT datab (1624:1624:1624) (1567:1567:1567))
        (PORT datad (1267:1267:1267) (1225:1225:1225))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_agent\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (326:326:326) (416:416:416))
        (PORT datac (290:290:290) (378:378:378))
        (PORT datad (789:789:789) (807:807:807))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux\|src2_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1234:1234:1234))
        (PORT datac (1034:1034:1034) (1036:1036:1036))
        (PORT datad (862:862:862) (855:855:855))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (426:426:426))
        (PORT datab (239:239:239) (276:276:276))
        (PORT datad (861:861:861) (861:861:861))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (704:704:704))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (837:837:837) (848:848:848))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (1053:1053:1053) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (495:495:495))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (207:207:207) (247:247:247))
        (PORT datad (860:860:860) (860:860:860))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent\|rf_source_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (383:383:383))
        (PORT datac (702:702:702) (670:670:670))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (285:285:285))
        (PORT datab (333:333:333) (422:422:422))
        (PORT datad (296:296:296) (378:378:378))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (414:414:414))
        (PORT datab (759:759:759) (776:776:776))
        (PORT datac (475:475:475) (511:511:511))
        (PORT datad (1029:1029:1029) (1040:1040:1040))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (762:762:762) (779:779:779))
        (PORT datac (482:482:482) (520:520:520))
        (PORT datad (1025:1025:1025) (1036:1036:1036))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (558:558:558))
        (PORT datab (380:380:380) (370:370:370))
        (PORT datad (296:296:296) (379:379:379))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (356:356:356))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (477:477:477) (513:513:513))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (418:418:418))
        (PORT datab (1094:1094:1094) (1090:1090:1090))
        (PORT datac (641:641:641) (592:592:592))
        (PORT datad (295:295:295) (378:378:378))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (813:813:813))
        (PORT datab (813:813:813) (818:818:818))
        (PORT datac (750:750:750) (769:769:769))
        (PORT datad (1292:1292:1292) (1265:1265:1265))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (498:498:498))
        (PORT datab (281:281:281) (356:356:356))
        (PORT datac (275:275:275) (367:367:367))
        (PORT datad (2021:2021:2021) (1966:1966:1966))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_mux\|WideOr1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (389:389:389))
        (PORT datab (1021:1021:1021) (997:997:997))
        (PORT datac (809:809:809) (731:731:731))
        (PORT datad (1459:1459:1459) (1466:1466:1466))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1072:1072:1072))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datad (799:799:799) (817:817:817))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|uav_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (748:748:748))
        (PORT datac (1026:1026:1026) (1025:1025:1025))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1148:1148:1148))
        (PORT datab (992:992:992) (996:996:996))
        (PORT datac (1088:1088:1088) (1104:1104:1104))
        (PORT datad (975:975:975) (926:926:926))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datad (298:298:298) (378:378:378))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[59\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (857:857:857) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_demux_002\|src1_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (PORT datad (276:276:276) (350:350:350))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[11\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (1312:1312:1312) (1263:1263:1263))
        (PORT datac (2041:2041:2041) (1929:1929:1929))
        (PORT datad (1974:1974:1974) (1934:1934:1934))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[11\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1257:1257:1257))
        (PORT datab (1041:1041:1041) (994:994:994))
        (PORT datac (1446:1446:1446) (1340:1340:1340))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2188:2188:2188) (2099:2099:2099))
        (PORT datac (1068:1068:1068) (1079:1079:1079))
        (PORT datad (1827:1827:1827) (1753:1753:1753))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (625:625:625) (571:571:571))
        (PORT datac (1090:1090:1090) (1100:1100:1100))
        (PORT datad (984:984:984) (938:938:938))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1051:1051:1051))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datad (926:926:926) (871:871:871))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_alu_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2074:2074:2074) (2038:2038:2038))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT sclr (2452:2452:2452) (2413:2413:2413))
        (PORT sload (1830:1830:1830) (1834:1834:1834))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2423:2423:2423))
        (PORT datab (1093:1093:1093) (1080:1080:1080))
        (PORT datac (1046:1046:1046) (1043:1043:1043))
        (PORT datad (1448:1448:1448) (1371:1371:1371))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2144w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (354:354:354))
        (PORT datab (267:267:267) (321:321:321))
        (PORT datac (914:914:914) (867:867:867))
        (PORT datad (234:234:234) (270:270:270))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2130:2130:2130))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (3258:3258:3258) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3662:3662:3662))
        (PORT d[1] (4205:4205:4205) (3958:3958:3958))
        (PORT d[2] (4686:4686:4686) (4607:4607:4607))
        (PORT d[3] (2819:2819:2819) (2668:2668:2668))
        (PORT d[4] (3708:3708:3708) (3516:3516:3516))
        (PORT d[5] (5021:5021:5021) (4951:4951:4951))
        (PORT d[6] (3468:3468:3468) (3305:3305:3305))
        (PORT d[7] (3186:3186:3186) (3055:3055:3055))
        (PORT d[8] (5369:5369:5369) (5336:5336:5336))
        (PORT d[9] (4094:4094:4094) (3916:3916:3916))
        (PORT d[10] (3448:3448:3448) (3313:3313:3313))
        (PORT d[11] (3317:3317:3317) (3273:3273:3273))
        (PORT d[12] (3508:3508:3508) (3357:3357:3357))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (3254:3254:3254) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2088:2088:2088))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (3254:3254:3254) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (5796:5796:5796))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (3254:3254:3254) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (2954:2954:2954))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (3258:3258:3258) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (3258:3258:3258) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1236:1236:1236))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT ena (2120:2120:2120) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1522:1522:1522))
        (PORT d[1] (1562:1562:1562) (1477:1477:1477))
        (PORT d[2] (1950:1950:1950) (1883:1883:1883))
        (PORT d[3] (3741:3741:3741) (3568:3568:3568))
        (PORT d[4] (2330:2330:2330) (2236:2236:2236))
        (PORT d[5] (4674:4674:4674) (4466:4466:4466))
        (PORT d[6] (1307:1307:1307) (1238:1238:1238))
        (PORT d[7] (2858:2858:2858) (2737:2737:2737))
        (PORT d[8] (1304:1304:1304) (1228:1228:1228))
        (PORT d[9] (2830:2830:2830) (2709:2709:2709))
        (PORT d[10] (1885:1885:1885) (1805:1805:1805))
        (PORT d[11] (3831:3831:3831) (3815:3815:3815))
        (PORT d[12] (1627:1627:1627) (1533:1533:1533))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2116:2116:2116) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (1998:1998:1998))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2116:2116:2116) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2071:2071:2071))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (PORT ena (2116:2116:2116) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3561:3561:3561))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT ena (2120:2120:2120) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (PORT d[0] (2120:2120:2120) (2173:2173:2173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3158:3158:3158))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (5530:5530:5530) (5655:5655:5655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5974:5974:5974) (6013:6013:6013))
        (PORT d[1] (4953:4953:4953) (4818:4818:4818))
        (PORT d[2] (3711:3711:3711) (3672:3672:3672))
        (PORT d[3] (6835:6835:6835) (6429:6429:6429))
        (PORT d[4] (4939:4939:4939) (4763:4763:4763))
        (PORT d[5] (5270:5270:5270) (5152:5152:5152))
        (PORT d[6] (3428:3428:3428) (3261:3261:3261))
        (PORT d[7] (4392:4392:4392) (4327:4327:4327))
        (PORT d[8] (4432:4432:4432) (4439:4439:4439))
        (PORT d[9] (4953:4953:4953) (4877:4877:4877))
        (PORT d[10] (5347:5347:5347) (5054:5054:5054))
        (PORT d[11] (5940:5940:5940) (5958:5958:5958))
        (PORT d[12] (3481:3481:3481) (3332:3332:3332))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5526:5526:5526) (5652:5652:5652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3641:3641:3641))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5526:5526:5526) (5652:5652:5652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6284:6284:6284) (6099:6099:6099))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT ena (5526:5526:5526) (5652:5652:5652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2828:2828:2828))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT ena (5530:5530:5530) (5655:5655:5655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (5530:5530:5530) (5655:5655:5655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1182:1182:1182))
        (PORT datab (3343:3343:3343) (3294:3294:3294))
        (PORT datac (1426:1426:1426) (1423:1423:1423))
        (PORT datad (1971:1971:1971) (1950:1950:1950))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (3869:3869:3869))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT ena (4440:4440:4440) (4672:4672:4672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4692:4692:4692))
        (PORT d[1] (4927:4927:4927) (4779:4779:4779))
        (PORT d[2] (4344:4344:4344) (4249:4249:4249))
        (PORT d[3] (5928:5928:5928) (5591:5591:5591))
        (PORT d[4] (4189:4189:4189) (3946:3946:3946))
        (PORT d[5] (6136:6136:6136) (6079:6079:6079))
        (PORT d[6] (4137:4137:4137) (3895:3895:3895))
        (PORT d[7] (5027:5027:5027) (4943:4943:4943))
        (PORT d[8] (4314:4314:4314) (4092:4092:4092))
        (PORT d[9] (4788:4788:4788) (4650:4650:4650))
        (PORT d[10] (4955:4955:4955) (4661:4661:4661))
        (PORT d[11] (5005:5005:5005) (5055:5055:5055))
        (PORT d[12] (4649:4649:4649) (4423:4423:4423))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (4436:4436:4436) (4669:4669:4669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5428:5428:5428) (5147:5147:5147))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (4436:4436:4436) (4669:4669:4669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7080:7080:7080) (6931:6931:6931))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT ena (4436:4436:4436) (4669:4669:4669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3192:3192:3192))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT ena (4440:4440:4440) (4672:4672:4672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT d[0] (4440:4440:4440) (4672:4672:4672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1360:1360:1360))
        (PORT datab (3336:3336:3336) (3287:3287:3287))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (3397:3397:3397) (3238:3238:3238))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (1118:1118:1118) (1011:1011:1011))
        (PORT datac (1284:1284:1284) (1240:1240:1240))
        (PORT datad (1971:1971:1971) (1931:1931:1931))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1121:1121:1121))
        (PORT datab (918:918:918) (898:898:898))
        (PORT datac (1280:1280:1280) (1234:1234:1234))
        (PORT datad (985:985:985) (947:947:947))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1905:1905:1905))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1276:1276:1276))
        (PORT datab (1547:1547:1547) (1489:1489:1489))
        (PORT datad (696:696:696) (679:679:679))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_subtract\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1678:1678:1678))
        (PORT datab (726:726:726) (709:709:709))
        (PORT datac (886:886:886) (822:822:822))
        (PORT datad (721:721:721) (710:710:710))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_subtract\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (1588:1588:1588) (1542:1542:1542))
        (PORT datac (1728:1728:1728) (1643:1643:1643))
        (PORT datad (701:701:701) (679:679:679))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_alu_subtract\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (581:581:581))
        (PORT datac (223:223:223) (261:261:261))
        (PORT datad (718:718:718) (707:707:707))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_alu_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (983:983:983))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (653:653:653) (653:653:653))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_alu_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1332:1332:1332))
        (PORT datad (724:724:724) (739:739:739))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (728:728:728))
        (PORT datab (810:810:810) (826:826:826))
        (PORT datac (916:916:916) (841:841:841))
        (PORT datad (772:772:772) (792:792:792))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (579:579:579))
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (765:765:765) (789:789:789))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|F_pc\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1416:1416:1416) (1397:1397:1397))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router_001\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (367:367:367))
        (PORT datab (288:288:288) (361:361:361))
        (PORT datac (1303:1303:1303) (1316:1316:1316))
        (PORT datad (258:258:258) (323:323:323))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router_001\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (941:941:941))
        (PORT datab (1785:1785:1785) (1693:1693:1693))
        (PORT datac (257:257:257) (333:333:333))
        (PORT datad (913:913:913) (892:892:892))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|router_001\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (958:958:958))
        (PORT datac (353:353:353) (334:334:334))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (802:802:802))
        (PORT datab (740:740:740) (710:710:710))
        (PORT datac (1312:1312:1312) (1285:1285:1285))
        (PORT datad (712:712:712) (730:730:730))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (754:754:754) (724:724:724))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT asdata (760:760:760) (748:748:748))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1063:1063:1063) (1014:1014:1014))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_data\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2408:2408:2408) (2419:2419:2419))
        (PORT datab (1081:1081:1081) (1065:1065:1065))
        (PORT datac (1050:1050:1050) (1046:1046:1046))
        (PORT datad (909:909:909) (887:887:887))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1901:1901:1901) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_003\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1601:1601:1601))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3393:3393:3393))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (5228:5228:5228) (5341:5341:5341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5640:5640:5640) (5685:5685:5685))
        (PORT d[1] (4272:4272:4272) (4156:4156:4156))
        (PORT d[2] (3043:3043:3043) (3019:3019:3019))
        (PORT d[3] (6701:6701:6701) (6277:6277:6277))
        (PORT d[4] (5827:5827:5827) (5602:5602:5602))
        (PORT d[5] (4594:4594:4594) (4496:4496:4496))
        (PORT d[6] (5310:5310:5310) (5132:5132:5132))
        (PORT d[7] (3722:3722:3722) (3662:3662:3662))
        (PORT d[8] (4092:4092:4092) (4095:4095:4095))
        (PORT d[9] (4623:4623:4623) (4556:4556:4556))
        (PORT d[10] (4728:4728:4728) (4445:4445:4445))
        (PORT d[11] (5245:5245:5245) (5289:5289:5289))
        (PORT d[12] (4130:4130:4130) (3971:3971:3971))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (5224:5224:5224) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6422:6422:6422) (6209:6209:6209))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (5224:5224:5224) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (5791:5791:5791))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (5224:5224:5224) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4420:4420:4420))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT ena (5228:5228:5228) (5341:5341:5341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (5228:5228:5228) (5341:5341:5341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3665:3665:3665))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (PORT ena (5549:5549:5549) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5961:5961:5961) (6002:6002:6002))
        (PORT d[1] (4931:4931:4931) (4795:4795:4795))
        (PORT d[2] (3387:3387:3387) (3352:3352:3352))
        (PORT d[3] (6821:6821:6821) (6403:6403:6403))
        (PORT d[4] (4907:4907:4907) (4726:4726:4726))
        (PORT d[5] (4915:4915:4915) (4804:4804:4804))
        (PORT d[6] (5579:5579:5579) (5388:5388:5388))
        (PORT d[7] (4053:4053:4053) (3993:3993:3993))
        (PORT d[8] (4099:4099:4099) (4115:4115:4115))
        (PORT d[9] (4674:4674:4674) (4613:4613:4613))
        (PORT d[10] (5033:5033:5033) (4755:4755:4755))
        (PORT d[11] (5620:5620:5620) (5653:5653:5653))
        (PORT d[12] (4455:4455:4455) (4276:4276:4276))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT ena (5545:5545:5545) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3091:3091:3091))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT ena (5545:5545:5545) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6286:6286:6286) (6098:6098:6098))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT ena (5545:5545:5545) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4932:4932:4932) (4766:4766:4766))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (PORT ena (5549:5549:5549) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (PORT d[0] (5549:5549:5549) (5669:5669:5669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (2977:2977:2977))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (5568:5568:5568) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (4941:4941:4941))
        (PORT d[1] (4274:4274:4274) (4158:4158:4158))
        (PORT d[2] (3058:3058:3058) (3035:3035:3035))
        (PORT d[3] (5334:5334:5334) (5023:5023:5023))
        (PORT d[4] (4511:4511:4511) (4318:4318:4318))
        (PORT d[5] (4821:4821:4821) (4704:4704:4704))
        (PORT d[6] (5296:5296:5296) (5117:5117:5117))
        (PORT d[7] (3751:3751:3751) (3692:3692:3692))
        (PORT d[8] (3998:3998:3998) (3959:3959:3959))
        (PORT d[9] (5930:5930:5930) (5745:5745:5745))
        (PORT d[10] (4167:4167:4167) (3955:3955:3955))
        (PORT d[11] (4259:4259:4259) (4301:4301:4301))
        (PORT d[12] (4874:4874:4874) (4622:4622:4622))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5564:5564:5564) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4414:4414:4414) (4215:4215:4215))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5564:5564:5564) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (5618:5618:5618))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT ena (5564:5564:5564) (5666:5666:5666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3861:3861:3861))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT ena (5568:5568:5568) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (5568:5568:5568) (5669:5669:5669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3266:3266:3266) (3186:3186:3186))
        (PORT datab (1220:1220:1220) (1104:1104:1104))
        (PORT datac (4595:4595:4595) (4653:4653:4653))
        (PORT datad (2184:2184:2184) (1990:1990:1990))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3604:3604:3604))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT ena (3593:3593:3593) (3717:3717:3717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5959:5959:5959) (5992:5992:5992))
        (PORT d[1] (3565:3565:3565) (3454:3454:3454))
        (PORT d[2] (3009:3009:3009) (3073:3073:3073))
        (PORT d[3] (4944:4944:4944) (4704:4704:4704))
        (PORT d[4] (6022:6022:6022) (5869:5869:5869))
        (PORT d[5] (4812:4812:4812) (4670:4670:4670))
        (PORT d[6] (3195:3195:3195) (3042:3042:3042))
        (PORT d[7] (5044:5044:5044) (4974:4974:4974))
        (PORT d[8] (3318:3318:3318) (3186:3186:3186))
        (PORT d[9] (4933:4933:4933) (4828:4828:4828))
        (PORT d[10] (3667:3667:3667) (3476:3476:3476))
        (PORT d[11] (5997:5997:5997) (6042:6042:6042))
        (PORT d[12] (7525:7525:7525) (7113:7113:7113))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3589:3589:3589) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4199:4199:4199))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3589:3589:3589) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6671:6671:6671) (6494:6494:6494))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT ena (3589:3589:3589) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3497:3497:3497))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT ena (3593:3593:3593) (3717:3717:3717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT d[0] (3593:3593:3593) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1378:1378:1378))
        (PORT datab (4627:4627:4627) (4681:4681:4681))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1242:1242:1242) (1156:1156:1156))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3949:3949:3949))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (5850:5850:5850) (5987:5987:5987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6295:6295:6295) (6328:6328:6328))
        (PORT d[1] (5258:5258:5258) (5107:5107:5107))
        (PORT d[2] (3737:3737:3737) (3697:3697:3697))
        (PORT d[3] (7154:7154:7154) (6735:6735:6735))
        (PORT d[4] (4920:4920:4920) (4746:4746:4746))
        (PORT d[5] (5557:5557:5557) (5426:5426:5426))
        (PORT d[6] (3676:3676:3676) (3476:3476:3476))
        (PORT d[7] (4380:4380:4380) (4313:4313:4313))
        (PORT d[8] (4433:4433:4433) (4440:4440:4440))
        (PORT d[9] (4953:4953:4953) (4877:4877:4877))
        (PORT d[10] (5348:5348:5348) (5054:5054:5054))
        (PORT d[11] (5941:5941:5941) (5959:5959:5959))
        (PORT d[12] (3494:3494:3494) (3348:3348:3348))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5846:5846:5846) (5984:5984:5984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4316:4316:4316))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5846:5846:5846) (5984:5984:5984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6318:6318:6318) (6134:6134:6134))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT ena (5846:5846:5846) (5984:5984:5984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3082:3082:3082))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT ena (5850:5850:5850) (5987:5987:5987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (5850:5850:5850) (5987:5987:5987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (2959:2959:2959))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT ena (6250:6250:6250) (6364:6364:6364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (4937:4937:4937))
        (PORT d[1] (5249:5249:5249) (5091:5091:5091))
        (PORT d[2] (3716:3716:3716) (3675:3675:3675))
        (PORT d[3] (4686:4686:4686) (4406:4406:4406))
        (PORT d[4] (5194:5194:5194) (4976:4976:4976))
        (PORT d[5] (5222:5222:5222) (5099:5099:5099))
        (PORT d[6] (6205:6205:6205) (5997:5997:5997))
        (PORT d[7] (4074:4074:4074) (4006:4006:4006))
        (PORT d[8] (4712:4712:4712) (4657:4657:4657))
        (PORT d[9] (5053:5053:5053) (4902:4902:4902))
        (PORT d[10] (4815:4815:4815) (4580:4580:4580))
        (PORT d[11] (4234:4234:4234) (4280:4280:4280))
        (PORT d[12] (4295:4295:4295) (4065:4065:4065))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT ena (6246:6246:6246) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4224:4224:4224) (4115:4115:4115))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT ena (6246:6246:6246) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5866:5866:5866) (5656:5656:5656))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT ena (6246:6246:6246) (6361:6361:6361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4407:4407:4407))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT ena (6250:6250:6250) (6364:6364:6364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT d[0] (6250:6250:6250) (6364:6364:6364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2702:2702:2702))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT ena (5946:5946:5946) (6048:6048:6048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4607:4607:4607))
        (PORT d[1] (5169:5169:5169) (4993:4993:4993))
        (PORT d[2] (3393:3393:3393) (3361:3361:3361))
        (PORT d[3] (5017:5017:5017) (4725:4725:4725))
        (PORT d[4] (4810:4810:4810) (4600:4600:4600))
        (PORT d[5] (5133:5133:5133) (4997:4997:4997))
        (PORT d[6] (5612:5612:5612) (5420:5420:5420))
        (PORT d[7] (3803:3803:3803) (3753:3753:3753))
        (PORT d[8] (3405:3405:3405) (3402:3402:3402))
        (PORT d[9] (6259:6259:6259) (6061:6061:6061))
        (PORT d[10] (4490:4490:4490) (4271:4271:4271))
        (PORT d[11] (3924:3924:3924) (3984:3984:3984))
        (PORT d[12] (4625:4625:4625) (4385:4385:4385))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT ena (5942:5942:5942) (6045:6045:6045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5044:5044:5044) (4987:4987:4987))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT ena (5942:5942:5942) (6045:6045:6045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (5386:5386:5386))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT ena (5942:5942:5942) (6045:6045:6045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4109:4109:4109))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT ena (5946:5946:5946) (6048:6048:6048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT d[0] (5946:5946:5946) (6048:6048:6048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3046:3046:3046))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT ena (5229:5229:5229) (5340:5340:5340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5617:5617:5617) (5664:5664:5664))
        (PORT d[1] (4616:4616:4616) (4491:4491:4491))
        (PORT d[2] (3027:3027:3027) (3006:3006:3006))
        (PORT d[3] (6487:6487:6487) (6090:6090:6090))
        (PORT d[4] (5864:5864:5864) (5661:5661:5661))
        (PORT d[5] (4940:4940:4940) (4835:4835:4835))
        (PORT d[6] (5578:5578:5578) (5388:5388:5388))
        (PORT d[7] (4083:4083:4083) (4025:4025:4025))
        (PORT d[8] (4091:4091:4091) (4106:4106:4106))
        (PORT d[9] (4659:4659:4659) (4597:4597:4597))
        (PORT d[10] (5032:5032:5032) (4754:4754:4754))
        (PORT d[11] (5579:5579:5579) (5611:5611:5611))
        (PORT d[12] (4153:4153:4153) (3996:3996:3996))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (5225:5225:5225) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4410:4410:4410))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (5225:5225:5225) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6311:6311:6311) (6122:6122:6122))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT ena (5225:5225:5225) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5231:5231:5231) (5046:5046:5046))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT ena (5229:5229:5229) (5340:5340:5340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (5229:5229:5229) (5340:5340:5340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3263:3263:3263) (3182:3182:3182))
        (PORT datab (4628:4628:4628) (4682:4682:4682))
        (PORT datac (1404:1404:1404) (1369:1369:1369))
        (PORT datad (1433:1433:1433) (1315:1315:1315))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3263:3263:3263) (3183:3183:3183))
        (PORT datab (893:893:893) (811:811:811))
        (PORT datac (1569:1569:1569) (1401:1401:1401))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2921:2921:2921) (2833:2833:2833))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2105:2105:2105))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (688:688:688) (668:668:668))
        (PORT datad (724:724:724) (703:703:703))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_br_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1531:1531:1531))
        (PORT datab (1055:1055:1055) (1044:1044:1044))
        (PORT datac (781:781:781) (816:816:816))
        (PORT datad (1028:1028:1028) (1017:1017:1017))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_br_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1024:1024:1024))
        (PORT datab (1814:1814:1814) (1729:1729:1729))
        (PORT datac (187:187:187) (215:215:215))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_br_cmp\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (758:758:758))
        (PORT datab (1596:1596:1596) (1550:1550:1550))
        (PORT datac (1727:1727:1727) (1642:1642:1642))
        (PORT datad (696:696:696) (673:673:673))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_br_cmp\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1194:1194:1194) (1123:1123:1123))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (989:989:989) (944:944:944))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_br_cmp\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (736:736:736))
        (PORT datab (246:246:246) (275:275:275))
        (PORT datac (210:210:210) (238:238:238))
        (PORT datad (1498:1498:1498) (1404:1404:1404))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_ctrl_br_cmp\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (294:294:294))
        (PORT datab (392:392:392) (377:377:377))
        (PORT datac (390:390:390) (369:369:369))
        (PORT datad (722:722:722) (711:711:711))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_ctrl_br_cmp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (903:903:903) (881:881:881))
        (PORT datad (1029:1029:1029) (1027:1027:1027))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (785:785:785))
        (PORT datab (778:778:778) (762:762:762))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (477:477:477))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1002:1002:1002) (993:993:993))
        (PORT clrn (1938:1938:1938) (1892:1892:1892))
        (PORT ena (1390:1390:1390) (1335:1335:1335))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (340:340:340))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1727:1727:1727))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (652:652:652))
        (PORT datac (684:684:684) (654:654:654))
        (PORT datad (356:356:356) (328:328:328))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT asdata (1563:1563:1563) (1505:1505:1505))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datab (693:693:693) (646:646:646))
        (PORT datad (622:622:622) (570:570:570))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2491:2491:2491) (2398:2398:2398))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1242:1242:1242))
        (PORT datac (967:967:967) (936:936:936))
        (PORT datad (758:758:758) (767:767:767))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (705:705:705))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (1448:1448:1448) (1459:1459:1459))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1333:1333:1333))
        (PORT datac (1172:1172:1172) (1055:1055:1055))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (733:733:733))
        (PORT datab (716:716:716) (672:672:672))
        (PORT datad (370:370:370) (356:356:356))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (641:641:641) (584:584:584))
        (PORT datad (348:348:348) (330:330:330))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_byte0_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (PORT ena (2083:2083:2083) (1938:1938:1938))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (359:359:359))
        (PORT datab (672:672:672) (651:651:651))
        (PORT datac (666:666:666) (642:642:642))
        (PORT datad (249:249:249) (318:318:318))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_control_rd_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (650:650:650))
        (PORT datab (310:310:310) (393:393:393))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_control_rd_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (717:717:717))
        (PORT datab (494:494:494) (507:507:507))
        (PORT datac (989:989:989) (981:981:981))
        (PORT datad (427:427:427) (447:447:447))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wr_data\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (256:256:256))
        (PORT datab (640:640:640) (647:647:647))
        (PORT datac (758:758:758) (798:798:798))
        (PORT datad (970:970:970) (920:920:920))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_st_data\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (703:703:703))
        (PORT datab (977:977:977) (919:919:919))
        (PORT datac (1017:1017:1017) (1023:1023:1023))
        (PORT datad (616:616:616) (565:565:565))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (651:651:651) (645:645:645))
        (PORT datad (1057:1057:1057) (1062:1062:1062))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1175:1175:1175))
        (PORT datac (1091:1091:1091) (1124:1124:1124))
        (PORT datad (681:681:681) (697:697:697))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1013:1013:1013))
        (PORT datab (1005:1005:1005) (972:972:972))
        (PORT datac (1517:1517:1517) (1470:1470:1470))
        (PORT datad (937:937:937) (867:867:867))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1347:1347:1347) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (751:751:751))
        (PORT datab (441:441:441) (464:464:464))
        (PORT datac (758:758:758) (784:784:784))
        (PORT datad (1233:1233:1233) (1165:1165:1165))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1928:1928:1928) (1835:1835:1835))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1530:1530:1530))
        (PORT datac (727:727:727) (742:742:742))
        (PORT datad (697:697:697) (704:704:704))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1400:1400:1400))
        (PORT datab (482:482:482) (500:500:500))
        (PORT datac (256:256:256) (329:329:329))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (439:439:439))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1122:1122:1122))
        (PORT datab (1065:1065:1065) (1063:1063:1063))
        (PORT datac (733:733:733) (739:739:739))
        (PORT datad (732:732:732) (746:746:746))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1430:1430:1430) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (748:748:748))
        (PORT datab (1917:1917:1917) (1831:1831:1831))
        (PORT datad (704:704:704) (713:713:713))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1388:1388:1388))
        (PORT datab (471:471:471) (488:488:488))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (363:363:363) (347:347:347))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (693:693:693) (699:699:699))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1630:1630:1630) (1561:1561:1561))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1035:1035:1035))
        (PORT datab (465:465:465) (497:497:497))
        (PORT datac (704:704:704) (682:682:682))
        (PORT datad (275:275:275) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1142:1142:1142) (1113:1113:1113))
        (PORT datad (898:898:898) (830:830:830))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (604:604:604) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (823:823:823))
        (PORT datab (787:787:787) (805:805:805))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (1047:1047:1047) (1046:1046:1046))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (951:951:951))
        (PORT datad (607:607:607) (557:557:557))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1014:1014:1014) (1017:1017:1017))
        (PORT datad (965:965:965) (921:921:921))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1430:1430:1430) (1420:1420:1420))
        (PORT sload (1946:1946:1946) (1949:1949:1949))
        (PORT ena (1659:1659:1659) (1595:1595:1595))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (785:785:785))
        (PORT datab (504:504:504) (520:520:520))
        (PORT datac (708:708:708) (722:722:722))
        (PORT datad (918:918:918) (867:867:867))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1573:1573:1573) (1494:1494:1494))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1912:1912:1912) (1825:1825:1825))
        (PORT datac (1053:1053:1053) (1044:1044:1044))
        (PORT datad (630:630:630) (620:620:620))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (477:477:477))
        (PORT datab (475:475:475) (492:492:492))
        (PORT datac (1385:1385:1385) (1349:1349:1349))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (777:777:777) (810:810:810))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (762:762:762))
        (PORT datab (713:713:713) (729:729:729))
        (PORT datac (1044:1044:1044) (1034:1034:1034))
        (PORT datad (701:701:701) (687:687:687))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1395:1395:1395) (1356:1356:1356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (1532:1532:1532) (1472:1472:1472))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (651:651:651))
        (PORT datab (472:472:472) (488:488:488))
        (PORT datac (1383:1383:1383) (1346:1346:1346))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (414:414:414) (442:442:442))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (805:805:805))
        (PORT datab (1065:1065:1065) (1062:1062:1062))
        (PORT datac (733:733:733) (738:738:738))
        (PORT datad (1069:1069:1069) (1075:1075:1075))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1430:1430:1430) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datad (1583:1583:1583) (1525:1525:1525))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1393:1393:1393))
        (PORT datab (475:475:475) (492:492:492))
        (PORT datac (659:659:659) (631:631:631))
        (PORT datad (412:412:412) (428:428:428))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1026:1026:1026))
        (PORT datab (1066:1066:1066) (1064:1064:1064))
        (PORT datac (989:989:989) (982:982:982))
        (PORT datad (752:752:752) (739:739:739))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1445:1445:1445) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1916:1916:1916) (1830:1830:1830))
        (PORT datac (750:750:750) (764:764:764))
        (PORT datad (682:682:682) (691:691:691))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (415:415:415))
        (PORT datab (477:477:477) (495:495:495))
        (PORT datac (1388:1388:1388) (1353:1353:1353))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (815:815:815) (834:834:834))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|resetrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (622:622:622) (691:691:691))
        (PORT ena (1335:1335:1335) (1272:1272:1272))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|resetrequest\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3617:3617:3617) (3339:3339:3339))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1980:1980:1980) (1939:1939:1939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1980:1980:1980) (1939:1939:1939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1980:1980:1980) (1939:1939:1939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (305:305:305))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (242:242:242) (316:316:316))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1976:1976:1976))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2175:2175:2175) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1948:1948:1948) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (800:800:800))
        (PORT datab (738:738:738) (707:707:707))
        (PORT datac (1309:1309:1309) (1281:1281:1281))
        (PORT datad (709:709:709) (727:727:727))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (883:883:883))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT asdata (558:558:558) (584:584:584))
        (PORT clrn (1941:1941:1941) (1895:1895:1895))
        (PORT ena (1053:1053:1053) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_mux_002\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1407:1407:1407))
        (PORT datad (1304:1304:1304) (1290:1290:1290))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|debugaccess\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_avalon_reg\|take_action_ocireg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1199:1199:1199))
        (PORT datab (429:429:429) (427:427:427))
        (PORT datac (1030:1030:1030) (1044:1044:1044))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|monitor_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (285:285:285))
        (PORT datab (659:659:659) (600:600:600))
        (PORT datad (457:457:457) (480:480:480))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|monitor_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (1279:1279:1279) (1243:1243:1243))
        (PORT datac (1314:1314:1314) (1253:1253:1253))
        (PORT datad (692:692:692) (683:683:683))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1425:1425:1425) (1373:1373:1373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (611:611:611) (683:683:683))
        (PORT ena (1630:1630:1630) (1561:1561:1561))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_access\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (857:857:857))
        (PORT datab (1094:1094:1094) (1088:1088:1088))
        (PORT datac (366:366:366) (367:367:367))
        (PORT datad (795:795:795) (811:811:811))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonAReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1639:1639:1639) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_access\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (591:591:591))
        (PORT datab (1095:1095:1095) (1056:1056:1056))
        (PORT datac (375:375:375) (354:354:354))
        (PORT datad (973:973:973) (940:940:940))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_access\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1249:1249:1249) (1199:1199:1199))
        (PORT datac (1493:1493:1493) (1407:1407:1407))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|jtag_ram_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2487:2487:2487) (2354:2354:2354))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1635:1635:1635))
        (PORT datab (1062:1062:1062) (1072:1072:1072))
        (PORT datac (1210:1210:1210) (1164:1164:1164))
        (PORT datad (956:956:956) (946:946:946))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|ociram_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1073:1073:1073))
        (PORT datac (1289:1289:1289) (1262:1262:1262))
        (PORT datad (348:348:348) (330:330:330))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (577:577:577))
        (PORT datab (1135:1135:1135) (1105:1105:1105))
        (PORT datac (1012:1012:1012) (995:995:995))
        (PORT datad (1359:1359:1359) (1350:1350:1350))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_ocimem\|MonDReg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1979:1979:1979) (1890:1890:1890))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1053:1053:1053))
        (PORT datac (1619:1619:1619) (1561:1561:1561))
        (PORT datad (429:429:429) (452:452:452))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1390:1390:1390))
        (PORT datab (472:472:472) (489:489:489))
        (PORT datac (964:964:964) (916:916:916))
        (PORT datad (749:749:749) (753:753:753))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[31\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (378:378:378))
        (PORT datab (738:738:738) (760:760:760))
        (PORT datad (3160:3160:3160) (3411:3411:3411))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (584:584:584))
        (PORT datab (1629:1629:1629) (1568:1568:1568))
        (PORT datac (978:978:978) (937:937:937))
        (PORT datad (485:485:485) (526:526:526))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1643:1643:1643) (1569:1569:1569))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1164:1164:1164))
        (PORT datab (1618:1618:1618) (1547:1547:1547))
        (PORT datac (701:701:701) (709:709:709))
        (PORT datad (1275:1275:1275) (1225:1225:1225))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (618:618:618))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1200:1200:1200) (1154:1154:1154))
        (PORT datad (358:358:358) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (557:557:557) (581:581:581))
        (PORT sload (1040:1040:1040) (1097:1097:1097))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1086:1086:1086))
        (PORT datab (1066:1066:1066) (1063:1063:1063))
        (PORT datac (734:734:734) (739:739:739))
        (PORT datad (1067:1067:1067) (1072:1072:1072))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1430:1430:1430) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (709:709:709))
        (PORT datab (1012:1012:1012) (1015:1015:1015))
        (PORT datac (1618:1618:1618) (1560:1560:1560))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1013:1013:1013))
        (PORT datab (1064:1064:1064) (1050:1050:1050))
        (PORT datac (1042:1042:1042) (1004:1004:1004))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1398:1398:1398))
        (PORT datab (1065:1065:1065) (1063:1063:1063))
        (PORT datac (991:991:991) (992:992:992))
        (PORT datad (753:753:753) (740:740:740))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1445:1445:1445) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1008:1008:1008))
        (PORT datac (1621:1621:1621) (1563:1563:1563))
        (PORT datad (697:697:697) (711:711:711))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1042:1042:1042))
        (PORT datab (1053:1053:1053) (1000:1000:1000))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1338:1338:1338))
        (PORT datab (1065:1065:1065) (1062:1062:1062))
        (PORT datac (992:992:992) (993:993:993))
        (PORT datad (754:754:754) (741:741:741))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1445:1445:1445) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1014:1014:1014) (1014:1014:1014))
        (PORT datac (1620:1620:1620) (1562:1562:1562))
        (PORT datad (682:682:682) (683:683:683))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1012:1012:1012))
        (PORT datab (274:274:274) (347:347:347))
        (PORT datac (1042:1042:1042) (1004:1004:1004))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (774:774:774))
        (PORT datab (1062:1062:1062) (1059:1059:1059))
        (PORT datac (1069:1069:1069) (1072:1072:1072))
        (PORT datad (1076:1076:1076) (1083:1083:1083))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1430:1430:1430) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1254:1254:1254))
        (PORT datab (1655:1655:1655) (1582:1582:1582))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1041:1041:1041))
        (PORT datab (1051:1051:1051) (998:998:998))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (768:768:768))
        (PORT datab (711:711:711) (727:727:727))
        (PORT datac (1007:1007:1007) (1000:1000:1000))
        (PORT datad (708:708:708) (695:695:695))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1395:1395:1395) (1356:1356:1356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (509:509:509))
        (PORT datab (723:723:723) (736:736:736))
        (PORT datac (1620:1620:1620) (1562:1562:1562))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1007:1007:1007))
        (PORT datab (1233:1233:1233) (1165:1165:1165))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (769:769:769))
        (PORT datab (711:711:711) (726:726:726))
        (PORT datac (1053:1053:1053) (1045:1045:1045))
        (PORT datad (708:708:708) (696:696:696))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1395:1395:1395) (1356:1356:1356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (770:770:770))
        (PORT datac (1535:1535:1535) (1476:1476:1476))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1398:1398:1398))
        (PORT datab (480:480:480) (497:497:497))
        (PORT datac (977:977:977) (975:975:975))
        (PORT datad (589:589:589) (530:530:530))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (751:751:751))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1630:1630:1630) (1561:1561:1561))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1036:1036:1036))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (431:431:431) (467:467:467))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|monitor_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (579:579:579))
        (PORT datab (447:447:447) (418:418:418))
        (PORT datac (957:957:957) (934:934:934))
        (PORT datad (914:914:914) (888:888:888))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|monitor_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (1082:1082:1082) (1043:1043:1043))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer3\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (626:626:626) (695:695:695))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer3\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|ir_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (772:772:772) (793:793:793))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (421:421:421))
        (PORT datac (254:254:254) (336:336:336))
        (PORT datad (672:672:672) (665:665:665))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (706:706:706))
        (PORT datab (1236:1236:1236) (1166:1166:1166))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (629:629:629) (700:700:700))
        (PORT clrn (1905:1905:1905) (1840:1840:1840))
        (PORT sload (1702:1702:1702) (1738:1738:1738))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (527:527:527))
        (PORT datab (720:720:720) (716:716:716))
        (PORT datac (687:687:687) (703:703:703))
        (PORT datad (737:737:737) (758:758:758))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (481:481:481))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (386:386:386) (366:366:366))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (435:435:435) (469:469:469))
        (PORT datac (713:713:713) (724:724:724))
        (PORT datad (696:696:696) (697:697:697))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (418:418:418))
        (PORT datab (300:300:300) (375:375:375))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1086:1086:1086))
        (PORT datab (907:907:907) (847:847:847))
        (PORT datac (697:697:697) (690:690:690))
        (PORT datad (703:703:703) (716:716:716))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT asdata (3072:3072:3072) (3284:3284:3284))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT asdata (624:624:624) (692:692:692))
        (PORT ena (1269:1269:1269) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (683:683:683) (691:691:691))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (847:847:847))
        (PORT datac (931:931:931) (914:914:914))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (857:857:857))
        (PORT datab (1090:1090:1090) (1073:1073:1073))
        (PORT datac (786:786:786) (826:826:826))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (415:415:415))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (431:431:431))
        (PORT datac (289:289:289) (391:391:391))
        (PORT datad (310:310:310) (397:397:397))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1077:1077:1077) (1058:1058:1058))
        (PORT datac (959:959:959) (937:937:937))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (433:433:433))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (628:628:628) (578:578:578))
        (PORT datad (430:430:430) (456:456:456))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (997:997:997))
        (PORT datab (1079:1079:1079) (1060:1060:1060))
        (PORT datac (930:930:930) (917:917:917))
        (PORT datad (1506:1506:1506) (1443:1443:1443))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (423:423:423))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (405:405:405))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (432:432:432))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (396:396:396))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1914:1914:1914))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (428:428:428))
        (PORT datab (324:324:324) (423:423:423))
        (PORT datac (289:289:289) (376:376:376))
        (PORT datad (306:306:306) (389:389:389))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (494:494:494))
        (PORT datad (387:387:387) (367:367:367))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (432:432:432))
        (PORT datab (328:328:328) (427:427:427))
        (PORT datac (291:291:291) (378:378:378))
        (PORT datad (310:310:310) (397:397:397))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (430:430:430))
        (PORT datab (326:326:326) (425:425:425))
        (PORT datac (290:290:290) (377:377:377))
        (PORT datad (309:309:309) (397:397:397))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (306:306:306) (390:390:390))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (345:345:345))
        (PORT datab (253:253:253) (287:287:287))
        (PORT datad (361:361:361) (343:343:343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (722:722:722))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (440:440:440))
        (PORT datab (478:478:478) (505:505:505))
        (PORT datac (288:288:288) (389:389:389))
        (PORT datad (306:306:306) (390:390:390))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (441:441:441))
        (PORT datab (479:479:479) (506:506:506))
        (PORT datac (290:290:290) (392:392:392))
        (PORT datad (308:308:308) (391:391:391))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (605:605:605))
        (PORT datac (475:475:475) (503:503:503))
        (PORT datad (386:386:386) (365:365:365))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (426:426:426))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (425:425:425) (449:449:449))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (437:437:437))
        (PORT datac (442:442:442) (471:471:471))
        (PORT datad (302:302:302) (386:386:386))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (438:438:438))
        (PORT datab (317:317:317) (415:415:415))
        (PORT datac (285:285:285) (373:373:373))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (254:254:254) (287:287:287))
        (PORT datad (364:364:364) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (726:726:726) (732:732:732))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (433:433:433))
        (PORT datab (329:329:329) (428:428:428))
        (PORT datac (291:291:291) (379:379:379))
        (PORT datad (308:308:308) (392:392:392))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (417:417:417))
        (PORT datab (509:509:509) (525:525:525))
        (PORT datac (475:475:475) (503:503:503))
        (PORT datad (699:699:699) (698:698:698))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (257:257:257) (290:290:290))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (846:846:846))
        (PORT datac (984:984:984) (974:974:974))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (847:847:847))
        (PORT datab (820:820:820) (858:858:858))
        (PORT datac (983:983:983) (974:974:974))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3054:3054:3054) (3269:3269:3269))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (798:798:798) (805:805:805))
        (PORT datac (680:680:680) (696:696:696))
        (PORT datad (692:692:692) (692:692:692))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1096:1096:1096))
        (PORT datab (1077:1077:1077) (1057:1057:1057))
        (PORT datac (960:960:960) (937:937:937))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (387:387:387))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (382:382:382))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (401:401:401))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (842:842:842))
        (PORT datab (818:818:818) (856:856:856))
        (PORT datac (984:984:984) (975:975:975))
        (PORT datad (627:627:627) (577:577:577))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (729:729:729) (790:790:790))
        (PORT ena (1259:1259:1259) (1170:1170:1170))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (398:398:398))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (729:729:729) (790:790:790))
        (PORT ena (1259:1259:1259) (1170:1170:1170))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (348:348:348))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (729:729:729) (790:790:790))
        (PORT ena (1259:1259:1259) (1170:1170:1170))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (505:505:505))
        (PORT datab (300:300:300) (388:388:388))
        (PORT datac (273:273:273) (366:366:366))
        (PORT datad (282:282:282) (364:364:364))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1319:1319:1319))
        (PORT datab (1046:1046:1046) (1027:1027:1027))
        (PORT datac (265:265:265) (352:352:352))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (729:729:729) (790:790:790))
        (PORT ena (1259:1259:1259) (1170:1170:1170))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (729:729:729) (790:790:790))
        (PORT ena (1259:1259:1259) (1170:1170:1170))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (386:386:386))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (276:276:276) (367:367:367))
        (PORT datad (284:284:284) (366:366:366))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1098:1098:1098))
        (PORT datab (2837:2837:2837) (3114:3114:3114))
        (PORT datac (392:392:392) (373:373:373))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1098:1098:1098))
        (PORT datab (965:965:965) (949:949:949))
        (PORT datac (973:973:973) (958:958:958))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (275:275:275) (366:366:366))
        (PORT datad (283:283:283) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (442:442:442))
        (PORT datab (303:303:303) (392:392:392))
        (PORT datac (1028:1028:1028) (1029:1029:1029))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1081:1081:1081))
        (PORT datab (1044:1044:1044) (1026:1026:1026))
        (PORT datac (262:262:262) (349:349:349))
        (PORT datad (1300:1300:1300) (1272:1272:1272))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (288:288:288))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (439:439:439) (469:469:469))
        (PORT datad (279:279:279) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (616:616:616) (565:565:565))
        (PORT datac (392:392:392) (371:371:371))
        (PORT datad (203:203:203) (229:229:229))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (390:390:390))
        (PORT datac (277:277:277) (368:368:368))
        (PORT datad (286:286:286) (367:367:367))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (642:642:642) (580:580:580))
        (PORT datac (413:413:413) (395:395:395))
        (PORT datad (206:206:206) (233:233:233))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (286:286:286))
        (PORT datab (301:301:301) (390:390:390))
        (PORT datac (274:274:274) (367:367:367))
        (PORT datad (283:283:283) (365:365:365))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1081:1081:1081))
        (PORT datab (305:305:305) (394:394:394))
        (PORT datac (265:265:265) (352:352:352))
        (PORT datad (410:410:410) (395:395:395))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (505:505:505))
        (PORT datab (314:314:314) (403:403:403))
        (PORT datac (272:272:272) (365:365:365))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (271:271:271))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (390:390:390) (371:371:371))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2676:2676:2676) (2889:2889:2889))
        (PORT datad (724:724:724) (748:748:748))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (887:887:887) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (794:794:794))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (887:887:887) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (793:793:793))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (887:887:887) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (798:798:798))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (887:887:887) (884:884:884))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (792:792:792))
        (PORT datab (721:721:721) (733:733:733))
        (PORT datac (715:715:715) (726:726:726))
        (PORT datad (423:423:423) (444:444:444))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (585:585:585))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (690:690:690) (707:707:707))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|adapted_tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (1924:1924:1924))
        (PORT asdata (1305:1305:1305) (1274:1274:1274))
        (PORT clrn (2087:2087:2087) (1976:1976:1976))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (691:691:691))
        (PORT datab (1215:1215:1215) (1148:1148:1148))
        (PORT datac (1001:1001:1001) (981:981:981))
        (PORT datad (689:689:689) (675:675:675))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (526:526:526))
        (PORT datab (222:222:222) (248:248:248))
        (PORT datac (685:685:685) (684:684:684))
        (PORT datad (695:695:695) (664:664:664))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (379:379:379))
        (PORT datab (787:787:787) (800:800:800))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1328:1328:1328) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (775:775:775))
        (PORT datab (1103:1103:1103) (1111:1111:1111))
        (PORT datac (1178:1178:1178) (1141:1141:1141))
        (PORT datad (1072:1072:1072) (1079:1079:1079))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_break\|break_readreg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1430:1430:1430) (1406:1406:1406))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1910:1910:1910) (1824:1824:1824))
        (PORT datac (708:708:708) (719:719:719))
        (PORT datad (984:984:984) (967:967:967))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1391:1391:1391))
        (PORT datab (474:474:474) (491:491:491))
        (PORT datac (408:408:408) (435:435:435))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_tck\|sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_debug_slave_wrapper\|the_SoC_cpu_cpu_debug_slave_sysclk\|jdo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1338:1338:1338) (1282:1282:1282))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|break_on_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (364:364:364))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|break_on_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1335:1335:1335) (1272:1272:1272))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|jtag_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (924:924:924))
        (PORT datab (276:276:276) (350:350:350))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|jtag_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (960:960:960))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (404:404:404) (432:432:432))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|the_SoC_cpu_cpu_nios2_oci\|the_SoC_cpu_cpu_nios2_oci_debug\|jtag_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1482:1482:1482) (1375:1375:1375))
        (PORT sload (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|wait_for_one_post_bret_inst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (505:505:505))
        (PORT datab (1231:1231:1231) (1151:1151:1151))
        (PORT datad (1549:1549:1549) (1480:1480:1480))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|wait_for_one_post_bret_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|hbreak_pending_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1521:1521:1521))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|hbreak_pending\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|hbreak_req\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1494:1494:1494))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[14\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (864:864:864))
        (PORT datab (1854:1854:1854) (1828:1828:1828))
        (PORT datac (1484:1484:1484) (1449:1449:1449))
        (PORT datad (877:877:877) (811:811:811))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[14\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (969:969:969))
        (PORT datab (1658:1658:1658) (1595:1595:1595))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[14\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1406:1406:1406))
        (PORT datab (1027:1027:1027) (980:980:980))
        (PORT datac (987:987:987) (942:942:942))
        (PORT datad (917:917:917) (859:859:859))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1956:1956:1956) (1910:1910:1910))
        (PORT ena (1589:1589:1589) (1497:1497:1497))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_op_cmpge\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1677:1677:1677))
        (PORT datab (1593:1593:1593) (1547:1547:1547))
        (PORT datac (701:701:701) (683:683:683))
        (PORT datad (395:395:395) (383:383:383))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|hbreak_enabled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (906:906:906))
        (PORT datab (289:289:289) (360:360:360))
        (PORT datac (634:634:634) (580:580:580))
        (PORT datad (732:732:732) (746:746:746))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|hbreak_enabled\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (218:218:218))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|hbreak_enabled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1895:1895:1895))
        (PORT ena (1663:1663:1663) (1620:1620:1620))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1404:1404:1404))
        (PORT datab (1025:1025:1025) (972:972:972))
        (PORT datac (994:994:994) (950:950:950))
        (PORT datad (956:956:956) (907:907:907))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|F_iw\[6\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (751:751:751))
        (PORT datab (1171:1171:1171) (1069:1069:1069))
        (PORT datac (687:687:687) (667:667:667))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|D_iw\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1265:1265:1265) (1186:1186:1186))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|R_src2_lo\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1266:1266:1266))
        (PORT datab (248:248:248) (291:291:291))
        (PORT datac (1245:1245:1245) (1166:1166:1166))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_src2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1109:1109:1109) (1119:1119:1119))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (PORT sload (2262:2262:2262) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (341:341:341))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1131:1131:1131) (1144:1144:1144))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (PORT sload (2262:2262:2262) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1328:1328:1328) (1317:1317:1317))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (PORT sload (2262:2262:2262) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1075:1075:1075) (1095:1095:1095))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (PORT sload (2262:2262:2262) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|E_shift_rot_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1079:1079:1079) (1088:1088:1088))
        (PORT clrn (1934:1934:1934) (1889:1889:1889))
        (PORT sload (2262:2262:2262) (2257:2257:2257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_stall\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1641:1641:1641))
        (PORT datab (451:451:451) (480:480:480))
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_stall\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (807:807:807) (813:813:813))
        (PORT datac (961:961:961) (937:937:937))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_waiting_for_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (710:710:710))
        (PORT datad (1251:1251:1251) (1226:1226:1226))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_waiting_for_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1904:1904:1904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|av_ld_waiting_for_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (315:315:315) (391:391:391))
        (PORT datad (1166:1166:1166) (1088:1088:1088))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_stall\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1293:1293:1293) (1271:1271:1271))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_stall\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1008:1008:1008))
        (PORT datab (1627:1627:1627) (1570:1570:1570))
        (PORT datac (715:715:715) (683:683:683))
        (PORT datad (1267:1267:1267) (1225:1225:1225))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|E_stall\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (842:842:842))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (201:201:201) (238:238:238))
        (PORT datad (301:301:301) (385:385:385))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1149:1149:1149))
        (PORT datac (253:253:253) (325:325:325))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|W_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1937:1937:1937) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_wr_dst_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (268:268:268))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_wr_dst_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (238:238:238) (269:269:269))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_wr_dst_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1555:1555:1555))
        (PORT datab (1025:1025:1025) (1022:1022:1022))
        (PORT datac (908:908:908) (848:848:848))
        (PORT datad (683:683:683) (661:661:661))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|D_wr_dst_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1738:1738:1738) (1607:1607:1607))
        (PORT datad (666:666:666) (643:643:643))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|R_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|cpu\|W_rf_wren\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1494:1494:1494))
        (PORT datac (1018:1018:1018) (1007:1007:1007))
        (PORT datad (1549:1549:1549) (1500:1500:1500))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|cpu\|d_writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT asdata (1307:1307:1307) (1247:1247:1247))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1368:1368:1368) (1406:1406:1406))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1887:1887:1887))
        (PORT ena (1352:1352:1352) (1291:1291:1291))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (736:736:736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (429:429:429) (460:460:460))
      )
    )
  )
)
