#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Sep 03 09:38:39 2025
# Process ID: 14228
# Log file: C:/Users/laboratorio/Documents/Projeto_01/vivado.log
# Journal file: C:/Users/laboratorio/Documents/Projeto_01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/laboratorio/Projeto_01' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sources_1/new/Variaveis_exemplo.v" into library work [C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sources_1/new/Variaveis_exemplo.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sources_1/new/Variaveis_exemplo.vhd" into library xil_defaultlib [C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sources_1/new/Variaveis_exemplo.vhd:1]
[Wed Sep 03 09:38:57 2025] Launched synth_1...
Run output will be captured here: C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sources_1/new/Variaveis_exemplo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Variaveis_exemplo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sim_1/new/testbench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench2
ERROR: [VRFC 10-486] character '=' is not in type std_logic [C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sim_1/new/testbench2.vhd:16]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sim_1/new/testbench2.vhd:13]
INFO: [VRFC 10-240] VHDL file C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.srcs/sim_1/new/testbench2.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/laboratorio/Documents/Projeto_01/Projeto_01.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 03 09:40:47 2025...
