// Seed: 1014341986
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  parameter id_4 = -1'd0 >= -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  xnor primCall (id_2, id_1, id_8, id_7, id_10, id_5, id_4);
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_5;
  final $clog2(75);
  ;
  always_latch disable id_10;
  assign id_4[1] = !id_7 ? id_10 - id_5 : -1;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_7,
      id_1
  );
endmodule
