# This file is part of the faebryk project
# SPDX-License-Identifier: MIT

import faebryk.library._F as F
from faebryk.core.moduleinterface import ModuleInterface
from faebryk.libs.library import L


class JTAG(ModuleInterface):
    dbgrq: F.ElectricLogic
    tdo: F.ElectricLogic
    tdi: F.ElectricLogic
    tms: F.ElectricLogic
    tck: F.ElectricLogic
    n_trst: F.ElectricLogic
    n_reset: F.ElectricLogic
    vtref: F.ElectricPower

    @L.rt_field
    def single_electric_reference(self):
        return F.has_single_electric_reference_defined(
            F.ElectricLogic.connect_all_module_references(self)
        )

    def __postinit__(self, *args, **kwargs):
        super().__postinit__(*args, **kwargs)
        self.dbgrq.line.add(
            F.has_net_name("DBGRQ", level=F.has_net_name.Level.SUGGESTED)
        )
        self.tdo.line.add(F.has_net_name("TDO", level=F.has_net_name.Level.SUGGESTED))
        self.tdi.line.add(F.has_net_name("TDI", level=F.has_net_name.Level.SUGGESTED))
        self.tms.line.add(F.has_net_name("TMS", level=F.has_net_name.Level.SUGGESTED))
        self.tck.line.add(F.has_net_name("TCK", level=F.has_net_name.Level.SUGGESTED))
        self.n_trst.line.add(
            F.has_net_name("N_TRST", level=F.has_net_name.Level.SUGGESTED)
        )
        self.n_reset.line.add(
            F.has_net_name("N_RESET", level=F.has_net_name.Level.SUGGESTED)
        )
        self.vtref.add(F.has_net_name("VTREF", level=F.has_net_name.Level.SUGGESTED))

    usage_example = L.f_field(F.has_usage_example)(
        example="""
        import JTAG, ElectricPower, Resistor

        jtag = new JTAG

        # Connect voltage reference for all logic signals
        power_3v3 = new ElectricPower
        assert power_3v3.voltage within 3.3V +/- 5%
        jtag.vtref ~ power_3v3

        # All logic signals use same reference
        jtag.tdo.reference ~ power_3v3
        jtag.tdi.reference ~ power_3v3
        jtag.tms.reference ~ power_3v3
        jtag.tck.reference ~ power_3v3
        jtag.n_trst.reference ~ power_3v3
        jtag.n_reset.reference ~ power_3v3
        jtag.dbgrq.reference ~ power_3v3

        # Connect to microcontroller JTAG interface
        microcontroller.jtag_tdo ~ jtag.tdo.line
        microcontroller.jtag_tdi ~ jtag.tdi.line
        microcontroller.jtag_tms ~ jtag.tms.line
        microcontroller.jtag_tck ~ jtag.tck.line
        microcontroller.jtag_trst ~ jtag.n_trst.line
        microcontroller.reset_n ~ jtag.n_reset.line

        # Connect to JTAG debugger/programmer
        debugger.jtag ~ jtag

        # Pullup resistors for reset lines
        trst_pullup = new Resistor
        reset_pullup = new Resistor
        trst_pullup.resistance = 10kohm +/- 5%
        reset_pullup.resistance = 10kohm +/- 5%
        jtag.n_trst.line ~> trst_pullup ~> power_3v3.hv
        jtag.n_reset.line ~> reset_pullup ~> power_3v3.hv
        """,
        language=F.has_usage_example.Language.ato,
    )
