
SHA-256.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8fc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  0800ab9c  0800ab9c  0001ab9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ad9c  0800ad9c  0001ad9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ada4  0800ada4  0001ada4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ada8  0800ada8  0001ada8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  24000000  0800adac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000074  0800ae20  00020074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  240000d4  0800ae80  000200d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b34  24000134  0800aee0  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24002c68  0800aee0  00022c68  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e034  00000000  00000000  00020162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031be  00000000  00000000  0003e196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f0  00000000  00000000  00041358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c8  00000000  00000000  00042748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000395a6  00000000  00000000  00043a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a9df  00000000  00000000  0007cfb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0016454b  00000000  00000000  00097995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001fbee0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cc4  00000000  00000000  001fbf30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000134 	.word	0x24000134
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ab84 	.word	0x0800ab84

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000138 	.word	0x24000138
 80002dc:	0800ab84 	.word	0x0800ab84

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <__io_putchar>:
    HAL_UART_Transmit(&huart3, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
}


int __io_putchar(int ch)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800068c:	1d39      	adds	r1, r7, #4
 800068e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000692:	2201      	movs	r2, #1
 8000694:	4803      	ldr	r0, [pc, #12]	; (80006a4 <__io_putchar+0x20>)
 8000696:	f007 fbd7 	bl	8007e48 <HAL_UART_Transmit>
    return ch;
 800069a:	687b      	ldr	r3, [r7, #4]
}
 800069c:	4618      	mov	r0, r3
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	24000310 	.word	0x24000310

080006a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ac:	f000 ff64 	bl	8001578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b0:	f000 f824 	bl	80006fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b4:	f000 f9ec 	bl	8000a90 <MX_GPIO_Init>
  MX_DMA_Init();
 80006b8:	f000 f9ca 	bl	8000a50 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80006bc:	f000 f948 	bl	8000950 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006c0:	f000 f994 	bl	80009ec <MX_USB_OTG_FS_PCD_Init>
  MX_USART1_UART_Init();
 80006c4:	f000 f8f8 	bl	80008b8 <MX_USART1_UART_Init>
  MX_ETH_Init();
 80006c8:	f000 f898 	bl	80007fc <MX_ETH_Init>
  MX_HASH_Init();
 80006cc:	f000 f8e2 	bl	8000894 <MX_HASH_Init>
  /* USER CODE BEGIN 2 */
  // Start DMA reception on USART1
  if (HAL_UART_Receive_DMA(&huart1, rxBuffer, RX_BUFFER_SIZE) != HAL_OK)
 80006d0:	f242 3228 	movw	r2, #9000	; 0x2328
 80006d4:	4907      	ldr	r1, [pc, #28]	; (80006f4 <main+0x4c>)
 80006d6:	4808      	ldr	r0, [pc, #32]	; (80006f8 <main+0x50>)
 80006d8:	f007 fc44 	bl	8007f64 <HAL_UART_Receive_DMA>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <main+0x3e>
  {
    Error_Handler();
 80006e2:	f000 fb35 	bl	8000d50 <Error_Handler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    // No need for ProcessReceivedData() if using the callback
    HAL_Delay(1); // Small delay to prevent excessive CPU usage
 80006e6:	2001      	movs	r0, #1
 80006e8:	f000 ffd8 	bl	800169c <HAL_Delay>
 80006ec:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 80006ee:	4618      	mov	r0, r3
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	24000900 	.word	0x24000900
 80006f8:	2400027c 	.word	0x2400027c

080006fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b09c      	sub	sp, #112	; 0x70
 8000700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000702:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000706:	224c      	movs	r2, #76	; 0x4c
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f009 fa2e 	bl	8009b6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2220      	movs	r2, #32
 8000714:	2100      	movs	r1, #0
 8000716:	4618      	mov	r0, r3
 8000718:	f009 fa28 	bl	8009b6c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800071c:	2002      	movs	r0, #2
 800071e:	f004 fce7 	bl	80050f0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000722:	2300      	movs	r3, #0
 8000724:	603b      	str	r3, [r7, #0]
 8000726:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <SystemClock_Config+0xf8>)
 8000728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800072a:	4a32      	ldr	r2, [pc, #200]	; (80007f4 <SystemClock_Config+0xf8>)
 800072c:	f023 0301 	bic.w	r3, r3, #1
 8000730:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000732:	4b30      	ldr	r3, [pc, #192]	; (80007f4 <SystemClock_Config+0xf8>)
 8000734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	4b2e      	ldr	r3, [pc, #184]	; (80007f8 <SystemClock_Config+0xfc>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000744:	4a2c      	ldr	r2, [pc, #176]	; (80007f8 <SystemClock_Config+0xfc>)
 8000746:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800074a:	6193      	str	r3, [r2, #24]
 800074c:	4b2a      	ldr	r3, [pc, #168]	; (80007f8 <SystemClock_Config+0xfc>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000754:	603b      	str	r3, [r7, #0]
 8000756:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000758:	bf00      	nop
 800075a:	4b27      	ldr	r3, [pc, #156]	; (80007f8 <SystemClock_Config+0xfc>)
 800075c:	699b      	ldr	r3, [r3, #24]
 800075e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000762:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000766:	d1f8      	bne.n	800075a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000768:	2303      	movs	r3, #3
 800076a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800076c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000770:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000772:	2301      	movs	r3, #1
 8000774:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000776:	2340      	movs	r3, #64	; 0x40
 8000778:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077a:	2302      	movs	r3, #2
 800077c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800077e:	2302      	movs	r3, #2
 8000780:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000782:	2301      	movs	r3, #1
 8000784:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000786:	2318      	movs	r3, #24
 8000788:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800078a:	2302      	movs	r3, #2
 800078c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800078e:	2304      	movs	r3, #4
 8000790:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000792:	2302      	movs	r3, #2
 8000794:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000796:	230c      	movs	r3, #12
 8000798:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800079a:	2300      	movs	r3, #0
 800079c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007a6:	4618      	mov	r0, r3
 80007a8:	f004 fcec 	bl	8005184 <HAL_RCC_OscConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80007b2:	f000 facd 	bl	8000d50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b6:	233f      	movs	r3, #63	; 0x3f
 80007b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007ba:	2300      	movs	r3, #0
 80007bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007ce:	2300      	movs	r3, #0
 80007d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	2101      	movs	r1, #1
 80007da:	4618      	mov	r0, r3
 80007dc:	f005 f92c 	bl	8005a38 <HAL_RCC_ClockConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0xee>
  {
    Error_Handler();
 80007e6:	f000 fab3 	bl	8000d50 <Error_Handler>
  }
}
 80007ea:	bf00      	nop
 80007ec:	3770      	adds	r7, #112	; 0x70
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	58000400 	.word	0x58000400
 80007f8:	58024800 	.word	0x58024800

080007fc <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000800:	4b1e      	ldr	r3, [pc, #120]	; (800087c <MX_ETH_Init+0x80>)
 8000802:	4a1f      	ldr	r2, [pc, #124]	; (8000880 <MX_ETH_Init+0x84>)
 8000804:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000806:	4b1f      	ldr	r3, [pc, #124]	; (8000884 <MX_ETH_Init+0x88>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800080c:	4b1d      	ldr	r3, [pc, #116]	; (8000884 <MX_ETH_Init+0x88>)
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000812:	4b1c      	ldr	r3, [pc, #112]	; (8000884 <MX_ETH_Init+0x88>)
 8000814:	22e1      	movs	r2, #225	; 0xe1
 8000816:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000818:	4b1a      	ldr	r3, [pc, #104]	; (8000884 <MX_ETH_Init+0x88>)
 800081a:	2200      	movs	r2, #0
 800081c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800081e:	4b19      	ldr	r3, [pc, #100]	; (8000884 <MX_ETH_Init+0x88>)
 8000820:	2200      	movs	r2, #0
 8000822:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000824:	4b17      	ldr	r3, [pc, #92]	; (8000884 <MX_ETH_Init+0x88>)
 8000826:	2200      	movs	r2, #0
 8000828:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800082a:	4b14      	ldr	r3, [pc, #80]	; (800087c <MX_ETH_Init+0x80>)
 800082c:	4a15      	ldr	r2, [pc, #84]	; (8000884 <MX_ETH_Init+0x88>)
 800082e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000830:	4b12      	ldr	r3, [pc, #72]	; (800087c <MX_ETH_Init+0x80>)
 8000832:	2201      	movs	r2, #1
 8000834:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000836:	4b11      	ldr	r3, [pc, #68]	; (800087c <MX_ETH_Init+0x80>)
 8000838:	4a13      	ldr	r2, [pc, #76]	; (8000888 <MX_ETH_Init+0x8c>)
 800083a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800083c:	4b0f      	ldr	r3, [pc, #60]	; (800087c <MX_ETH_Init+0x80>)
 800083e:	4a13      	ldr	r2, [pc, #76]	; (800088c <MX_ETH_Init+0x90>)
 8000840:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_ETH_Init+0x80>)
 8000844:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000848:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800084a:	480c      	ldr	r0, [pc, #48]	; (800087c <MX_ETH_Init+0x80>)
 800084c:	f003 f952 	bl	8003af4 <HAL_ETH_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000856:	f000 fa7b 	bl	8000d50 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800085a:	2238      	movs	r2, #56	; 0x38
 800085c:	2100      	movs	r1, #0
 800085e:	480c      	ldr	r0, [pc, #48]	; (8000890 <MX_ETH_Init+0x94>)
 8000860:	f009 f984 	bl	8009b6c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000864:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <MX_ETH_Init+0x94>)
 8000866:	2221      	movs	r2, #33	; 0x21
 8000868:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <MX_ETH_Init+0x94>)
 800086c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000870:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000872:	4b07      	ldr	r3, [pc, #28]	; (8000890 <MX_ETH_Init+0x94>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	24000188 	.word	0x24000188
 8000880:	40028000 	.word	0x40028000
 8000884:	24002c48 	.word	0x24002c48
 8000888:	240000d4 	.word	0x240000d4
 800088c:	24000074 	.word	0x24000074
 8000890:	24000150 	.word	0x24000150

08000894 <MX_HASH_Init>:
  * @brief HASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_HASH_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */

  /* USER CODE END HASH_Init 1 */
  hhash.Init.DataType = HASH_DATATYPE_32B;
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <MX_HASH_Init+0x20>)
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 800089e:	4805      	ldr	r0, [pc, #20]	; (80008b4 <MX_HASH_Init+0x20>)
 80008a0:	f003 ff26 	bl	80046f0 <HAL_HASH_Init>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_HASH_Init+0x1a>
  {
    Error_Handler();
 80008aa:	f000 fa51 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN HASH_Init 2 */

  /* USER CODE END HASH_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	24000238 	.word	0x24000238

080008b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008bc:	4b22      	ldr	r3, [pc, #136]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008be:	4a23      	ldr	r2, [pc, #140]	; (800094c <MX_USART1_UART_Init+0x94>)
 80008c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80008c2:	4b21      	ldr	r3, [pc, #132]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008c4:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80008c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ca:	4b1f      	ldr	r3, [pc, #124]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d0:	4b1d      	ldr	r3, [pc, #116]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008d6:	4b1c      	ldr	r3, [pc, #112]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008dc:	4b1a      	ldr	r3, [pc, #104]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008de:	220c      	movs	r2, #12
 80008e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e2:	4b19      	ldr	r3, [pc, #100]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e8:	4b17      	ldr	r3, [pc, #92]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ee:	4b16      	ldr	r3, [pc, #88]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008f4:	4b14      	ldr	r3, [pc, #80]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008fa:	4b13      	ldr	r3, [pc, #76]	; (8000948 <MX_USART1_UART_Init+0x90>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000900:	4811      	ldr	r0, [pc, #68]	; (8000948 <MX_USART1_UART_Init+0x90>)
 8000902:	f007 fa51 	bl	8007da8 <HAL_UART_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800090c:	f000 fa20 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000910:	2100      	movs	r1, #0
 8000912:	480d      	ldr	r0, [pc, #52]	; (8000948 <MX_USART1_UART_Init+0x90>)
 8000914:	f008 fd2e 	bl	8009374 <HAL_UARTEx_SetTxFifoThreshold>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800091e:	f000 fa17 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000922:	2100      	movs	r1, #0
 8000924:	4808      	ldr	r0, [pc, #32]	; (8000948 <MX_USART1_UART_Init+0x90>)
 8000926:	f008 fd63 	bl	80093f0 <HAL_UARTEx_SetRxFifoThreshold>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000930:	f000 fa0e 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000934:	4804      	ldr	r0, [pc, #16]	; (8000948 <MX_USART1_UART_Init+0x90>)
 8000936:	f008 fce4 	bl	8009302 <HAL_UARTEx_DisableFifoMode>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000940:	f000 fa06 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}
 8000948:	2400027c 	.word	0x2400027c
 800094c:	40011000 	.word	0x40011000

08000950 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000954:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000956:	4a23      	ldr	r2, [pc, #140]	; (80009e4 <MX_USART3_UART_Init+0x94>)
 8000958:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 926100;
 800095a:	4b21      	ldr	r3, [pc, #132]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 800095c:	4a22      	ldr	r2, [pc, #136]	; (80009e8 <MX_USART3_UART_Init+0x98>)
 800095e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000960:	4b1f      	ldr	r3, [pc, #124]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000966:	4b1e      	ldr	r3, [pc, #120]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800096c:	4b1c      	ldr	r3, [pc, #112]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000972:	4b1b      	ldr	r3, [pc, #108]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000974:	220c      	movs	r2, #12
 8000976:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000978:	4b19      	ldr	r3, [pc, #100]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 800097a:	2200      	movs	r2, #0
 800097c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800097e:	4b18      	ldr	r3, [pc, #96]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000984:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000986:	2200      	movs	r2, #0
 8000988:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800098a:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 800098c:	2200      	movs	r2, #0
 800098e:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000990:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000992:	2200      	movs	r2, #0
 8000994:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000996:	4812      	ldr	r0, [pc, #72]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 8000998:	f007 fa06 	bl	8007da8 <HAL_UART_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 80009a2:	f000 f9d5 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a6:	2100      	movs	r1, #0
 80009a8:	480d      	ldr	r0, [pc, #52]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 80009aa:	f008 fce3 	bl	8009374 <HAL_UARTEx_SetTxFifoThreshold>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 80009b4:	f000 f9cc 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009b8:	2100      	movs	r1, #0
 80009ba:	4809      	ldr	r0, [pc, #36]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 80009bc:	f008 fd18 	bl	80093f0 <HAL_UARTEx_SetRxFifoThreshold>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 80009c6:	f000 f9c3 	bl	8000d50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009ca:	4805      	ldr	r0, [pc, #20]	; (80009e0 <MX_USART3_UART_Init+0x90>)
 80009cc:	f008 fc99 	bl	8009302 <HAL_UARTEx_DisableFifoMode>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 80009d6:	f000 f9bb 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	24000310 	.word	0x24000310
 80009e4:	40004800 	.word	0x40004800
 80009e8:	000e2194 	.word	0x000e2194

080009ec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f2:	4a16      	ldr	r2, [pc, #88]	; (8000a4c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80009f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80009f6:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f8:	2209      	movs	r2, #9
 80009fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009fe:	2202      	movs	r2, #2
 8000a00:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a26:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a34:	f004 fa2c 	bl	8004e90 <HAL_PCD_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000a3e:	f000 f987 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	2400041c 	.word	0x2400041c
 8000a4c:	40080000 	.word	0x40080000

08000a50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a56:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <MX_DMA_Init+0x3c>)
 8000a58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a5c:	4a0b      	ldr	r2, [pc, #44]	; (8000a8c <MX_DMA_Init+0x3c>)
 8000a5e:	f043 0301 	orr.w	r3, r3, #1
 8000a62:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000a66:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <MX_DMA_Init+0x3c>)
 8000a68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2100      	movs	r1, #0
 8000a78:	200b      	movs	r0, #11
 8000a7a:	f000 ff2e 	bl	80018da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000a7e:	200b      	movs	r0, #11
 8000a80:	f000 ff45 	bl	800190e <HAL_NVIC_EnableIRQ>

}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	58024400 	.word	0x58024400

08000a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08c      	sub	sp, #48	; 0x30
 8000a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a96:	f107 031c 	add.w	r3, r7, #28
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	4b62      	ldr	r3, [pc, #392]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aac:	4a60      	ldr	r2, [pc, #384]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000aae:	f043 0304 	orr.w	r3, r3, #4
 8000ab2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ab6:	4b5e      	ldr	r3, [pc, #376]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000abc:	f003 0304 	and.w	r3, r3, #4
 8000ac0:	61bb      	str	r3, [r7, #24]
 8000ac2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ac4:	4b5a      	ldr	r3, [pc, #360]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aca:	4a59      	ldr	r2, [pc, #356]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ad0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ad4:	4b56      	ldr	r3, [pc, #344]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000ad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	4b53      	ldr	r3, [pc, #332]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae8:	4a51      	ldr	r2, [pc, #324]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000aea:	f043 0301 	orr.w	r3, r3, #1
 8000aee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000af2:	4b4f      	ldr	r3, [pc, #316]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	613b      	str	r3, [r7, #16]
 8000afe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b00:	4b4b      	ldr	r3, [pc, #300]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b06:	4a4a      	ldr	r2, [pc, #296]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b08:	f043 0302 	orr.w	r3, r3, #2
 8000b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b10:	4b47      	ldr	r3, [pc, #284]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b1e:	4b44      	ldr	r3, [pc, #272]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b24:	4a42      	ldr	r2, [pc, #264]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b26:	f043 0308 	orr.w	r3, r3, #8
 8000b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b2e:	4b40      	ldr	r3, [pc, #256]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b34:	f003 0308 	and.w	r3, r3, #8
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b3c:	4b3c      	ldr	r3, [pc, #240]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b42:	4a3b      	ldr	r2, [pc, #236]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b4c:	4b38      	ldr	r3, [pc, #224]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b5a:	4b35      	ldr	r3, [pc, #212]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b60:	4a33      	ldr	r2, [pc, #204]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b62:	f043 0310 	orr.w	r3, r3, #16
 8000b66:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b6a:	4b31      	ldr	r3, [pc, #196]	; (8000c30 <MX_GPIO_Init+0x1a0>)
 8000b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b70:	f003 0310 	and.w	r3, r3, #16
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f244 0101 	movw	r1, #16385	; 0x4001
 8000b7e:	482d      	ldr	r0, [pc, #180]	; (8000c34 <MX_GPIO_Init+0x1a4>)
 8000b80:	f003 fd9c 	bl	80046bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b8a:	482b      	ldr	r0, [pc, #172]	; (8000c38 <MX_GPIO_Init+0x1a8>)
 8000b8c:	f003 fd96 	bl	80046bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2102      	movs	r1, #2
 8000b94:	4829      	ldr	r0, [pc, #164]	; (8000c3c <MX_GPIO_Init+0x1ac>)
 8000b96:	f003 fd91 	bl	80046bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	4619      	mov	r1, r3
 8000bae:	4824      	ldr	r0, [pc, #144]	; (8000c40 <MX_GPIO_Init+0x1b0>)
 8000bb0:	f003 fbd4 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000bb4:	f244 0301 	movw	r3, #16385	; 0x4001
 8000bb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc6:	f107 031c 	add.w	r3, r7, #28
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4819      	ldr	r0, [pc, #100]	; (8000c34 <MX_GPIO_Init+0x1a4>)
 8000bce:	f003 fbc5 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000bd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	2300      	movs	r3, #0
 8000be2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 031c 	add.w	r3, r7, #28
 8000be8:	4619      	mov	r1, r3
 8000bea:	4813      	ldr	r0, [pc, #76]	; (8000c38 <MX_GPIO_Init+0x1a8>)
 8000bec:	f003 fbb6 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000bf0:	2380      	movs	r3, #128	; 0x80
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bf4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	f107 031c 	add.w	r3, r7, #28
 8000c02:	4619      	mov	r1, r3
 8000c04:	480f      	ldr	r0, [pc, #60]	; (8000c44 <MX_GPIO_Init+0x1b4>)
 8000c06:	f003 fba9 	bl	800435c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c1a:	f107 031c 	add.w	r3, r7, #28
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4806      	ldr	r0, [pc, #24]	; (8000c3c <MX_GPIO_Init+0x1ac>)
 8000c22:	f003 fb9b 	bl	800435c <HAL_GPIO_Init>

}
 8000c26:	bf00      	nop
 8000c28:	3730      	adds	r7, #48	; 0x30
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	58024400 	.word	0x58024400
 8000c34:	58020400 	.word	0x58020400
 8000c38:	58020c00 	.word	0x58020c00
 8000c3c:	58021000 	.word	0x58021000
 8000c40:	58020800 	.word	0x58020800
 8000c44:	58021800 	.word	0x58021800

08000c48 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* Modify the UART callback to include SHA-256 hashing */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af02      	add	r7, sp, #8
 8000c4e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a2e      	ldr	r2, [pc, #184]	; (8000d10 <HAL_UART_RxCpltCallback+0xc8>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d155      	bne.n	8000d06 <HAL_UART_RxCpltCallback+0xbe>
    {
        printf("DMA Reception complete for USART1.\r\n");
 8000c5a:	482e      	ldr	r0, [pc, #184]	; (8000d14 <HAL_UART_RxCpltCallback+0xcc>)
 8000c5c:	f009 f814 	bl	8009c88 <puts>

        // Calculate SHA-256 hash on the received data
        if (HAL_HASHEx_SHA256_Start(&hhash, rxBuffer, RX_BUFFER_SIZE, hashOutput, HAL_MAX_DELAY) == HAL_OK)
 8000c60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	4b2c      	ldr	r3, [pc, #176]	; (8000d18 <HAL_UART_RxCpltCallback+0xd0>)
 8000c68:	f242 3228 	movw	r2, #9000	; 0x2328
 8000c6c:	492b      	ldr	r1, [pc, #172]	; (8000d1c <HAL_UART_RxCpltCallback+0xd4>)
 8000c6e:	482c      	ldr	r0, [pc, #176]	; (8000d20 <HAL_UART_RxCpltCallback+0xd8>)
 8000c70:	f004 f8f6 	bl	8004e60 <HAL_HASHEx_SHA256_Start>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d11a      	bne.n	8000cb0 <HAL_UART_RxCpltCallback+0x68>
        {
            printf("SHA-256 hash calculated successfully.\r\n");
 8000c7a:	482a      	ldr	r0, [pc, #168]	; (8000d24 <HAL_UART_RxCpltCallback+0xdc>)
 8000c7c:	f009 f804 	bl	8009c88 <puts>

            // Print the hash as hexadecimal
            printf("Hash: ");
 8000c80:	4829      	ldr	r0, [pc, #164]	; (8000d28 <HAL_UART_RxCpltCallback+0xe0>)
 8000c82:	f008 ff7b 	bl	8009b7c <iprintf>
            for (int i = 0; i < 32; i++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	e00a      	b.n	8000ca2 <HAL_UART_RxCpltCallback+0x5a>
            {
                printf("%02X", hashOutput[i]);
 8000c8c:	4a22      	ldr	r2, [pc, #136]	; (8000d18 <HAL_UART_RxCpltCallback+0xd0>)
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	4413      	add	r3, r2
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	4619      	mov	r1, r3
 8000c96:	4825      	ldr	r0, [pc, #148]	; (8000d2c <HAL_UART_RxCpltCallback+0xe4>)
 8000c98:	f008 ff70 	bl	8009b7c <iprintf>
            for (int i = 0; i < 32; i++)
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	2b1f      	cmp	r3, #31
 8000ca6:	ddf1      	ble.n	8000c8c <HAL_UART_RxCpltCallback+0x44>
            }
            printf("\r\n");
 8000ca8:	4821      	ldr	r0, [pc, #132]	; (8000d30 <HAL_UART_RxCpltCallback+0xe8>)
 8000caa:	f008 ffed 	bl	8009c88 <puts>
 8000cae:	e002      	b.n	8000cb6 <HAL_UART_RxCpltCallback+0x6e>
        }
        else
        {
            printf("Error calculating SHA-256 hash.\r\n");
 8000cb0:	4820      	ldr	r0, [pc, #128]	; (8000d34 <HAL_UART_RxCpltCallback+0xec>)
 8000cb2:	f008 ffe9 	bl	8009c88 <puts>
        }

        // Transmit the received data over USART3 for verification
        if (HAL_UART_Transmit(&huart3, rxBuffer, RX_BUFFER_SIZE, HAL_MAX_DELAY) == HAL_OK)
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cba:	f242 3228 	movw	r2, #9000	; 0x2328
 8000cbe:	4917      	ldr	r1, [pc, #92]	; (8000d1c <HAL_UART_RxCpltCallback+0xd4>)
 8000cc0:	481d      	ldr	r0, [pc, #116]	; (8000d38 <HAL_UART_RxCpltCallback+0xf0>)
 8000cc2:	f007 f8c1 	bl	8007e48 <HAL_UART_Transmit>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d103      	bne.n	8000cd4 <HAL_UART_RxCpltCallback+0x8c>
        {
            printf("Data transmitted successfully over USART3.\r\n");
 8000ccc:	481b      	ldr	r0, [pc, #108]	; (8000d3c <HAL_UART_RxCpltCallback+0xf4>)
 8000cce:	f008 ffdb 	bl	8009c88 <puts>
 8000cd2:	e002      	b.n	8000cda <HAL_UART_RxCpltCallback+0x92>
        }
        else
        {
            printf("Error transmitting data over USART3.\r\n");
 8000cd4:	481a      	ldr	r0, [pc, #104]	; (8000d40 <HAL_UART_RxCpltCallback+0xf8>)
 8000cd6:	f008 ffd7 	bl	8009c88 <puts>
        }

        // Reset the buffer for the next reception
        memset(rxBuffer, 0, RX_BUFFER_SIZE);
 8000cda:	f242 3228 	movw	r2, #9000	; 0x2328
 8000cde:	2100      	movs	r1, #0
 8000ce0:	480e      	ldr	r0, [pc, #56]	; (8000d1c <HAL_UART_RxCpltCallback+0xd4>)
 8000ce2:	f008 ff43 	bl	8009b6c <memset>

        // Restart DMA reception
        if (HAL_UART_Receive_DMA(&huart1, rxBuffer, RX_BUFFER_SIZE) != HAL_OK)
 8000ce6:	f242 3228 	movw	r2, #9000	; 0x2328
 8000cea:	490c      	ldr	r1, [pc, #48]	; (8000d1c <HAL_UART_RxCpltCallback+0xd4>)
 8000cec:	4815      	ldr	r0, [pc, #84]	; (8000d44 <HAL_UART_RxCpltCallback+0xfc>)
 8000cee:	f007 f939 	bl	8007f64 <HAL_UART_Receive_DMA>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d003      	beq.n	8000d00 <HAL_UART_RxCpltCallback+0xb8>
        {
            printf("Error restarting DMA reception on USART1.\r\n");
 8000cf8:	4813      	ldr	r0, [pc, #76]	; (8000d48 <HAL_UART_RxCpltCallback+0x100>)
 8000cfa:	f008 ffc5 	bl	8009c88 <puts>
        else
        {
            printf("DMA reception restarted on USART1.\r\n");
        }
    }
}
 8000cfe:	e002      	b.n	8000d06 <HAL_UART_RxCpltCallback+0xbe>
            printf("DMA reception restarted on USART1.\r\n");
 8000d00:	4812      	ldr	r0, [pc, #72]	; (8000d4c <HAL_UART_RxCpltCallback+0x104>)
 8000d02:	f008 ffc1 	bl	8009c88 <puts>
}
 8000d06:	bf00      	nop
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40011000 	.word	0x40011000
 8000d14:	0800ab9c 	.word	0x0800ab9c
 8000d18:	24002c28 	.word	0x24002c28
 8000d1c:	24000900 	.word	0x24000900
 8000d20:	24000238 	.word	0x24000238
 8000d24:	0800abc0 	.word	0x0800abc0
 8000d28:	0800abe8 	.word	0x0800abe8
 8000d2c:	0800abf0 	.word	0x0800abf0
 8000d30:	0800abf8 	.word	0x0800abf8
 8000d34:	0800abfc 	.word	0x0800abfc
 8000d38:	24000310 	.word	0x24000310
 8000d3c:	0800ac20 	.word	0x0800ac20
 8000d40:	0800ac4c 	.word	0x0800ac4c
 8000d44:	2400027c 	.word	0x2400027c
 8000d48:	0800ac74 	.word	0x0800ac74
 8000d4c:	0800aca0 	.word	0x0800aca0

08000d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d54:	b672      	cpsid	i
}
 8000d56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d58:	e7fe      	b.n	8000d58 <Error_Handler+0x8>
	...

08000d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d62:	4b0a      	ldr	r3, [pc, #40]	; (8000d8c <HAL_MspInit+0x30>)
 8000d64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d68:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <HAL_MspInit+0x30>)
 8000d6a:	f043 0302 	orr.w	r3, r3, #2
 8000d6e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d72:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HAL_MspInit+0x30>)
 8000d74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	58024400 	.word	0x58024400

08000d90 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08e      	sub	sp, #56	; 0x38
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a59      	ldr	r2, [pc, #356]	; (8000f14 <HAL_ETH_MspInit+0x184>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	f040 80ab 	bne.w	8000f0a <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000db4:	4b58      	ldr	r3, [pc, #352]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000db6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dba:	4a57      	ldr	r2, [pc, #348]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000dbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000dc0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000dc4:	4b54      	ldr	r3, [pc, #336]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000dc6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000dce:	623b      	str	r3, [r7, #32]
 8000dd0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000dd2:	4b51      	ldr	r3, [pc, #324]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000dd4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dd8:	4a4f      	ldr	r2, [pc, #316]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000dda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dde:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000de2:	4b4d      	ldr	r3, [pc, #308]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000de4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dec:	61fb      	str	r3, [r7, #28]
 8000dee:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000df0:	4b49      	ldr	r3, [pc, #292]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000df2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000df6:	4a48      	ldr	r2, [pc, #288]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000df8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dfc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e00:	4b45      	ldr	r3, [pc, #276]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e02:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e0a:	61bb      	str	r3, [r7, #24]
 8000e0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0e:	4b42      	ldr	r3, [pc, #264]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e14:	4a40      	ldr	r2, [pc, #256]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e16:	f043 0304 	orr.w	r3, r3, #4
 8000e1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e1e:	4b3e      	ldr	r3, [pc, #248]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2c:	4b3a      	ldr	r3, [pc, #232]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e32:	4a39      	ldr	r2, [pc, #228]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e3c:	4b36      	ldr	r3, [pc, #216]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	613b      	str	r3, [r7, #16]
 8000e48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4a:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e50:	4a31      	ldr	r2, [pc, #196]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e52:	f043 0302 	orr.w	r3, r3, #2
 8000e56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e5a:	4b2f      	ldr	r3, [pc, #188]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e68:	4b2b      	ldr	r3, [pc, #172]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e6e:	4a2a      	ldr	r2, [pc, #168]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e78:	4b27      	ldr	r3, [pc, #156]	; (8000f18 <HAL_ETH_MspInit+0x188>)
 8000e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e86:	2332      	movs	r3, #50	; 0x32
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2300      	movs	r3, #0
 8000e94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e96:	230b      	movs	r3, #11
 8000e98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	481e      	ldr	r0, [pc, #120]	; (8000f1c <HAL_ETH_MspInit+0x18c>)
 8000ea2:	f003 fa5b 	bl	800435c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000ea6:	2386      	movs	r3, #134	; 0x86
 8000ea8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eb6:	230b      	movs	r3, #11
 8000eb8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4817      	ldr	r0, [pc, #92]	; (8000f20 <HAL_ETH_MspInit+0x190>)
 8000ec2:	f003 fa4b 	bl	800435c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ec6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ed8:	230b      	movs	r3, #11
 8000eda:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000edc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4810      	ldr	r0, [pc, #64]	; (8000f24 <HAL_ETH_MspInit+0x194>)
 8000ee4:	f003 fa3a 	bl	800435c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000ee8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000eec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000efa:	230b      	movs	r3, #11
 8000efc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000efe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f02:	4619      	mov	r1, r3
 8000f04:	4808      	ldr	r0, [pc, #32]	; (8000f28 <HAL_ETH_MspInit+0x198>)
 8000f06:	f003 fa29 	bl	800435c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000f0a:	bf00      	nop
 8000f0c:	3738      	adds	r7, #56	; 0x38
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40028000 	.word	0x40028000
 8000f18:	58024400 	.word	0x58024400
 8000f1c:	58020800 	.word	0x58020800
 8000f20:	58020000 	.word	0x58020000
 8000f24:	58020400 	.word	0x58020400
 8000f28:	58021800 	.word	0x58021800

08000f2c <HAL_HASH_MspInit>:
* This function configures the hardware resources used in this example
* @param hhash: HASH handle pointer
* @retval None
*/
void HAL_HASH_MspInit(HASH_HandleTypeDef* hhash)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HASH_MspInit 0 */

  /* USER CODE END HASH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HASH_CLK_ENABLE();
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <HAL_HASH_MspInit+0x34>)
 8000f36:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f3a:	4a09      	ldr	r2, [pc, #36]	; (8000f60 <HAL_HASH_MspInit+0x34>)
 8000f3c:	f043 0320 	orr.w	r3, r3, #32
 8000f40:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <HAL_HASH_MspInit+0x34>)
 8000f46:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f4a:	f003 0320 	and.w	r3, r3, #32
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HASH_MspInit 1 */

  /* USER CODE END HASH_MspInit 1 */

}
 8000f52:	bf00      	nop
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	58024400 	.word	0x58024400

08000f64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b0bc      	sub	sp, #240	; 0xf0
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f7c:	f107 0318 	add.w	r3, r7, #24
 8000f80:	22c0      	movs	r2, #192	; 0xc0
 8000f82:	2100      	movs	r1, #0
 8000f84:	4618      	mov	r0, r3
 8000f86:	f008 fdf1 	bl	8009b6c <memset>
  if(huart->Instance==USART1)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a70      	ldr	r2, [pc, #448]	; (8001150 <HAL_UART_MspInit+0x1ec>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	f040 808d 	bne.w	80010b0 <HAL_UART_MspInit+0x14c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f96:	f04f 0201 	mov.w	r2, #1
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fa8:	f107 0318 	add.w	r3, r7, #24
 8000fac:	4618      	mov	r0, r3
 8000fae:	f005 f8cf 	bl	8006150 <HAL_RCCEx_PeriphCLKConfig>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8000fb8:	f7ff feca 	bl	8000d50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fbc:	4b65      	ldr	r3, [pc, #404]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8000fbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fc2:	4a64      	ldr	r2, [pc, #400]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8000fc4:	f043 0310 	orr.w	r3, r3, #16
 8000fc8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000fcc:	4b61      	ldr	r3, [pc, #388]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8000fce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fd2:	f003 0310 	and.w	r3, r3, #16
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fda:	4b5e      	ldr	r3, [pc, #376]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8000fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fe0:	4a5c      	ldr	r2, [pc, #368]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8000fe2:	f043 0302 	orr.w	r3, r3, #2
 8000fe6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fea:	4b5a      	ldr	r3, [pc, #360]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8000fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ff8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ffc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001000:	2302      	movs	r3, #2
 8001002:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100c:	2300      	movs	r3, #0
 800100e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001012:	2304      	movs	r3, #4
 8001014:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001018:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800101c:	4619      	mov	r1, r3
 800101e:	484e      	ldr	r0, [pc, #312]	; (8001158 <HAL_UART_MspInit+0x1f4>)
 8001020:	f003 f99c 	bl	800435c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001024:	2340      	movs	r3, #64	; 0x40
 8001026:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	2302      	movs	r3, #2
 800102c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800103c:	2307      	movs	r3, #7
 800103e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001042:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001046:	4619      	mov	r1, r3
 8001048:	4843      	ldr	r0, [pc, #268]	; (8001158 <HAL_UART_MspInit+0x1f4>)
 800104a:	f003 f987 	bl	800435c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 800104e:	4b43      	ldr	r3, [pc, #268]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001050:	4a43      	ldr	r2, [pc, #268]	; (8001160 <HAL_UART_MspInit+0x1fc>)
 8001052:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001054:	4b41      	ldr	r3, [pc, #260]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001056:	2229      	movs	r2, #41	; 0x29
 8001058:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800105a:	4b40      	ldr	r3, [pc, #256]	; (800115c <HAL_UART_MspInit+0x1f8>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001060:	4b3e      	ldr	r3, [pc, #248]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001066:	4b3d      	ldr	r3, [pc, #244]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001068:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800106c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800106e:	4b3b      	ldr	r3, [pc, #236]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001070:	2200      	movs	r2, #0
 8001072:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001074:	4b39      	ldr	r3, [pc, #228]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001076:	2200      	movs	r2, #0
 8001078:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800107a:	4b38      	ldr	r3, [pc, #224]	; (800115c <HAL_UART_MspInit+0x1f8>)
 800107c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001080:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001082:	4b36      	ldr	r3, [pc, #216]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001084:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001088:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800108a:	4b34      	ldr	r3, [pc, #208]	; (800115c <HAL_UART_MspInit+0x1f8>)
 800108c:	2200      	movs	r2, #0
 800108e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001090:	4832      	ldr	r0, [pc, #200]	; (800115c <HAL_UART_MspInit+0x1f8>)
 8001092:	f000 fc57 	bl	8001944 <HAL_DMA_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 800109c:	f7ff fe58 	bl	8000d50 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a2e      	ldr	r2, [pc, #184]	; (800115c <HAL_UART_MspInit+0x1f8>)
 80010a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80010a8:	4a2c      	ldr	r2, [pc, #176]	; (800115c <HAL_UART_MspInit+0x1f8>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80010ae:	e04b      	b.n	8001148 <HAL_UART_MspInit+0x1e4>
  else if(huart->Instance==USART3)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a2b      	ldr	r2, [pc, #172]	; (8001164 <HAL_UART_MspInit+0x200>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d146      	bne.n	8001148 <HAL_UART_MspInit+0x1e4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80010ba:	f04f 0202 	mov.w	r2, #2
 80010be:	f04f 0300 	mov.w	r3, #0
 80010c2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010cc:	f107 0318 	add.w	r3, r7, #24
 80010d0:	4618      	mov	r0, r3
 80010d2:	f005 f83d 	bl	8006150 <HAL_RCCEx_PeriphCLKConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <HAL_UART_MspInit+0x17c>
      Error_Handler();
 80010dc:	f7ff fe38 	bl	8000d50 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80010e0:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 80010e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010e6:	4a1b      	ldr	r2, [pc, #108]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 80010e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010ec:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80010f0:	4b18      	ldr	r3, [pc, #96]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 80010f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010fe:	4b15      	ldr	r3, [pc, #84]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8001100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001104:	4a13      	ldr	r2, [pc, #76]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8001106:	f043 0308 	orr.w	r3, r3, #8
 800110a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800110e:	4b11      	ldr	r3, [pc, #68]	; (8001154 <HAL_UART_MspInit+0x1f0>)
 8001110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001114:	f003 0308 	and.w	r3, r3, #8
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800111c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001120:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	2302      	movs	r3, #2
 8001126:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2300      	movs	r3, #0
 8001132:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001136:	2307      	movs	r3, #7
 8001138:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800113c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001140:	4619      	mov	r1, r3
 8001142:	4809      	ldr	r0, [pc, #36]	; (8001168 <HAL_UART_MspInit+0x204>)
 8001144:	f003 f90a 	bl	800435c <HAL_GPIO_Init>
}
 8001148:	bf00      	nop
 800114a:	37f0      	adds	r7, #240	; 0xf0
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40011000 	.word	0x40011000
 8001154:	58024400 	.word	0x58024400
 8001158:	58020400 	.word	0x58020400
 800115c:	240003a4 	.word	0x240003a4
 8001160:	40020010 	.word	0x40020010
 8001164:	40004800 	.word	0x40004800
 8001168:	58020c00 	.word	0x58020c00

0800116c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b0ba      	sub	sp, #232	; 0xe8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001184:	f107 0310 	add.w	r3, r7, #16
 8001188:	22c0      	movs	r2, #192	; 0xc0
 800118a:	2100      	movs	r1, #0
 800118c:	4618      	mov	r0, r3
 800118e:	f008 fced 	bl	8009b6c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a30      	ldr	r2, [pc, #192]	; (8001258 <HAL_PCD_MspInit+0xec>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d159      	bne.n	8001250 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800119c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80011a0:	f04f 0300 	mov.w	r3, #0
 80011a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80011a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011b0:	f107 0310 	add.w	r3, r7, #16
 80011b4:	4618      	mov	r0, r3
 80011b6:	f004 ffcb 	bl	8006150 <HAL_RCCEx_PeriphCLKConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80011c0:	f7ff fdc6 	bl	8000d50 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80011c4:	f003 ffce 	bl	8005164 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	4b24      	ldr	r3, [pc, #144]	; (800125c <HAL_PCD_MspInit+0xf0>)
 80011ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011ce:	4a23      	ldr	r2, [pc, #140]	; (800125c <HAL_PCD_MspInit+0xf0>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011d8:	4b20      	ldr	r3, [pc, #128]	; (800125c <HAL_PCD_MspInit+0xf0>)
 80011da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80011e6:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80011ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ee:	2302      	movs	r3, #2
 80011f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001200:	230a      	movs	r3, #10
 8001202:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800120a:	4619      	mov	r1, r3
 800120c:	4814      	ldr	r0, [pc, #80]	; (8001260 <HAL_PCD_MspInit+0xf4>)
 800120e:	f003 f8a5 	bl	800435c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001212:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001216:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121a:	2300      	movs	r3, #0
 800121c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001226:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800122a:	4619      	mov	r1, r3
 800122c:	480c      	ldr	r0, [pc, #48]	; (8001260 <HAL_PCD_MspInit+0xf4>)
 800122e:	f003 f895 	bl	800435c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <HAL_PCD_MspInit+0xf0>)
 8001234:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001238:	4a08      	ldr	r2, [pc, #32]	; (800125c <HAL_PCD_MspInit+0xf0>)
 800123a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800123e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001242:	4b06      	ldr	r3, [pc, #24]	; (800125c <HAL_PCD_MspInit+0xf0>)
 8001244:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001248:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800124c:	60bb      	str	r3, [r7, #8]
 800124e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001250:	bf00      	nop
 8001252:	37e8      	adds	r7, #232	; 0xe8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40080000 	.word	0x40080000
 800125c:	58024400 	.word	0x58024400
 8001260:	58020000 	.word	0x58020000

08001264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001268:	e7fe      	b.n	8001268 <NMI_Handler+0x4>

0800126a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800126a:	b480      	push	{r7}
 800126c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800126e:	e7fe      	b.n	800126e <HardFault_Handler+0x4>

08001270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001274:	e7fe      	b.n	8001274 <MemManage_Handler+0x4>

08001276 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800127a:	e7fe      	b.n	800127a <BusFault_Handler+0x4>

0800127c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001280:	e7fe      	b.n	8001280 <UsageFault_Handler+0x4>

08001282 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800129e:	b480      	push	{r7}
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b0:	f000 f9d4 	bl	800165c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80012bc:	4802      	ldr	r0, [pc, #8]	; (80012c8 <DMA1_Stream0_IRQHandler+0x10>)
 80012be:	f001 f907 	bl	80024d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	240003a4 	.word	0x240003a4

080012cc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	e00a      	b.n	80012f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012de:	f3af 8000 	nop.w
 80012e2:	4601      	mov	r1, r0
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	1c5a      	adds	r2, r3, #1
 80012e8:	60ba      	str	r2, [r7, #8]
 80012ea:	b2ca      	uxtb	r2, r1
 80012ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	3301      	adds	r3, #1
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	697a      	ldr	r2, [r7, #20]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	dbf0      	blt.n	80012de <_read+0x12>
  }

  return len;
 80012fc:	687b      	ldr	r3, [r7, #4]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3718      	adds	r7, #24
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b086      	sub	sp, #24
 800130a:	af00      	add	r7, sp, #0
 800130c:	60f8      	str	r0, [r7, #12]
 800130e:	60b9      	str	r1, [r7, #8]
 8001310:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001312:	2300      	movs	r3, #0
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	e009      	b.n	800132c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	1c5a      	adds	r2, r3, #1
 800131c:	60ba      	str	r2, [r7, #8]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f9af 	bl	8000684 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	3301      	adds	r3, #1
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	429a      	cmp	r2, r3
 8001332:	dbf1      	blt.n	8001318 <_write+0x12>
  }
  return len;
 8001334:	687b      	ldr	r3, [r7, #4]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <_close>:

int _close(int file)
{
 800133e:	b480      	push	{r7}
 8001340:	b083      	sub	sp, #12
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001366:	605a      	str	r2, [r3, #4]
  return 0;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <_isatty>:

int _isatty(int file)
{
 8001376:	b480      	push	{r7}
 8001378:	b083      	sub	sp, #12
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800137e:	2301      	movs	r3, #1
}
 8001380:	4618      	mov	r0, r3
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
	...

080013a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b0:	4a14      	ldr	r2, [pc, #80]	; (8001404 <_sbrk+0x5c>)
 80013b2:	4b15      	ldr	r3, [pc, #84]	; (8001408 <_sbrk+0x60>)
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013bc:	4b13      	ldr	r3, [pc, #76]	; (800140c <_sbrk+0x64>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d102      	bne.n	80013ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c4:	4b11      	ldr	r3, [pc, #68]	; (800140c <_sbrk+0x64>)
 80013c6:	4a12      	ldr	r2, [pc, #72]	; (8001410 <_sbrk+0x68>)
 80013c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ca:	4b10      	ldr	r3, [pc, #64]	; (800140c <_sbrk+0x64>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d207      	bcs.n	80013e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013d8:	f008 fb9e 	bl	8009b18 <__errno>
 80013dc:	4603      	mov	r3, r0
 80013de:	220c      	movs	r2, #12
 80013e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013e6:	e009      	b.n	80013fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013e8:	4b08      	ldr	r3, [pc, #32]	; (800140c <_sbrk+0x64>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ee:	4b07      	ldr	r3, [pc, #28]	; (800140c <_sbrk+0x64>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4413      	add	r3, r2
 80013f6:	4a05      	ldr	r2, [pc, #20]	; (800140c <_sbrk+0x64>)
 80013f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013fa:	68fb      	ldr	r3, [r7, #12]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	24080000 	.word	0x24080000
 8001408:	00000400 	.word	0x00000400
 800140c:	24002c50 	.word	0x24002c50
 8001410:	24002c68 	.word	0x24002c68

08001414 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001418:	4b37      	ldr	r3, [pc, #220]	; (80014f8 <SystemInit+0xe4>)
 800141a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800141e:	4a36      	ldr	r2, [pc, #216]	; (80014f8 <SystemInit+0xe4>)
 8001420:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001424:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001428:	4b34      	ldr	r3, [pc, #208]	; (80014fc <SystemInit+0xe8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 030f 	and.w	r3, r3, #15
 8001430:	2b06      	cmp	r3, #6
 8001432:	d807      	bhi.n	8001444 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001434:	4b31      	ldr	r3, [pc, #196]	; (80014fc <SystemInit+0xe8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f023 030f 	bic.w	r3, r3, #15
 800143c:	4a2f      	ldr	r2, [pc, #188]	; (80014fc <SystemInit+0xe8>)
 800143e:	f043 0307 	orr.w	r3, r3, #7
 8001442:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001444:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <SystemInit+0xec>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a2d      	ldr	r2, [pc, #180]	; (8001500 <SystemInit+0xec>)
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001450:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <SystemInit+0xec>)
 8001452:	2200      	movs	r2, #0
 8001454:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001456:	4b2a      	ldr	r3, [pc, #168]	; (8001500 <SystemInit+0xec>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4929      	ldr	r1, [pc, #164]	; (8001500 <SystemInit+0xec>)
 800145c:	4b29      	ldr	r3, [pc, #164]	; (8001504 <SystemInit+0xf0>)
 800145e:	4013      	ands	r3, r2
 8001460:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001462:	4b26      	ldr	r3, [pc, #152]	; (80014fc <SystemInit+0xe8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	2b00      	cmp	r3, #0
 800146c:	d007      	beq.n	800147e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800146e:	4b23      	ldr	r3, [pc, #140]	; (80014fc <SystemInit+0xe8>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f023 030f 	bic.w	r3, r3, #15
 8001476:	4a21      	ldr	r2, [pc, #132]	; (80014fc <SystemInit+0xe8>)
 8001478:	f043 0307 	orr.w	r3, r3, #7
 800147c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800147e:	4b20      	ldr	r3, [pc, #128]	; (8001500 <SystemInit+0xec>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001484:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <SystemInit+0xec>)
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800148a:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <SystemInit+0xec>)
 800148c:	2200      	movs	r2, #0
 800148e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001490:	4b1b      	ldr	r3, [pc, #108]	; (8001500 <SystemInit+0xec>)
 8001492:	4a1d      	ldr	r2, [pc, #116]	; (8001508 <SystemInit+0xf4>)
 8001494:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001496:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <SystemInit+0xec>)
 8001498:	4a1c      	ldr	r2, [pc, #112]	; (800150c <SystemInit+0xf8>)
 800149a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800149c:	4b18      	ldr	r3, [pc, #96]	; (8001500 <SystemInit+0xec>)
 800149e:	4a1c      	ldr	r2, [pc, #112]	; (8001510 <SystemInit+0xfc>)
 80014a0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014a2:	4b17      	ldr	r3, [pc, #92]	; (8001500 <SystemInit+0xec>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80014a8:	4b15      	ldr	r3, [pc, #84]	; (8001500 <SystemInit+0xec>)
 80014aa:	4a19      	ldr	r2, [pc, #100]	; (8001510 <SystemInit+0xfc>)
 80014ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80014ae:	4b14      	ldr	r3, [pc, #80]	; (8001500 <SystemInit+0xec>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014b4:	4b12      	ldr	r3, [pc, #72]	; (8001500 <SystemInit+0xec>)
 80014b6:	4a16      	ldr	r2, [pc, #88]	; (8001510 <SystemInit+0xfc>)
 80014b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <SystemInit+0xec>)
 80014bc:	2200      	movs	r2, #0
 80014be:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <SystemInit+0xec>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a0e      	ldr	r2, [pc, #56]	; (8001500 <SystemInit+0xec>)
 80014c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80014cc:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <SystemInit+0xec>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80014d2:	4b10      	ldr	r3, [pc, #64]	; (8001514 <SystemInit+0x100>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	4b10      	ldr	r3, [pc, #64]	; (8001518 <SystemInit+0x104>)
 80014d8:	4013      	ands	r3, r2
 80014da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80014de:	d202      	bcs.n	80014e6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <SystemInit+0x108>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80014e6:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <SystemInit+0x10c>)
 80014e8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80014ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000ed00 	.word	0xe000ed00
 80014fc:	52002000 	.word	0x52002000
 8001500:	58024400 	.word	0x58024400
 8001504:	eaf6ed7f 	.word	0xeaf6ed7f
 8001508:	02020200 	.word	0x02020200
 800150c:	01ff0000 	.word	0x01ff0000
 8001510:	01010280 	.word	0x01010280
 8001514:	5c001000 	.word	0x5c001000
 8001518:	ffff0000 	.word	0xffff0000
 800151c:	51008108 	.word	0x51008108
 8001520:	52004000 	.word	0x52004000

08001524 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001524:	f8df d034 	ldr.w	sp, [pc, #52]	; 800155c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001528:	f7ff ff74 	bl	8001414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800152c:	480c      	ldr	r0, [pc, #48]	; (8001560 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800152e:	490d      	ldr	r1, [pc, #52]	; (8001564 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001530:	4a0d      	ldr	r2, [pc, #52]	; (8001568 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001534:	e002      	b.n	800153c <LoopCopyDataInit>

08001536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153a:	3304      	adds	r3, #4

0800153c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800153c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800153e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001540:	d3f9      	bcc.n	8001536 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001542:	4a0a      	ldr	r2, [pc, #40]	; (800156c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001544:	4c0a      	ldr	r4, [pc, #40]	; (8001570 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001548:	e001      	b.n	800154e <LoopFillZerobss>

0800154a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800154c:	3204      	adds	r2, #4

0800154e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800154e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001550:	d3fb      	bcc.n	800154a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001552:	f008 fae7 	bl	8009b24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001556:	f7ff f8a7 	bl	80006a8 <main>
  bx  lr
 800155a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800155c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001560:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001564:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8001568:	0800adac 	.word	0x0800adac
  ldr r2, =_sbss
 800156c:	24000134 	.word	0x24000134
  ldr r4, =_ebss
 8001570:	24002c68 	.word	0x24002c68

08001574 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001574:	e7fe      	b.n	8001574 <ADC3_IRQHandler>
	...

08001578 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800157e:	2003      	movs	r0, #3
 8001580:	f000 f9a0 	bl	80018c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001584:	f004 fc0e 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 8001588:	4602      	mov	r2, r0
 800158a:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <HAL_Init+0x68>)
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	0a1b      	lsrs	r3, r3, #8
 8001590:	f003 030f 	and.w	r3, r3, #15
 8001594:	4913      	ldr	r1, [pc, #76]	; (80015e4 <HAL_Init+0x6c>)
 8001596:	5ccb      	ldrb	r3, [r1, r3]
 8001598:	f003 031f 	and.w	r3, r3, #31
 800159c:	fa22 f303 	lsr.w	r3, r2, r3
 80015a0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <HAL_Init+0x68>)
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	4a0e      	ldr	r2, [pc, #56]	; (80015e4 <HAL_Init+0x6c>)
 80015ac:	5cd3      	ldrb	r3, [r2, r3]
 80015ae:	f003 031f 	and.w	r3, r3, #31
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	fa22 f303 	lsr.w	r3, r2, r3
 80015b8:	4a0b      	ldr	r2, [pc, #44]	; (80015e8 <HAL_Init+0x70>)
 80015ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80015bc:	4a0b      	ldr	r2, [pc, #44]	; (80015ec <HAL_Init+0x74>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015c2:	2000      	movs	r0, #0
 80015c4:	f000 f814 	bl	80015f0 <HAL_InitTick>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e002      	b.n	80015d8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80015d2:	f7ff fbc3 	bl	8000d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	58024400 	.word	0x58024400
 80015e4:	0800acc4 	.word	0x0800acc4
 80015e8:	24000004 	.word	0x24000004
 80015ec:	24000000 	.word	0x24000000

080015f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <HAL_InitTick+0x60>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e021      	b.n	8001648 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001604:	4b13      	ldr	r3, [pc, #76]	; (8001654 <HAL_InitTick+0x64>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	4b11      	ldr	r3, [pc, #68]	; (8001650 <HAL_InitTick+0x60>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	4619      	mov	r1, r3
 800160e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001612:	fbb3 f3f1 	udiv	r3, r3, r1
 8001616:	fbb2 f3f3 	udiv	r3, r2, r3
 800161a:	4618      	mov	r0, r3
 800161c:	f000 f985 	bl	800192a <HAL_SYSTICK_Config>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e00e      	b.n	8001648 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b0f      	cmp	r3, #15
 800162e:	d80a      	bhi.n	8001646 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001630:	2200      	movs	r2, #0
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001638:	f000 f94f 	bl	80018da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800163c:	4a06      	ldr	r2, [pc, #24]	; (8001658 <HAL_InitTick+0x68>)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001642:	2300      	movs	r3, #0
 8001644:	e000      	b.n	8001648 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	2400000c 	.word	0x2400000c
 8001654:	24000000 	.word	0x24000000
 8001658:	24000008 	.word	0x24000008

0800165c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <HAL_IncTick+0x20>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	461a      	mov	r2, r3
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HAL_IncTick+0x24>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4413      	add	r3, r2
 800166c:	4a04      	ldr	r2, [pc, #16]	; (8001680 <HAL_IncTick+0x24>)
 800166e:	6013      	str	r3, [r2, #0]
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	2400000c 	.word	0x2400000c
 8001680:	24002c54 	.word	0x24002c54

08001684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  return uwTick;
 8001688:	4b03      	ldr	r3, [pc, #12]	; (8001698 <HAL_GetTick+0x14>)
 800168a:	681b      	ldr	r3, [r3, #0]
}
 800168c:	4618      	mov	r0, r3
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	24002c54 	.word	0x24002c54

0800169c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a4:	f7ff ffee 	bl	8001684 <HAL_GetTick>
 80016a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016b4:	d005      	beq.n	80016c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016b6:	4b0a      	ldr	r3, [pc, #40]	; (80016e0 <HAL_Delay+0x44>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	461a      	mov	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4413      	add	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c2:	bf00      	nop
 80016c4:	f7ff ffde 	bl	8001684 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d8f7      	bhi.n	80016c4 <HAL_Delay+0x28>
  {
  }
}
 80016d4:	bf00      	nop
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2400000c 	.word	0x2400000c

080016e4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016e8:	4b03      	ldr	r3, [pc, #12]	; (80016f8 <HAL_GetREVID+0x14>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	0c1b      	lsrs	r3, r3, #16
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	5c001000 	.word	0x5c001000

080016fc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800170c:	4904      	ldr	r1, [pc, #16]	; (8001720 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4313      	orrs	r3, r2
 8001712:	604b      	str	r3, [r1, #4]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	58000400 	.word	0x58000400

08001724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001734:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <__NVIC_SetPriorityGrouping+0x40>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001740:	4013      	ands	r3, r2
 8001742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <__NVIC_SetPriorityGrouping+0x44>)
 800174e:	4313      	orrs	r3, r2
 8001750:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001752:	4a04      	ldr	r2, [pc, #16]	; (8001764 <__NVIC_SetPriorityGrouping+0x40>)
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	60d3      	str	r3, [r2, #12]
}
 8001758:	bf00      	nop
 800175a:	3714      	adds	r7, #20
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	e000ed00 	.word	0xe000ed00
 8001768:	05fa0000 	.word	0x05fa0000

0800176c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001770:	4b04      	ldr	r3, [pc, #16]	; (8001784 <__NVIC_GetPriorityGrouping+0x18>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	0a1b      	lsrs	r3, r3, #8
 8001776:	f003 0307 	and.w	r3, r3, #7
}
 800177a:	4618      	mov	r0, r3
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001792:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001796:	2b00      	cmp	r3, #0
 8001798:	db0b      	blt.n	80017b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	f003 021f 	and.w	r2, r3, #31
 80017a0:	4907      	ldr	r1, [pc, #28]	; (80017c0 <__NVIC_EnableIRQ+0x38>)
 80017a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a6:	095b      	lsrs	r3, r3, #5
 80017a8:	2001      	movs	r0, #1
 80017aa:	fa00 f202 	lsl.w	r2, r0, r2
 80017ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	e000e100 	.word	0xe000e100

080017c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	6039      	str	r1, [r7, #0]
 80017ce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	db0a      	blt.n	80017ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	490c      	ldr	r1, [pc, #48]	; (8001810 <__NVIC_SetPriority+0x4c>)
 80017de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017e2:	0112      	lsls	r2, r2, #4
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	440b      	add	r3, r1
 80017e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017ec:	e00a      	b.n	8001804 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	4908      	ldr	r1, [pc, #32]	; (8001814 <__NVIC_SetPriority+0x50>)
 80017f4:	88fb      	ldrh	r3, [r7, #6]
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	3b04      	subs	r3, #4
 80017fc:	0112      	lsls	r2, r2, #4
 80017fe:	b2d2      	uxtb	r2, r2
 8001800:	440b      	add	r3, r1
 8001802:	761a      	strb	r2, [r3, #24]
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	e000e100 	.word	0xe000e100
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001818:	b480      	push	{r7}
 800181a:	b089      	sub	sp, #36	; 0x24
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f1c3 0307 	rsb	r3, r3, #7
 8001832:	2b04      	cmp	r3, #4
 8001834:	bf28      	it	cs
 8001836:	2304      	movcs	r3, #4
 8001838:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3304      	adds	r3, #4
 800183e:	2b06      	cmp	r3, #6
 8001840:	d902      	bls.n	8001848 <NVIC_EncodePriority+0x30>
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	3b03      	subs	r3, #3
 8001846:	e000      	b.n	800184a <NVIC_EncodePriority+0x32>
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800184c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43da      	mvns	r2, r3
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	401a      	ands	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001860:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	fa01 f303 	lsl.w	r3, r1, r3
 800186a:	43d9      	mvns	r1, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001870:	4313      	orrs	r3, r2
         );
}
 8001872:	4618      	mov	r0, r3
 8001874:	3724      	adds	r7, #36	; 0x24
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3b01      	subs	r3, #1
 800188c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001890:	d301      	bcc.n	8001896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001892:	2301      	movs	r3, #1
 8001894:	e00f      	b.n	80018b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001896:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <SysTick_Config+0x40>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3b01      	subs	r3, #1
 800189c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800189e:	210f      	movs	r1, #15
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018a4:	f7ff ff8e 	bl	80017c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a8:	4b05      	ldr	r3, [pc, #20]	; (80018c0 <SysTick_Config+0x40>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ae:	4b04      	ldr	r3, [pc, #16]	; (80018c0 <SysTick_Config+0x40>)
 80018b0:	2207      	movs	r2, #7
 80018b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	e000e010 	.word	0xe000e010

080018c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff ff29 	bl	8001724 <__NVIC_SetPriorityGrouping>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b086      	sub	sp, #24
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
 80018e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018e8:	f7ff ff40 	bl	800176c <__NVIC_GetPriorityGrouping>
 80018ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	68b9      	ldr	r1, [r7, #8]
 80018f2:	6978      	ldr	r0, [r7, #20]
 80018f4:	f7ff ff90 	bl	8001818 <NVIC_EncodePriority>
 80018f8:	4602      	mov	r2, r0
 80018fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018fe:	4611      	mov	r1, r2
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff5f 	bl	80017c4 <__NVIC_SetPriority>
}
 8001906:	bf00      	nop
 8001908:	3718      	adds	r7, #24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	4603      	mov	r3, r0
 8001916:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001918:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff33 	bl	8001788 <__NVIC_EnableIRQ>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff ffa4 	bl	8001880 <SysTick_Config>
 8001938:	4603      	mov	r3, r0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
	...

08001944 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800194c:	f7ff fe9a 	bl	8001684 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d101      	bne.n	800195c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e316      	b.n	8001f8a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a66      	ldr	r2, [pc, #408]	; (8001afc <HAL_DMA_Init+0x1b8>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d04a      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a65      	ldr	r2, [pc, #404]	; (8001b00 <HAL_DMA_Init+0x1bc>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d045      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a63      	ldr	r2, [pc, #396]	; (8001b04 <HAL_DMA_Init+0x1c0>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d040      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a62      	ldr	r2, [pc, #392]	; (8001b08 <HAL_DMA_Init+0x1c4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d03b      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a60      	ldr	r2, [pc, #384]	; (8001b0c <HAL_DMA_Init+0x1c8>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d036      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a5f      	ldr	r2, [pc, #380]	; (8001b10 <HAL_DMA_Init+0x1cc>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d031      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a5d      	ldr	r2, [pc, #372]	; (8001b14 <HAL_DMA_Init+0x1d0>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d02c      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a5c      	ldr	r2, [pc, #368]	; (8001b18 <HAL_DMA_Init+0x1d4>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d027      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a5a      	ldr	r2, [pc, #360]	; (8001b1c <HAL_DMA_Init+0x1d8>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d022      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a59      	ldr	r2, [pc, #356]	; (8001b20 <HAL_DMA_Init+0x1dc>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d01d      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a57      	ldr	r2, [pc, #348]	; (8001b24 <HAL_DMA_Init+0x1e0>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d018      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a56      	ldr	r2, [pc, #344]	; (8001b28 <HAL_DMA_Init+0x1e4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d013      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a54      	ldr	r2, [pc, #336]	; (8001b2c <HAL_DMA_Init+0x1e8>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d00e      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a53      	ldr	r2, [pc, #332]	; (8001b30 <HAL_DMA_Init+0x1ec>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d009      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a51      	ldr	r2, [pc, #324]	; (8001b34 <HAL_DMA_Init+0x1f0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d004      	beq.n	80019fc <HAL_DMA_Init+0xb8>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a50      	ldr	r2, [pc, #320]	; (8001b38 <HAL_DMA_Init+0x1f4>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d101      	bne.n	8001a00 <HAL_DMA_Init+0xbc>
 80019fc:	2301      	movs	r3, #1
 80019fe:	e000      	b.n	8001a02 <HAL_DMA_Init+0xbe>
 8001a00:	2300      	movs	r3, #0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 813b 	beq.w	8001c7e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a37      	ldr	r2, [pc, #220]	; (8001afc <HAL_DMA_Init+0x1b8>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d04a      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a36      	ldr	r2, [pc, #216]	; (8001b00 <HAL_DMA_Init+0x1bc>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d045      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a34      	ldr	r2, [pc, #208]	; (8001b04 <HAL_DMA_Init+0x1c0>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d040      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a33      	ldr	r2, [pc, #204]	; (8001b08 <HAL_DMA_Init+0x1c4>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d03b      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a31      	ldr	r2, [pc, #196]	; (8001b0c <HAL_DMA_Init+0x1c8>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d036      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a30      	ldr	r2, [pc, #192]	; (8001b10 <HAL_DMA_Init+0x1cc>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d031      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a2e      	ldr	r2, [pc, #184]	; (8001b14 <HAL_DMA_Init+0x1d0>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d02c      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a2d      	ldr	r2, [pc, #180]	; (8001b18 <HAL_DMA_Init+0x1d4>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d027      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2b      	ldr	r2, [pc, #172]	; (8001b1c <HAL_DMA_Init+0x1d8>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d022      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2a      	ldr	r2, [pc, #168]	; (8001b20 <HAL_DMA_Init+0x1dc>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d01d      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a28      	ldr	r2, [pc, #160]	; (8001b24 <HAL_DMA_Init+0x1e0>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d018      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a27      	ldr	r2, [pc, #156]	; (8001b28 <HAL_DMA_Init+0x1e4>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d013      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a25      	ldr	r2, [pc, #148]	; (8001b2c <HAL_DMA_Init+0x1e8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d00e      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a24      	ldr	r2, [pc, #144]	; (8001b30 <HAL_DMA_Init+0x1ec>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d009      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a22      	ldr	r2, [pc, #136]	; (8001b34 <HAL_DMA_Init+0x1f0>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d004      	beq.n	8001ab8 <HAL_DMA_Init+0x174>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a21      	ldr	r2, [pc, #132]	; (8001b38 <HAL_DMA_Init+0x1f4>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d108      	bne.n	8001aca <HAL_DMA_Init+0x186>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0201 	bic.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	e007      	b.n	8001ada <HAL_DMA_Init+0x196>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 0201 	bic.w	r2, r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001ada:	e02f      	b.n	8001b3c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001adc:	f7ff fdd2 	bl	8001684 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b05      	cmp	r3, #5
 8001ae8:	d928      	bls.n	8001b3c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2220      	movs	r2, #32
 8001aee:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2203      	movs	r2, #3
 8001af4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e246      	b.n	8001f8a <HAL_DMA_Init+0x646>
 8001afc:	40020010 	.word	0x40020010
 8001b00:	40020028 	.word	0x40020028
 8001b04:	40020040 	.word	0x40020040
 8001b08:	40020058 	.word	0x40020058
 8001b0c:	40020070 	.word	0x40020070
 8001b10:	40020088 	.word	0x40020088
 8001b14:	400200a0 	.word	0x400200a0
 8001b18:	400200b8 	.word	0x400200b8
 8001b1c:	40020410 	.word	0x40020410
 8001b20:	40020428 	.word	0x40020428
 8001b24:	40020440 	.word	0x40020440
 8001b28:	40020458 	.word	0x40020458
 8001b2c:	40020470 	.word	0x40020470
 8001b30:	40020488 	.word	0x40020488
 8001b34:	400204a0 	.word	0x400204a0
 8001b38:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1c8      	bne.n	8001adc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	4b83      	ldr	r3, [pc, #524]	; (8001d64 <HAL_DMA_Init+0x420>)
 8001b56:	4013      	ands	r3, r2
 8001b58:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001b62:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	691b      	ldr	r3, [r3, #16]
 8001b68:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b7a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8c:	2b04      	cmp	r3, #4
 8001b8e:	d107      	bne.n	8001ba0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001ba0:	4b71      	ldr	r3, [pc, #452]	; (8001d68 <HAL_DMA_Init+0x424>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	4b71      	ldr	r3, [pc, #452]	; (8001d6c <HAL_DMA_Init+0x428>)
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001bac:	d328      	bcc.n	8001c00 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	2b28      	cmp	r3, #40	; 0x28
 8001bb4:	d903      	bls.n	8001bbe <HAL_DMA_Init+0x27a>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b2e      	cmp	r3, #46	; 0x2e
 8001bbc:	d917      	bls.n	8001bee <HAL_DMA_Init+0x2aa>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b3e      	cmp	r3, #62	; 0x3e
 8001bc4:	d903      	bls.n	8001bce <HAL_DMA_Init+0x28a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b42      	cmp	r3, #66	; 0x42
 8001bcc:	d90f      	bls.n	8001bee <HAL_DMA_Init+0x2aa>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b46      	cmp	r3, #70	; 0x46
 8001bd4:	d903      	bls.n	8001bde <HAL_DMA_Init+0x29a>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2b48      	cmp	r3, #72	; 0x48
 8001bdc:	d907      	bls.n	8001bee <HAL_DMA_Init+0x2aa>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b4e      	cmp	r3, #78	; 0x4e
 8001be4:	d905      	bls.n	8001bf2 <HAL_DMA_Init+0x2ae>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b52      	cmp	r3, #82	; 0x52
 8001bec:	d801      	bhi.n	8001bf2 <HAL_DMA_Init+0x2ae>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e000      	b.n	8001bf4 <HAL_DMA_Init+0x2b0>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001bfe:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	697a      	ldr	r2, [r7, #20]
 8001c06:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	f023 0307 	bic.w	r3, r3, #7
 8001c16:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d117      	bne.n	8001c5a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c2e:	697a      	ldr	r2, [r7, #20]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00e      	beq.n	8001c5a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f001 fdcf 	bl	80037e0 <DMA_CheckFifoParam>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d008      	beq.n	8001c5a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2240      	movs	r2, #64	; 0x40
 8001c4c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2201      	movs	r2, #1
 8001c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e197      	b.n	8001f8a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f001 fd0a 	bl	800367c <DMA_CalcBaseAndBitshift>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c70:	f003 031f 	and.w	r3, r3, #31
 8001c74:	223f      	movs	r2, #63	; 0x3f
 8001c76:	409a      	lsls	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	e0cd      	b.n	8001e1a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a3b      	ldr	r2, [pc, #236]	; (8001d70 <HAL_DMA_Init+0x42c>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d022      	beq.n	8001cce <HAL_DMA_Init+0x38a>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a39      	ldr	r2, [pc, #228]	; (8001d74 <HAL_DMA_Init+0x430>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d01d      	beq.n	8001cce <HAL_DMA_Init+0x38a>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a38      	ldr	r2, [pc, #224]	; (8001d78 <HAL_DMA_Init+0x434>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d018      	beq.n	8001cce <HAL_DMA_Init+0x38a>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a36      	ldr	r2, [pc, #216]	; (8001d7c <HAL_DMA_Init+0x438>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d013      	beq.n	8001cce <HAL_DMA_Init+0x38a>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a35      	ldr	r2, [pc, #212]	; (8001d80 <HAL_DMA_Init+0x43c>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d00e      	beq.n	8001cce <HAL_DMA_Init+0x38a>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a33      	ldr	r2, [pc, #204]	; (8001d84 <HAL_DMA_Init+0x440>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d009      	beq.n	8001cce <HAL_DMA_Init+0x38a>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a32      	ldr	r2, [pc, #200]	; (8001d88 <HAL_DMA_Init+0x444>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d004      	beq.n	8001cce <HAL_DMA_Init+0x38a>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a30      	ldr	r2, [pc, #192]	; (8001d8c <HAL_DMA_Init+0x448>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d101      	bne.n	8001cd2 <HAL_DMA_Init+0x38e>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <HAL_DMA_Init+0x390>
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f000 8097 	beq.w	8001e08 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a24      	ldr	r2, [pc, #144]	; (8001d70 <HAL_DMA_Init+0x42c>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d021      	beq.n	8001d28 <HAL_DMA_Init+0x3e4>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a22      	ldr	r2, [pc, #136]	; (8001d74 <HAL_DMA_Init+0x430>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d01c      	beq.n	8001d28 <HAL_DMA_Init+0x3e4>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a21      	ldr	r2, [pc, #132]	; (8001d78 <HAL_DMA_Init+0x434>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d017      	beq.n	8001d28 <HAL_DMA_Init+0x3e4>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a1f      	ldr	r2, [pc, #124]	; (8001d7c <HAL_DMA_Init+0x438>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d012      	beq.n	8001d28 <HAL_DMA_Init+0x3e4>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a1e      	ldr	r2, [pc, #120]	; (8001d80 <HAL_DMA_Init+0x43c>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d00d      	beq.n	8001d28 <HAL_DMA_Init+0x3e4>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a1c      	ldr	r2, [pc, #112]	; (8001d84 <HAL_DMA_Init+0x440>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d008      	beq.n	8001d28 <HAL_DMA_Init+0x3e4>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a1b      	ldr	r2, [pc, #108]	; (8001d88 <HAL_DMA_Init+0x444>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d003      	beq.n	8001d28 <HAL_DMA_Init+0x3e4>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a19      	ldr	r2, [pc, #100]	; (8001d8c <HAL_DMA_Init+0x448>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2202      	movs	r2, #2
 8001d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <HAL_DMA_Init+0x44c>)
 8001d46:	4013      	ands	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b40      	cmp	r3, #64	; 0x40
 8001d50:	d020      	beq.n	8001d94 <HAL_DMA_Init+0x450>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b80      	cmp	r3, #128	; 0x80
 8001d58:	d102      	bne.n	8001d60 <HAL_DMA_Init+0x41c>
 8001d5a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d5e:	e01a      	b.n	8001d96 <HAL_DMA_Init+0x452>
 8001d60:	2300      	movs	r3, #0
 8001d62:	e018      	b.n	8001d96 <HAL_DMA_Init+0x452>
 8001d64:	fe10803f 	.word	0xfe10803f
 8001d68:	5c001000 	.word	0x5c001000
 8001d6c:	ffff0000 	.word	0xffff0000
 8001d70:	58025408 	.word	0x58025408
 8001d74:	5802541c 	.word	0x5802541c
 8001d78:	58025430 	.word	0x58025430
 8001d7c:	58025444 	.word	0x58025444
 8001d80:	58025458 	.word	0x58025458
 8001d84:	5802546c 	.word	0x5802546c
 8001d88:	58025480 	.word	0x58025480
 8001d8c:	58025494 	.word	0x58025494
 8001d90:	fffe000f 	.word	0xfffe000f
 8001d94:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	68d2      	ldr	r2, [r2, #12]
 8001d9a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d9c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001da4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001dac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001db4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001dbc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a1b      	ldr	r3, [r3, #32]
 8001dc2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001dc4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b6e      	ldr	r3, [pc, #440]	; (8001f94 <HAL_DMA_Init+0x650>)
 8001ddc:	4413      	add	r3, r2
 8001dde:	4a6e      	ldr	r2, [pc, #440]	; (8001f98 <HAL_DMA_Init+0x654>)
 8001de0:	fba2 2303 	umull	r2, r3, r2, r3
 8001de4:	091b      	lsrs	r3, r3, #4
 8001de6:	009a      	lsls	r2, r3, #2
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f001 fc45 	bl	800367c <DMA_CalcBaseAndBitshift>
 8001df2:	4603      	mov	r3, r0
 8001df4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dfa:	f003 031f 	and.w	r3, r3, #31
 8001dfe:	2201      	movs	r2, #1
 8001e00:	409a      	lsls	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	e008      	b.n	8001e1a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2240      	movs	r2, #64	; 0x40
 8001e0c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2203      	movs	r2, #3
 8001e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e0b7      	b.n	8001f8a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a5f      	ldr	r2, [pc, #380]	; (8001f9c <HAL_DMA_Init+0x658>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d072      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a5d      	ldr	r2, [pc, #372]	; (8001fa0 <HAL_DMA_Init+0x65c>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d06d      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a5c      	ldr	r2, [pc, #368]	; (8001fa4 <HAL_DMA_Init+0x660>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d068      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a5a      	ldr	r2, [pc, #360]	; (8001fa8 <HAL_DMA_Init+0x664>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d063      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a59      	ldr	r2, [pc, #356]	; (8001fac <HAL_DMA_Init+0x668>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d05e      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a57      	ldr	r2, [pc, #348]	; (8001fb0 <HAL_DMA_Init+0x66c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d059      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a56      	ldr	r2, [pc, #344]	; (8001fb4 <HAL_DMA_Init+0x670>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d054      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a54      	ldr	r2, [pc, #336]	; (8001fb8 <HAL_DMA_Init+0x674>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d04f      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a53      	ldr	r2, [pc, #332]	; (8001fbc <HAL_DMA_Init+0x678>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d04a      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a51      	ldr	r2, [pc, #324]	; (8001fc0 <HAL_DMA_Init+0x67c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d045      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a50      	ldr	r2, [pc, #320]	; (8001fc4 <HAL_DMA_Init+0x680>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d040      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a4e      	ldr	r2, [pc, #312]	; (8001fc8 <HAL_DMA_Init+0x684>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d03b      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a4d      	ldr	r2, [pc, #308]	; (8001fcc <HAL_DMA_Init+0x688>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d036      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a4b      	ldr	r2, [pc, #300]	; (8001fd0 <HAL_DMA_Init+0x68c>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d031      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a4a      	ldr	r2, [pc, #296]	; (8001fd4 <HAL_DMA_Init+0x690>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d02c      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a48      	ldr	r2, [pc, #288]	; (8001fd8 <HAL_DMA_Init+0x694>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d027      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a47      	ldr	r2, [pc, #284]	; (8001fdc <HAL_DMA_Init+0x698>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d022      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a45      	ldr	r2, [pc, #276]	; (8001fe0 <HAL_DMA_Init+0x69c>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d01d      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a44      	ldr	r2, [pc, #272]	; (8001fe4 <HAL_DMA_Init+0x6a0>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d018      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a42      	ldr	r2, [pc, #264]	; (8001fe8 <HAL_DMA_Init+0x6a4>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d013      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a41      	ldr	r2, [pc, #260]	; (8001fec <HAL_DMA_Init+0x6a8>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d00e      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a3f      	ldr	r2, [pc, #252]	; (8001ff0 <HAL_DMA_Init+0x6ac>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d009      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a3e      	ldr	r2, [pc, #248]	; (8001ff4 <HAL_DMA_Init+0x6b0>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d004      	beq.n	8001f0a <HAL_DMA_Init+0x5c6>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a3c      	ldr	r2, [pc, #240]	; (8001ff8 <HAL_DMA_Init+0x6b4>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d101      	bne.n	8001f0e <HAL_DMA_Init+0x5ca>
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e000      	b.n	8001f10 <HAL_DMA_Init+0x5cc>
 8001f0e:	2300      	movs	r3, #0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d032      	beq.n	8001f7a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f001 fcdf 	bl	80038d8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	2b80      	cmp	r3, #128	; 0x80
 8001f20:	d102      	bne.n	8001f28 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f30:	b2d2      	uxtb	r2, r2
 8001f32:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001f3c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d010      	beq.n	8001f68 <HAL_DMA_Init+0x624>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b08      	cmp	r3, #8
 8001f4c:	d80c      	bhi.n	8001f68 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f001 fd5c 	bl	8003a0c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	e008      	b.n	8001f7a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	a7fdabf8 	.word	0xa7fdabf8
 8001f98:	cccccccd 	.word	0xcccccccd
 8001f9c:	40020010 	.word	0x40020010
 8001fa0:	40020028 	.word	0x40020028
 8001fa4:	40020040 	.word	0x40020040
 8001fa8:	40020058 	.word	0x40020058
 8001fac:	40020070 	.word	0x40020070
 8001fb0:	40020088 	.word	0x40020088
 8001fb4:	400200a0 	.word	0x400200a0
 8001fb8:	400200b8 	.word	0x400200b8
 8001fbc:	40020410 	.word	0x40020410
 8001fc0:	40020428 	.word	0x40020428
 8001fc4:	40020440 	.word	0x40020440
 8001fc8:	40020458 	.word	0x40020458
 8001fcc:	40020470 	.word	0x40020470
 8001fd0:	40020488 	.word	0x40020488
 8001fd4:	400204a0 	.word	0x400204a0
 8001fd8:	400204b8 	.word	0x400204b8
 8001fdc:	58025408 	.word	0x58025408
 8001fe0:	5802541c 	.word	0x5802541c
 8001fe4:	58025430 	.word	0x58025430
 8001fe8:	58025444 	.word	0x58025444
 8001fec:	58025458 	.word	0x58025458
 8001ff0:	5802546c 	.word	0x5802546c
 8001ff4:	58025480 	.word	0x58025480
 8001ff8:	58025494 	.word	0x58025494

08001ffc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
 8002008:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e226      	b.n	8002466 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800201e:	2b01      	cmp	r3, #1
 8002020:	d101      	bne.n	8002026 <HAL_DMA_Start_IT+0x2a>
 8002022:	2302      	movs	r3, #2
 8002024:	e21f      	b.n	8002466 <HAL_DMA_Start_IT+0x46a>
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b01      	cmp	r3, #1
 8002038:	f040 820a 	bne.w	8002450 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2202      	movs	r2, #2
 8002040:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a68      	ldr	r2, [pc, #416]	; (80021f0 <HAL_DMA_Start_IT+0x1f4>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d04a      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a66      	ldr	r2, [pc, #408]	; (80021f4 <HAL_DMA_Start_IT+0x1f8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d045      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a65      	ldr	r2, [pc, #404]	; (80021f8 <HAL_DMA_Start_IT+0x1fc>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d040      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a63      	ldr	r2, [pc, #396]	; (80021fc <HAL_DMA_Start_IT+0x200>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d03b      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a62      	ldr	r2, [pc, #392]	; (8002200 <HAL_DMA_Start_IT+0x204>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d036      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a60      	ldr	r2, [pc, #384]	; (8002204 <HAL_DMA_Start_IT+0x208>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d031      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a5f      	ldr	r2, [pc, #380]	; (8002208 <HAL_DMA_Start_IT+0x20c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d02c      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a5d      	ldr	r2, [pc, #372]	; (800220c <HAL_DMA_Start_IT+0x210>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d027      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a5c      	ldr	r2, [pc, #368]	; (8002210 <HAL_DMA_Start_IT+0x214>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d022      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a5a      	ldr	r2, [pc, #360]	; (8002214 <HAL_DMA_Start_IT+0x218>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d01d      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a59      	ldr	r2, [pc, #356]	; (8002218 <HAL_DMA_Start_IT+0x21c>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d018      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a57      	ldr	r2, [pc, #348]	; (800221c <HAL_DMA_Start_IT+0x220>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d013      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a56      	ldr	r2, [pc, #344]	; (8002220 <HAL_DMA_Start_IT+0x224>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d00e      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a54      	ldr	r2, [pc, #336]	; (8002224 <HAL_DMA_Start_IT+0x228>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d009      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a53      	ldr	r2, [pc, #332]	; (8002228 <HAL_DMA_Start_IT+0x22c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d004      	beq.n	80020ea <HAL_DMA_Start_IT+0xee>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a51      	ldr	r2, [pc, #324]	; (800222c <HAL_DMA_Start_IT+0x230>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d108      	bne.n	80020fc <HAL_DMA_Start_IT+0x100>
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 0201 	bic.w	r2, r2, #1
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	e007      	b.n	800210c <HAL_DMA_Start_IT+0x110>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0201 	bic.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	68b9      	ldr	r1, [r7, #8]
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f001 f906 	bl	8003324 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a34      	ldr	r2, [pc, #208]	; (80021f0 <HAL_DMA_Start_IT+0x1f4>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d04a      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a33      	ldr	r2, [pc, #204]	; (80021f4 <HAL_DMA_Start_IT+0x1f8>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d045      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a31      	ldr	r2, [pc, #196]	; (80021f8 <HAL_DMA_Start_IT+0x1fc>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d040      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a30      	ldr	r2, [pc, #192]	; (80021fc <HAL_DMA_Start_IT+0x200>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d03b      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a2e      	ldr	r2, [pc, #184]	; (8002200 <HAL_DMA_Start_IT+0x204>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d036      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a2d      	ldr	r2, [pc, #180]	; (8002204 <HAL_DMA_Start_IT+0x208>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d031      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a2b      	ldr	r2, [pc, #172]	; (8002208 <HAL_DMA_Start_IT+0x20c>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d02c      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a2a      	ldr	r2, [pc, #168]	; (800220c <HAL_DMA_Start_IT+0x210>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d027      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a28      	ldr	r2, [pc, #160]	; (8002210 <HAL_DMA_Start_IT+0x214>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d022      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a27      	ldr	r2, [pc, #156]	; (8002214 <HAL_DMA_Start_IT+0x218>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d01d      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a25      	ldr	r2, [pc, #148]	; (8002218 <HAL_DMA_Start_IT+0x21c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d018      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a24      	ldr	r2, [pc, #144]	; (800221c <HAL_DMA_Start_IT+0x220>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d013      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a22      	ldr	r2, [pc, #136]	; (8002220 <HAL_DMA_Start_IT+0x224>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d00e      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a21      	ldr	r2, [pc, #132]	; (8002224 <HAL_DMA_Start_IT+0x228>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d009      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a1f      	ldr	r2, [pc, #124]	; (8002228 <HAL_DMA_Start_IT+0x22c>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d004      	beq.n	80021b8 <HAL_DMA_Start_IT+0x1bc>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a1e      	ldr	r2, [pc, #120]	; (800222c <HAL_DMA_Start_IT+0x230>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d101      	bne.n	80021bc <HAL_DMA_Start_IT+0x1c0>
 80021b8:	2301      	movs	r3, #1
 80021ba:	e000      	b.n	80021be <HAL_DMA_Start_IT+0x1c2>
 80021bc:	2300      	movs	r3, #0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d036      	beq.n	8002230 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f023 021e 	bic.w	r2, r3, #30
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f042 0216 	orr.w	r2, r2, #22
 80021d4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d03e      	beq.n	800225c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f042 0208 	orr.w	r2, r2, #8
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	e035      	b.n	800225c <HAL_DMA_Start_IT+0x260>
 80021f0:	40020010 	.word	0x40020010
 80021f4:	40020028 	.word	0x40020028
 80021f8:	40020040 	.word	0x40020040
 80021fc:	40020058 	.word	0x40020058
 8002200:	40020070 	.word	0x40020070
 8002204:	40020088 	.word	0x40020088
 8002208:	400200a0 	.word	0x400200a0
 800220c:	400200b8 	.word	0x400200b8
 8002210:	40020410 	.word	0x40020410
 8002214:	40020428 	.word	0x40020428
 8002218:	40020440 	.word	0x40020440
 800221c:	40020458 	.word	0x40020458
 8002220:	40020470 	.word	0x40020470
 8002224:	40020488 	.word	0x40020488
 8002228:	400204a0 	.word	0x400204a0
 800222c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f023 020e 	bic.w	r2, r3, #14
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 020a 	orr.w	r2, r2, #10
 8002242:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002248:	2b00      	cmp	r3, #0
 800224a:	d007      	beq.n	800225c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0204 	orr.w	r2, r2, #4
 800225a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a83      	ldr	r2, [pc, #524]	; (8002470 <HAL_DMA_Start_IT+0x474>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d072      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a82      	ldr	r2, [pc, #520]	; (8002474 <HAL_DMA_Start_IT+0x478>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d06d      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a80      	ldr	r2, [pc, #512]	; (8002478 <HAL_DMA_Start_IT+0x47c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d068      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a7f      	ldr	r2, [pc, #508]	; (800247c <HAL_DMA_Start_IT+0x480>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d063      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a7d      	ldr	r2, [pc, #500]	; (8002480 <HAL_DMA_Start_IT+0x484>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d05e      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a7c      	ldr	r2, [pc, #496]	; (8002484 <HAL_DMA_Start_IT+0x488>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d059      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a7a      	ldr	r2, [pc, #488]	; (8002488 <HAL_DMA_Start_IT+0x48c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d054      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a79      	ldr	r2, [pc, #484]	; (800248c <HAL_DMA_Start_IT+0x490>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d04f      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a77      	ldr	r2, [pc, #476]	; (8002490 <HAL_DMA_Start_IT+0x494>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d04a      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a76      	ldr	r2, [pc, #472]	; (8002494 <HAL_DMA_Start_IT+0x498>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d045      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a74      	ldr	r2, [pc, #464]	; (8002498 <HAL_DMA_Start_IT+0x49c>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d040      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a73      	ldr	r2, [pc, #460]	; (800249c <HAL_DMA_Start_IT+0x4a0>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d03b      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a71      	ldr	r2, [pc, #452]	; (80024a0 <HAL_DMA_Start_IT+0x4a4>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d036      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a70      	ldr	r2, [pc, #448]	; (80024a4 <HAL_DMA_Start_IT+0x4a8>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d031      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a6e      	ldr	r2, [pc, #440]	; (80024a8 <HAL_DMA_Start_IT+0x4ac>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d02c      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a6d      	ldr	r2, [pc, #436]	; (80024ac <HAL_DMA_Start_IT+0x4b0>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d027      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a6b      	ldr	r2, [pc, #428]	; (80024b0 <HAL_DMA_Start_IT+0x4b4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d022      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a6a      	ldr	r2, [pc, #424]	; (80024b4 <HAL_DMA_Start_IT+0x4b8>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d01d      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a68      	ldr	r2, [pc, #416]	; (80024b8 <HAL_DMA_Start_IT+0x4bc>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d018      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a67      	ldr	r2, [pc, #412]	; (80024bc <HAL_DMA_Start_IT+0x4c0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d013      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a65      	ldr	r2, [pc, #404]	; (80024c0 <HAL_DMA_Start_IT+0x4c4>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d00e      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a64      	ldr	r2, [pc, #400]	; (80024c4 <HAL_DMA_Start_IT+0x4c8>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d009      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a62      	ldr	r2, [pc, #392]	; (80024c8 <HAL_DMA_Start_IT+0x4cc>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d004      	beq.n	800234c <HAL_DMA_Start_IT+0x350>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a61      	ldr	r2, [pc, #388]	; (80024cc <HAL_DMA_Start_IT+0x4d0>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d101      	bne.n	8002350 <HAL_DMA_Start_IT+0x354>
 800234c:	2301      	movs	r3, #1
 800234e:	e000      	b.n	8002352 <HAL_DMA_Start_IT+0x356>
 8002350:	2300      	movs	r3, #0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d01a      	beq.n	800238c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d007      	beq.n	8002374 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800236e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002372:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002378:	2b00      	cmp	r3, #0
 800237a:	d007      	beq.n	800238c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002386:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800238a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a37      	ldr	r2, [pc, #220]	; (8002470 <HAL_DMA_Start_IT+0x474>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d04a      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a36      	ldr	r2, [pc, #216]	; (8002474 <HAL_DMA_Start_IT+0x478>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d045      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a34      	ldr	r2, [pc, #208]	; (8002478 <HAL_DMA_Start_IT+0x47c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d040      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a33      	ldr	r2, [pc, #204]	; (800247c <HAL_DMA_Start_IT+0x480>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d03b      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a31      	ldr	r2, [pc, #196]	; (8002480 <HAL_DMA_Start_IT+0x484>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d036      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a30      	ldr	r2, [pc, #192]	; (8002484 <HAL_DMA_Start_IT+0x488>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d031      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a2e      	ldr	r2, [pc, #184]	; (8002488 <HAL_DMA_Start_IT+0x48c>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d02c      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a2d      	ldr	r2, [pc, #180]	; (800248c <HAL_DMA_Start_IT+0x490>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d027      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a2b      	ldr	r2, [pc, #172]	; (8002490 <HAL_DMA_Start_IT+0x494>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d022      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a2a      	ldr	r2, [pc, #168]	; (8002494 <HAL_DMA_Start_IT+0x498>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d01d      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a28      	ldr	r2, [pc, #160]	; (8002498 <HAL_DMA_Start_IT+0x49c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d018      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a27      	ldr	r2, [pc, #156]	; (800249c <HAL_DMA_Start_IT+0x4a0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d013      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a25      	ldr	r2, [pc, #148]	; (80024a0 <HAL_DMA_Start_IT+0x4a4>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d00e      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a24      	ldr	r2, [pc, #144]	; (80024a4 <HAL_DMA_Start_IT+0x4a8>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d009      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a22      	ldr	r2, [pc, #136]	; (80024a8 <HAL_DMA_Start_IT+0x4ac>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d004      	beq.n	800242c <HAL_DMA_Start_IT+0x430>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a21      	ldr	r2, [pc, #132]	; (80024ac <HAL_DMA_Start_IT+0x4b0>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d108      	bne.n	800243e <HAL_DMA_Start_IT+0x442>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	e012      	b.n	8002464 <HAL_DMA_Start_IT+0x468>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f042 0201 	orr.w	r2, r2, #1
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	e009      	b.n	8002464 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002456:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002464:	7dfb      	ldrb	r3, [r7, #23]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40020010 	.word	0x40020010
 8002474:	40020028 	.word	0x40020028
 8002478:	40020040 	.word	0x40020040
 800247c:	40020058 	.word	0x40020058
 8002480:	40020070 	.word	0x40020070
 8002484:	40020088 	.word	0x40020088
 8002488:	400200a0 	.word	0x400200a0
 800248c:	400200b8 	.word	0x400200b8
 8002490:	40020410 	.word	0x40020410
 8002494:	40020428 	.word	0x40020428
 8002498:	40020440 	.word	0x40020440
 800249c:	40020458 	.word	0x40020458
 80024a0:	40020470 	.word	0x40020470
 80024a4:	40020488 	.word	0x40020488
 80024a8:	400204a0 	.word	0x400204a0
 80024ac:	400204b8 	.word	0x400204b8
 80024b0:	58025408 	.word	0x58025408
 80024b4:	5802541c 	.word	0x5802541c
 80024b8:	58025430 	.word	0x58025430
 80024bc:	58025444 	.word	0x58025444
 80024c0:	58025458 	.word	0x58025458
 80024c4:	5802546c 	.word	0x5802546c
 80024c8:	58025480 	.word	0x58025480
 80024cc:	58025494 	.word	0x58025494

080024d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	; 0x28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024dc:	4b67      	ldr	r3, [pc, #412]	; (800267c <HAL_DMA_IRQHandler+0x1ac>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a67      	ldr	r2, [pc, #412]	; (8002680 <HAL_DMA_IRQHandler+0x1b0>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	0a9b      	lsrs	r3, r3, #10
 80024e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ee:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80024f6:	6a3b      	ldr	r3, [r7, #32]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a5f      	ldr	r2, [pc, #380]	; (8002684 <HAL_DMA_IRQHandler+0x1b4>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d04a      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a5d      	ldr	r2, [pc, #372]	; (8002688 <HAL_DMA_IRQHandler+0x1b8>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d045      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a5c      	ldr	r2, [pc, #368]	; (800268c <HAL_DMA_IRQHandler+0x1bc>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d040      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a5a      	ldr	r2, [pc, #360]	; (8002690 <HAL_DMA_IRQHandler+0x1c0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d03b      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a59      	ldr	r2, [pc, #356]	; (8002694 <HAL_DMA_IRQHandler+0x1c4>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d036      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a57      	ldr	r2, [pc, #348]	; (8002698 <HAL_DMA_IRQHandler+0x1c8>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d031      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a56      	ldr	r2, [pc, #344]	; (800269c <HAL_DMA_IRQHandler+0x1cc>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d02c      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a54      	ldr	r2, [pc, #336]	; (80026a0 <HAL_DMA_IRQHandler+0x1d0>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d027      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a53      	ldr	r2, [pc, #332]	; (80026a4 <HAL_DMA_IRQHandler+0x1d4>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d022      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a51      	ldr	r2, [pc, #324]	; (80026a8 <HAL_DMA_IRQHandler+0x1d8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d01d      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a50      	ldr	r2, [pc, #320]	; (80026ac <HAL_DMA_IRQHandler+0x1dc>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d018      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a4e      	ldr	r2, [pc, #312]	; (80026b0 <HAL_DMA_IRQHandler+0x1e0>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d013      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a4d      	ldr	r2, [pc, #308]	; (80026b4 <HAL_DMA_IRQHandler+0x1e4>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d00e      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a4b      	ldr	r2, [pc, #300]	; (80026b8 <HAL_DMA_IRQHandler+0x1e8>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d009      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a4a      	ldr	r2, [pc, #296]	; (80026bc <HAL_DMA_IRQHandler+0x1ec>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d004      	beq.n	80025a2 <HAL_DMA_IRQHandler+0xd2>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a48      	ldr	r2, [pc, #288]	; (80026c0 <HAL_DMA_IRQHandler+0x1f0>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d101      	bne.n	80025a6 <HAL_DMA_IRQHandler+0xd6>
 80025a2:	2301      	movs	r3, #1
 80025a4:	e000      	b.n	80025a8 <HAL_DMA_IRQHandler+0xd8>
 80025a6:	2300      	movs	r3, #0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 842b 	beq.w	8002e04 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b2:	f003 031f 	and.w	r3, r3, #31
 80025b6:	2208      	movs	r2, #8
 80025b8:	409a      	lsls	r2, r3
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 80a2 	beq.w	8002708 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a2e      	ldr	r2, [pc, #184]	; (8002684 <HAL_DMA_IRQHandler+0x1b4>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d04a      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a2d      	ldr	r2, [pc, #180]	; (8002688 <HAL_DMA_IRQHandler+0x1b8>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d045      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a2b      	ldr	r2, [pc, #172]	; (800268c <HAL_DMA_IRQHandler+0x1bc>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d040      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a2a      	ldr	r2, [pc, #168]	; (8002690 <HAL_DMA_IRQHandler+0x1c0>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d03b      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a28      	ldr	r2, [pc, #160]	; (8002694 <HAL_DMA_IRQHandler+0x1c4>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d036      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a27      	ldr	r2, [pc, #156]	; (8002698 <HAL_DMA_IRQHandler+0x1c8>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d031      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a25      	ldr	r2, [pc, #148]	; (800269c <HAL_DMA_IRQHandler+0x1cc>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d02c      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a24      	ldr	r2, [pc, #144]	; (80026a0 <HAL_DMA_IRQHandler+0x1d0>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d027      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a22      	ldr	r2, [pc, #136]	; (80026a4 <HAL_DMA_IRQHandler+0x1d4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d022      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a21      	ldr	r2, [pc, #132]	; (80026a8 <HAL_DMA_IRQHandler+0x1d8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d01d      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1f      	ldr	r2, [pc, #124]	; (80026ac <HAL_DMA_IRQHandler+0x1dc>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d018      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a1e      	ldr	r2, [pc, #120]	; (80026b0 <HAL_DMA_IRQHandler+0x1e0>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d013      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a1c      	ldr	r2, [pc, #112]	; (80026b4 <HAL_DMA_IRQHandler+0x1e4>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d00e      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a1b      	ldr	r2, [pc, #108]	; (80026b8 <HAL_DMA_IRQHandler+0x1e8>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d009      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a19      	ldr	r2, [pc, #100]	; (80026bc <HAL_DMA_IRQHandler+0x1ec>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d004      	beq.n	8002664 <HAL_DMA_IRQHandler+0x194>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a18      	ldr	r2, [pc, #96]	; (80026c0 <HAL_DMA_IRQHandler+0x1f0>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d12f      	bne.n	80026c4 <HAL_DMA_IRQHandler+0x1f4>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0304 	and.w	r3, r3, #4
 800266e:	2b00      	cmp	r3, #0
 8002670:	bf14      	ite	ne
 8002672:	2301      	movne	r3, #1
 8002674:	2300      	moveq	r3, #0
 8002676:	b2db      	uxtb	r3, r3
 8002678:	e02e      	b.n	80026d8 <HAL_DMA_IRQHandler+0x208>
 800267a:	bf00      	nop
 800267c:	24000000 	.word	0x24000000
 8002680:	1b4e81b5 	.word	0x1b4e81b5
 8002684:	40020010 	.word	0x40020010
 8002688:	40020028 	.word	0x40020028
 800268c:	40020040 	.word	0x40020040
 8002690:	40020058 	.word	0x40020058
 8002694:	40020070 	.word	0x40020070
 8002698:	40020088 	.word	0x40020088
 800269c:	400200a0 	.word	0x400200a0
 80026a0:	400200b8 	.word	0x400200b8
 80026a4:	40020410 	.word	0x40020410
 80026a8:	40020428 	.word	0x40020428
 80026ac:	40020440 	.word	0x40020440
 80026b0:	40020458 	.word	0x40020458
 80026b4:	40020470 	.word	0x40020470
 80026b8:	40020488 	.word	0x40020488
 80026bc:	400204a0 	.word	0x400204a0
 80026c0:	400204b8 	.word	0x400204b8
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	bf14      	ite	ne
 80026d2:	2301      	movne	r3, #1
 80026d4:	2300      	moveq	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d015      	beq.n	8002708 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0204 	bic.w	r2, r2, #4
 80026ea:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	2208      	movs	r2, #8
 80026f6:	409a      	lsls	r2, r3
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002700:	f043 0201 	orr.w	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	fa22 f303 	lsr.w	r3, r2, r3
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d06e      	beq.n	80027fc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a69      	ldr	r2, [pc, #420]	; (80028c8 <HAL_DMA_IRQHandler+0x3f8>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d04a      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a67      	ldr	r2, [pc, #412]	; (80028cc <HAL_DMA_IRQHandler+0x3fc>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d045      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a66      	ldr	r2, [pc, #408]	; (80028d0 <HAL_DMA_IRQHandler+0x400>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d040      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a64      	ldr	r2, [pc, #400]	; (80028d4 <HAL_DMA_IRQHandler+0x404>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d03b      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a63      	ldr	r2, [pc, #396]	; (80028d8 <HAL_DMA_IRQHandler+0x408>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d036      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a61      	ldr	r2, [pc, #388]	; (80028dc <HAL_DMA_IRQHandler+0x40c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d031      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a60      	ldr	r2, [pc, #384]	; (80028e0 <HAL_DMA_IRQHandler+0x410>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d02c      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a5e      	ldr	r2, [pc, #376]	; (80028e4 <HAL_DMA_IRQHandler+0x414>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d027      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a5d      	ldr	r2, [pc, #372]	; (80028e8 <HAL_DMA_IRQHandler+0x418>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d022      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a5b      	ldr	r2, [pc, #364]	; (80028ec <HAL_DMA_IRQHandler+0x41c>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d01d      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a5a      	ldr	r2, [pc, #360]	; (80028f0 <HAL_DMA_IRQHandler+0x420>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d018      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a58      	ldr	r2, [pc, #352]	; (80028f4 <HAL_DMA_IRQHandler+0x424>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d013      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a57      	ldr	r2, [pc, #348]	; (80028f8 <HAL_DMA_IRQHandler+0x428>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d00e      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a55      	ldr	r2, [pc, #340]	; (80028fc <HAL_DMA_IRQHandler+0x42c>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d009      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a54      	ldr	r2, [pc, #336]	; (8002900 <HAL_DMA_IRQHandler+0x430>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d004      	beq.n	80027be <HAL_DMA_IRQHandler+0x2ee>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a52      	ldr	r2, [pc, #328]	; (8002904 <HAL_DMA_IRQHandler+0x434>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d10a      	bne.n	80027d4 <HAL_DMA_IRQHandler+0x304>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	695b      	ldr	r3, [r3, #20]
 80027c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf14      	ite	ne
 80027cc:	2301      	movne	r3, #1
 80027ce:	2300      	moveq	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	e003      	b.n	80027dc <HAL_DMA_IRQHandler+0x30c>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2300      	movs	r3, #0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00d      	beq.n	80027fc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e4:	f003 031f 	and.w	r3, r3, #31
 80027e8:	2201      	movs	r2, #1
 80027ea:	409a      	lsls	r2, r3
 80027ec:	6a3b      	ldr	r3, [r7, #32]
 80027ee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f4:	f043 0202 	orr.w	r2, r3, #2
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002800:	f003 031f 	and.w	r3, r3, #31
 8002804:	2204      	movs	r2, #4
 8002806:	409a      	lsls	r2, r3
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 808f 	beq.w	8002930 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a2c      	ldr	r2, [pc, #176]	; (80028c8 <HAL_DMA_IRQHandler+0x3f8>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d04a      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a2a      	ldr	r2, [pc, #168]	; (80028cc <HAL_DMA_IRQHandler+0x3fc>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d045      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a29      	ldr	r2, [pc, #164]	; (80028d0 <HAL_DMA_IRQHandler+0x400>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d040      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a27      	ldr	r2, [pc, #156]	; (80028d4 <HAL_DMA_IRQHandler+0x404>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d03b      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a26      	ldr	r2, [pc, #152]	; (80028d8 <HAL_DMA_IRQHandler+0x408>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d036      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a24      	ldr	r2, [pc, #144]	; (80028dc <HAL_DMA_IRQHandler+0x40c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d031      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a23      	ldr	r2, [pc, #140]	; (80028e0 <HAL_DMA_IRQHandler+0x410>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d02c      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a21      	ldr	r2, [pc, #132]	; (80028e4 <HAL_DMA_IRQHandler+0x414>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d027      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a20      	ldr	r2, [pc, #128]	; (80028e8 <HAL_DMA_IRQHandler+0x418>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d022      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a1e      	ldr	r2, [pc, #120]	; (80028ec <HAL_DMA_IRQHandler+0x41c>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d01d      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a1d      	ldr	r2, [pc, #116]	; (80028f0 <HAL_DMA_IRQHandler+0x420>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d018      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a1b      	ldr	r2, [pc, #108]	; (80028f4 <HAL_DMA_IRQHandler+0x424>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d013      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a1a      	ldr	r2, [pc, #104]	; (80028f8 <HAL_DMA_IRQHandler+0x428>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d00e      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a18      	ldr	r2, [pc, #96]	; (80028fc <HAL_DMA_IRQHandler+0x42c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d009      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a17      	ldr	r2, [pc, #92]	; (8002900 <HAL_DMA_IRQHandler+0x430>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d004      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x3e2>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a15      	ldr	r2, [pc, #84]	; (8002904 <HAL_DMA_IRQHandler+0x434>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d12a      	bne.n	8002908 <HAL_DMA_IRQHandler+0x438>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	bf14      	ite	ne
 80028c0:	2301      	movne	r3, #1
 80028c2:	2300      	moveq	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	e023      	b.n	8002910 <HAL_DMA_IRQHandler+0x440>
 80028c8:	40020010 	.word	0x40020010
 80028cc:	40020028 	.word	0x40020028
 80028d0:	40020040 	.word	0x40020040
 80028d4:	40020058 	.word	0x40020058
 80028d8:	40020070 	.word	0x40020070
 80028dc:	40020088 	.word	0x40020088
 80028e0:	400200a0 	.word	0x400200a0
 80028e4:	400200b8 	.word	0x400200b8
 80028e8:	40020410 	.word	0x40020410
 80028ec:	40020428 	.word	0x40020428
 80028f0:	40020440 	.word	0x40020440
 80028f4:	40020458 	.word	0x40020458
 80028f8:	40020470 	.word	0x40020470
 80028fc:	40020488 	.word	0x40020488
 8002900:	400204a0 	.word	0x400204a0
 8002904:	400204b8 	.word	0x400204b8
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2300      	movs	r3, #0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d00d      	beq.n	8002930 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002918:	f003 031f 	and.w	r3, r3, #31
 800291c:	2204      	movs	r2, #4
 800291e:	409a      	lsls	r2, r3
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002928:	f043 0204 	orr.w	r2, r3, #4
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	2210      	movs	r2, #16
 800293a:	409a      	lsls	r2, r3
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	4013      	ands	r3, r2
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 80a6 	beq.w	8002a92 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a85      	ldr	r2, [pc, #532]	; (8002b60 <HAL_DMA_IRQHandler+0x690>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d04a      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a83      	ldr	r2, [pc, #524]	; (8002b64 <HAL_DMA_IRQHandler+0x694>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d045      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a82      	ldr	r2, [pc, #520]	; (8002b68 <HAL_DMA_IRQHandler+0x698>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d040      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a80      	ldr	r2, [pc, #512]	; (8002b6c <HAL_DMA_IRQHandler+0x69c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d03b      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a7f      	ldr	r2, [pc, #508]	; (8002b70 <HAL_DMA_IRQHandler+0x6a0>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d036      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a7d      	ldr	r2, [pc, #500]	; (8002b74 <HAL_DMA_IRQHandler+0x6a4>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d031      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a7c      	ldr	r2, [pc, #496]	; (8002b78 <HAL_DMA_IRQHandler+0x6a8>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d02c      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a7a      	ldr	r2, [pc, #488]	; (8002b7c <HAL_DMA_IRQHandler+0x6ac>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d027      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a79      	ldr	r2, [pc, #484]	; (8002b80 <HAL_DMA_IRQHandler+0x6b0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d022      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a77      	ldr	r2, [pc, #476]	; (8002b84 <HAL_DMA_IRQHandler+0x6b4>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d01d      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a76      	ldr	r2, [pc, #472]	; (8002b88 <HAL_DMA_IRQHandler+0x6b8>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d018      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a74      	ldr	r2, [pc, #464]	; (8002b8c <HAL_DMA_IRQHandler+0x6bc>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d013      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a73      	ldr	r2, [pc, #460]	; (8002b90 <HAL_DMA_IRQHandler+0x6c0>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d00e      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a71      	ldr	r2, [pc, #452]	; (8002b94 <HAL_DMA_IRQHandler+0x6c4>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d009      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a70      	ldr	r2, [pc, #448]	; (8002b98 <HAL_DMA_IRQHandler+0x6c8>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d004      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x516>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a6e      	ldr	r2, [pc, #440]	; (8002b9c <HAL_DMA_IRQHandler+0x6cc>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d10a      	bne.n	80029fc <HAL_DMA_IRQHandler+0x52c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	bf14      	ite	ne
 80029f4:	2301      	movne	r3, #1
 80029f6:	2300      	moveq	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	e009      	b.n	8002a10 <HAL_DMA_IRQHandler+0x540>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	bf14      	ite	ne
 8002a0a:	2301      	movne	r3, #1
 8002a0c:	2300      	moveq	r3, #0
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d03e      	beq.n	8002a92 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a18:	f003 031f 	and.w	r3, r3, #31
 8002a1c:	2210      	movs	r2, #16
 8002a1e:	409a      	lsls	r2, r3
 8002a20:	6a3b      	ldr	r3, [r7, #32]
 8002a22:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d018      	beq.n	8002a64 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d108      	bne.n	8002a52 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d024      	beq.n	8002a92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	4798      	blx	r3
 8002a50:	e01f      	b.n	8002a92 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d01b      	beq.n	8002a92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	4798      	blx	r3
 8002a62:	e016      	b.n	8002a92 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d107      	bne.n	8002a82 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0208 	bic.w	r2, r2, #8
 8002a80:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	2220      	movs	r2, #32
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	f000 8110 	beq.w	8002cc8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a2c      	ldr	r2, [pc, #176]	; (8002b60 <HAL_DMA_IRQHandler+0x690>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d04a      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a2b      	ldr	r2, [pc, #172]	; (8002b64 <HAL_DMA_IRQHandler+0x694>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d045      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a29      	ldr	r2, [pc, #164]	; (8002b68 <HAL_DMA_IRQHandler+0x698>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d040      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a28      	ldr	r2, [pc, #160]	; (8002b6c <HAL_DMA_IRQHandler+0x69c>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d03b      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a26      	ldr	r2, [pc, #152]	; (8002b70 <HAL_DMA_IRQHandler+0x6a0>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d036      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a25      	ldr	r2, [pc, #148]	; (8002b74 <HAL_DMA_IRQHandler+0x6a4>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d031      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a23      	ldr	r2, [pc, #140]	; (8002b78 <HAL_DMA_IRQHandler+0x6a8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d02c      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a22      	ldr	r2, [pc, #136]	; (8002b7c <HAL_DMA_IRQHandler+0x6ac>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d027      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a20      	ldr	r2, [pc, #128]	; (8002b80 <HAL_DMA_IRQHandler+0x6b0>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d022      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a1f      	ldr	r2, [pc, #124]	; (8002b84 <HAL_DMA_IRQHandler+0x6b4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d01d      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a1d      	ldr	r2, [pc, #116]	; (8002b88 <HAL_DMA_IRQHandler+0x6b8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d018      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a1c      	ldr	r2, [pc, #112]	; (8002b8c <HAL_DMA_IRQHandler+0x6bc>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d013      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a1a      	ldr	r2, [pc, #104]	; (8002b90 <HAL_DMA_IRQHandler+0x6c0>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d00e      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a19      	ldr	r2, [pc, #100]	; (8002b94 <HAL_DMA_IRQHandler+0x6c4>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d009      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a17      	ldr	r2, [pc, #92]	; (8002b98 <HAL_DMA_IRQHandler+0x6c8>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d004      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x678>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a16      	ldr	r2, [pc, #88]	; (8002b9c <HAL_DMA_IRQHandler+0x6cc>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d12b      	bne.n	8002ba0 <HAL_DMA_IRQHandler+0x6d0>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0310 	and.w	r3, r3, #16
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	bf14      	ite	ne
 8002b56:	2301      	movne	r3, #1
 8002b58:	2300      	moveq	r3, #0
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	e02a      	b.n	8002bb4 <HAL_DMA_IRQHandler+0x6e4>
 8002b5e:	bf00      	nop
 8002b60:	40020010 	.word	0x40020010
 8002b64:	40020028 	.word	0x40020028
 8002b68:	40020040 	.word	0x40020040
 8002b6c:	40020058 	.word	0x40020058
 8002b70:	40020070 	.word	0x40020070
 8002b74:	40020088 	.word	0x40020088
 8002b78:	400200a0 	.word	0x400200a0
 8002b7c:	400200b8 	.word	0x400200b8
 8002b80:	40020410 	.word	0x40020410
 8002b84:	40020428 	.word	0x40020428
 8002b88:	40020440 	.word	0x40020440
 8002b8c:	40020458 	.word	0x40020458
 8002b90:	40020470 	.word	0x40020470
 8002b94:	40020488 	.word	0x40020488
 8002b98:	400204a0 	.word	0x400204a0
 8002b9c:	400204b8 	.word	0x400204b8
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	bf14      	ite	ne
 8002bae:	2301      	movne	r3, #1
 8002bb0:	2300      	moveq	r3, #0
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f000 8087 	beq.w	8002cc8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	409a      	lsls	r2, r3
 8002bc6:	6a3b      	ldr	r3, [r7, #32]
 8002bc8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d139      	bne.n	8002c4a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 0216 	bic.w	r2, r2, #22
 8002be4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	695a      	ldr	r2, [r3, #20]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bf4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d103      	bne.n	8002c06 <HAL_DMA_IRQHandler+0x736>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d007      	beq.n	8002c16 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0208 	bic.w	r2, r2, #8
 8002c14:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c1a:	f003 031f 	and.w	r3, r3, #31
 8002c1e:	223f      	movs	r2, #63	; 0x3f
 8002c20:	409a      	lsls	r2, r3
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 834a 	beq.w	80032d4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	4798      	blx	r3
          }
          return;
 8002c48:	e344      	b.n	80032d4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d018      	beq.n	8002c8a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d108      	bne.n	8002c78 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d02c      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	4798      	blx	r3
 8002c76:	e027      	b.n	8002cc8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d023      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	4798      	blx	r3
 8002c88:	e01e      	b.n	8002cc8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10f      	bne.n	8002cb8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0210 	bic.w	r2, r2, #16
 8002ca6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 8306 	beq.w	80032de <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 8088 	beq.w	8002df0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2204      	movs	r2, #4
 8002ce4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a7a      	ldr	r2, [pc, #488]	; (8002ed8 <HAL_DMA_IRQHandler+0xa08>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d04a      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a79      	ldr	r2, [pc, #484]	; (8002edc <HAL_DMA_IRQHandler+0xa0c>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d045      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a77      	ldr	r2, [pc, #476]	; (8002ee0 <HAL_DMA_IRQHandler+0xa10>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d040      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a76      	ldr	r2, [pc, #472]	; (8002ee4 <HAL_DMA_IRQHandler+0xa14>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d03b      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a74      	ldr	r2, [pc, #464]	; (8002ee8 <HAL_DMA_IRQHandler+0xa18>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d036      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a73      	ldr	r2, [pc, #460]	; (8002eec <HAL_DMA_IRQHandler+0xa1c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d031      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a71      	ldr	r2, [pc, #452]	; (8002ef0 <HAL_DMA_IRQHandler+0xa20>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d02c      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a70      	ldr	r2, [pc, #448]	; (8002ef4 <HAL_DMA_IRQHandler+0xa24>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d027      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a6e      	ldr	r2, [pc, #440]	; (8002ef8 <HAL_DMA_IRQHandler+0xa28>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d022      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a6d      	ldr	r2, [pc, #436]	; (8002efc <HAL_DMA_IRQHandler+0xa2c>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d01d      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a6b      	ldr	r2, [pc, #428]	; (8002f00 <HAL_DMA_IRQHandler+0xa30>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d018      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a6a      	ldr	r2, [pc, #424]	; (8002f04 <HAL_DMA_IRQHandler+0xa34>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d013      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a68      	ldr	r2, [pc, #416]	; (8002f08 <HAL_DMA_IRQHandler+0xa38>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d00e      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a67      	ldr	r2, [pc, #412]	; (8002f0c <HAL_DMA_IRQHandler+0xa3c>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d009      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a65      	ldr	r2, [pc, #404]	; (8002f10 <HAL_DMA_IRQHandler+0xa40>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d004      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x8b8>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a64      	ldr	r2, [pc, #400]	; (8002f14 <HAL_DMA_IRQHandler+0xa44>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d108      	bne.n	8002d9a <HAL_DMA_IRQHandler+0x8ca>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f022 0201 	bic.w	r2, r2, #1
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	e007      	b.n	8002daa <HAL_DMA_IRQHandler+0x8da>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0201 	bic.w	r2, r2, #1
 8002da8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	3301      	adds	r3, #1
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d307      	bcc.n	8002dc6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1f2      	bne.n	8002daa <HAL_DMA_IRQHandler+0x8da>
 8002dc4:	e000      	b.n	8002dc8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002dc6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d004      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2203      	movs	r2, #3
 8002dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8002dde:	e003      	b.n	8002de8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 8272 	beq.w	80032de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	4798      	blx	r3
 8002e02:	e26c      	b.n	80032de <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a43      	ldr	r2, [pc, #268]	; (8002f18 <HAL_DMA_IRQHandler+0xa48>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d022      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x984>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a42      	ldr	r2, [pc, #264]	; (8002f1c <HAL_DMA_IRQHandler+0xa4c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d01d      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x984>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a40      	ldr	r2, [pc, #256]	; (8002f20 <HAL_DMA_IRQHandler+0xa50>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d018      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x984>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a3f      	ldr	r2, [pc, #252]	; (8002f24 <HAL_DMA_IRQHandler+0xa54>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d013      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x984>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a3d      	ldr	r2, [pc, #244]	; (8002f28 <HAL_DMA_IRQHandler+0xa58>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00e      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x984>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a3c      	ldr	r2, [pc, #240]	; (8002f2c <HAL_DMA_IRQHandler+0xa5c>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d009      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x984>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a3a      	ldr	r2, [pc, #232]	; (8002f30 <HAL_DMA_IRQHandler+0xa60>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d004      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x984>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a39      	ldr	r2, [pc, #228]	; (8002f34 <HAL_DMA_IRQHandler+0xa64>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d101      	bne.n	8002e58 <HAL_DMA_IRQHandler+0x988>
 8002e54:	2301      	movs	r3, #1
 8002e56:	e000      	b.n	8002e5a <HAL_DMA_IRQHandler+0x98a>
 8002e58:	2300      	movs	r3, #0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f000 823f 	beq.w	80032de <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	2204      	movs	r2, #4
 8002e72:	409a      	lsls	r2, r3
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 80cd 	beq.w	8003018 <HAL_DMA_IRQHandler+0xb48>
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	f003 0304 	and.w	r3, r3, #4
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f000 80c7 	beq.w	8003018 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8e:	f003 031f 	and.w	r3, r3, #31
 8002e92:	2204      	movs	r2, #4
 8002e94:	409a      	lsls	r2, r3
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d049      	beq.n	8002f38 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d109      	bne.n	8002ec2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 8210 	beq.w	80032d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec0:	e20a      	b.n	80032d8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 8206 	beq.w	80032d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ed4:	e200      	b.n	80032d8 <HAL_DMA_IRQHandler+0xe08>
 8002ed6:	bf00      	nop
 8002ed8:	40020010 	.word	0x40020010
 8002edc:	40020028 	.word	0x40020028
 8002ee0:	40020040 	.word	0x40020040
 8002ee4:	40020058 	.word	0x40020058
 8002ee8:	40020070 	.word	0x40020070
 8002eec:	40020088 	.word	0x40020088
 8002ef0:	400200a0 	.word	0x400200a0
 8002ef4:	400200b8 	.word	0x400200b8
 8002ef8:	40020410 	.word	0x40020410
 8002efc:	40020428 	.word	0x40020428
 8002f00:	40020440 	.word	0x40020440
 8002f04:	40020458 	.word	0x40020458
 8002f08:	40020470 	.word	0x40020470
 8002f0c:	40020488 	.word	0x40020488
 8002f10:	400204a0 	.word	0x400204a0
 8002f14:	400204b8 	.word	0x400204b8
 8002f18:	58025408 	.word	0x58025408
 8002f1c:	5802541c 	.word	0x5802541c
 8002f20:	58025430 	.word	0x58025430
 8002f24:	58025444 	.word	0x58025444
 8002f28:	58025458 	.word	0x58025458
 8002f2c:	5802546c 	.word	0x5802546c
 8002f30:	58025480 	.word	0x58025480
 8002f34:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	f003 0320 	and.w	r3, r3, #32
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d160      	bne.n	8003004 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a7f      	ldr	r2, [pc, #508]	; (8003144 <HAL_DMA_IRQHandler+0xc74>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d04a      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a7d      	ldr	r2, [pc, #500]	; (8003148 <HAL_DMA_IRQHandler+0xc78>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d045      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a7c      	ldr	r2, [pc, #496]	; (800314c <HAL_DMA_IRQHandler+0xc7c>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d040      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a7a      	ldr	r2, [pc, #488]	; (8003150 <HAL_DMA_IRQHandler+0xc80>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d03b      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a79      	ldr	r2, [pc, #484]	; (8003154 <HAL_DMA_IRQHandler+0xc84>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d036      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a77      	ldr	r2, [pc, #476]	; (8003158 <HAL_DMA_IRQHandler+0xc88>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d031      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a76      	ldr	r2, [pc, #472]	; (800315c <HAL_DMA_IRQHandler+0xc8c>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d02c      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a74      	ldr	r2, [pc, #464]	; (8003160 <HAL_DMA_IRQHandler+0xc90>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d027      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a73      	ldr	r2, [pc, #460]	; (8003164 <HAL_DMA_IRQHandler+0xc94>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d022      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a71      	ldr	r2, [pc, #452]	; (8003168 <HAL_DMA_IRQHandler+0xc98>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d01d      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a70      	ldr	r2, [pc, #448]	; (800316c <HAL_DMA_IRQHandler+0xc9c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d018      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a6e      	ldr	r2, [pc, #440]	; (8003170 <HAL_DMA_IRQHandler+0xca0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d013      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a6d      	ldr	r2, [pc, #436]	; (8003174 <HAL_DMA_IRQHandler+0xca4>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d00e      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a6b      	ldr	r2, [pc, #428]	; (8003178 <HAL_DMA_IRQHandler+0xca8>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d009      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a6a      	ldr	r2, [pc, #424]	; (800317c <HAL_DMA_IRQHandler+0xcac>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d004      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xb12>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a68      	ldr	r2, [pc, #416]	; (8003180 <HAL_DMA_IRQHandler+0xcb0>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d108      	bne.n	8002ff4 <HAL_DMA_IRQHandler+0xb24>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 0208 	bic.w	r2, r2, #8
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	e007      	b.n	8003004 <HAL_DMA_IRQHandler+0xb34>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0204 	bic.w	r2, r2, #4
 8003002:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	2b00      	cmp	r3, #0
 800300a:	f000 8165 	beq.w	80032d8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003016:	e15f      	b.n	80032d8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301c:	f003 031f 	and.w	r3, r3, #31
 8003020:	2202      	movs	r2, #2
 8003022:	409a      	lsls	r2, r3
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	4013      	ands	r3, r2
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80c5 	beq.w	80031b8 <HAL_DMA_IRQHandler+0xce8>
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80bf 	beq.w	80031b8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303e:	f003 031f 	and.w	r3, r3, #31
 8003042:	2202      	movs	r2, #2
 8003044:	409a      	lsls	r2, r3
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d018      	beq.n	8003086 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d109      	bne.n	8003072 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 813a 	beq.w	80032dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003070:	e134      	b.n	80032dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003076:	2b00      	cmp	r3, #0
 8003078:	f000 8130 	beq.w	80032dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003084:	e12a      	b.n	80032dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	f003 0320 	and.w	r3, r3, #32
 800308c:	2b00      	cmp	r3, #0
 800308e:	f040 8089 	bne.w	80031a4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a2b      	ldr	r2, [pc, #172]	; (8003144 <HAL_DMA_IRQHandler+0xc74>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d04a      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a29      	ldr	r2, [pc, #164]	; (8003148 <HAL_DMA_IRQHandler+0xc78>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d045      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a28      	ldr	r2, [pc, #160]	; (800314c <HAL_DMA_IRQHandler+0xc7c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d040      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a26      	ldr	r2, [pc, #152]	; (8003150 <HAL_DMA_IRQHandler+0xc80>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d03b      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a25      	ldr	r2, [pc, #148]	; (8003154 <HAL_DMA_IRQHandler+0xc84>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d036      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a23      	ldr	r2, [pc, #140]	; (8003158 <HAL_DMA_IRQHandler+0xc88>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d031      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a22      	ldr	r2, [pc, #136]	; (800315c <HAL_DMA_IRQHandler+0xc8c>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d02c      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a20      	ldr	r2, [pc, #128]	; (8003160 <HAL_DMA_IRQHandler+0xc90>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d027      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a1f      	ldr	r2, [pc, #124]	; (8003164 <HAL_DMA_IRQHandler+0xc94>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d022      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a1d      	ldr	r2, [pc, #116]	; (8003168 <HAL_DMA_IRQHandler+0xc98>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d01d      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a1c      	ldr	r2, [pc, #112]	; (800316c <HAL_DMA_IRQHandler+0xc9c>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d018      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a1a      	ldr	r2, [pc, #104]	; (8003170 <HAL_DMA_IRQHandler+0xca0>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d013      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a19      	ldr	r2, [pc, #100]	; (8003174 <HAL_DMA_IRQHandler+0xca4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d00e      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a17      	ldr	r2, [pc, #92]	; (8003178 <HAL_DMA_IRQHandler+0xca8>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d009      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a16      	ldr	r2, [pc, #88]	; (800317c <HAL_DMA_IRQHandler+0xcac>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d004      	beq.n	8003132 <HAL_DMA_IRQHandler+0xc62>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a14      	ldr	r2, [pc, #80]	; (8003180 <HAL_DMA_IRQHandler+0xcb0>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d128      	bne.n	8003184 <HAL_DMA_IRQHandler+0xcb4>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0214 	bic.w	r2, r2, #20
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	e027      	b.n	8003194 <HAL_DMA_IRQHandler+0xcc4>
 8003144:	40020010 	.word	0x40020010
 8003148:	40020028 	.word	0x40020028
 800314c:	40020040 	.word	0x40020040
 8003150:	40020058 	.word	0x40020058
 8003154:	40020070 	.word	0x40020070
 8003158:	40020088 	.word	0x40020088
 800315c:	400200a0 	.word	0x400200a0
 8003160:	400200b8 	.word	0x400200b8
 8003164:	40020410 	.word	0x40020410
 8003168:	40020428 	.word	0x40020428
 800316c:	40020440 	.word	0x40020440
 8003170:	40020458 	.word	0x40020458
 8003174:	40020470 	.word	0x40020470
 8003178:	40020488 	.word	0x40020488
 800317c:	400204a0 	.word	0x400204a0
 8003180:	400204b8 	.word	0x400204b8
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 020a 	bic.w	r2, r2, #10
 8003192:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 8097 	beq.w	80032dc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80031b6:	e091      	b.n	80032dc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031bc:	f003 031f 	and.w	r3, r3, #31
 80031c0:	2208      	movs	r2, #8
 80031c2:	409a      	lsls	r2, r3
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 8088 	beq.w	80032de <HAL_DMA_IRQHandler+0xe0e>
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	f003 0308 	and.w	r3, r3, #8
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 8082 	beq.w	80032de <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a41      	ldr	r2, [pc, #260]	; (80032e4 <HAL_DMA_IRQHandler+0xe14>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d04a      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a3f      	ldr	r2, [pc, #252]	; (80032e8 <HAL_DMA_IRQHandler+0xe18>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d045      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a3e      	ldr	r2, [pc, #248]	; (80032ec <HAL_DMA_IRQHandler+0xe1c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d040      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a3c      	ldr	r2, [pc, #240]	; (80032f0 <HAL_DMA_IRQHandler+0xe20>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d03b      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a3b      	ldr	r2, [pc, #236]	; (80032f4 <HAL_DMA_IRQHandler+0xe24>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d036      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a39      	ldr	r2, [pc, #228]	; (80032f8 <HAL_DMA_IRQHandler+0xe28>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d031      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a38      	ldr	r2, [pc, #224]	; (80032fc <HAL_DMA_IRQHandler+0xe2c>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d02c      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a36      	ldr	r2, [pc, #216]	; (8003300 <HAL_DMA_IRQHandler+0xe30>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d027      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a35      	ldr	r2, [pc, #212]	; (8003304 <HAL_DMA_IRQHandler+0xe34>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d022      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a33      	ldr	r2, [pc, #204]	; (8003308 <HAL_DMA_IRQHandler+0xe38>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d01d      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a32      	ldr	r2, [pc, #200]	; (800330c <HAL_DMA_IRQHandler+0xe3c>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d018      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a30      	ldr	r2, [pc, #192]	; (8003310 <HAL_DMA_IRQHandler+0xe40>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d013      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a2f      	ldr	r2, [pc, #188]	; (8003314 <HAL_DMA_IRQHandler+0xe44>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d00e      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a2d      	ldr	r2, [pc, #180]	; (8003318 <HAL_DMA_IRQHandler+0xe48>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d009      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a2c      	ldr	r2, [pc, #176]	; (800331c <HAL_DMA_IRQHandler+0xe4c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d004      	beq.n	800327a <HAL_DMA_IRQHandler+0xdaa>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a2a      	ldr	r2, [pc, #168]	; (8003320 <HAL_DMA_IRQHandler+0xe50>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d108      	bne.n	800328c <HAL_DMA_IRQHandler+0xdbc>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 021c 	bic.w	r2, r2, #28
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	e007      	b.n	800329c <HAL_DMA_IRQHandler+0xdcc>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f022 020e 	bic.w	r2, r2, #14
 800329a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a0:	f003 031f 	and.w	r3, r3, #31
 80032a4:	2201      	movs	r2, #1
 80032a6:	409a      	lsls	r2, r3
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d009      	beq.n	80032de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	4798      	blx	r3
 80032d2:	e004      	b.n	80032de <HAL_DMA_IRQHandler+0xe0e>
          return;
 80032d4:	bf00      	nop
 80032d6:	e002      	b.n	80032de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80032d8:	bf00      	nop
 80032da:	e000      	b.n	80032de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80032dc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80032de:	3728      	adds	r7, #40	; 0x28
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40020010 	.word	0x40020010
 80032e8:	40020028 	.word	0x40020028
 80032ec:	40020040 	.word	0x40020040
 80032f0:	40020058 	.word	0x40020058
 80032f4:	40020070 	.word	0x40020070
 80032f8:	40020088 	.word	0x40020088
 80032fc:	400200a0 	.word	0x400200a0
 8003300:	400200b8 	.word	0x400200b8
 8003304:	40020410 	.word	0x40020410
 8003308:	40020428 	.word	0x40020428
 800330c:	40020440 	.word	0x40020440
 8003310:	40020458 	.word	0x40020458
 8003314:	40020470 	.word	0x40020470
 8003318:	40020488 	.word	0x40020488
 800331c:	400204a0 	.word	0x400204a0
 8003320:	400204b8 	.word	0x400204b8

08003324 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003324:	b480      	push	{r7}
 8003326:	b087      	sub	sp, #28
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003336:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800333c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a7f      	ldr	r2, [pc, #508]	; (8003540 <DMA_SetConfig+0x21c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d072      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a7d      	ldr	r2, [pc, #500]	; (8003544 <DMA_SetConfig+0x220>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d06d      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a7c      	ldr	r2, [pc, #496]	; (8003548 <DMA_SetConfig+0x224>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d068      	beq.n	800342e <DMA_SetConfig+0x10a>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a7a      	ldr	r2, [pc, #488]	; (800354c <DMA_SetConfig+0x228>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d063      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a79      	ldr	r2, [pc, #484]	; (8003550 <DMA_SetConfig+0x22c>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d05e      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a77      	ldr	r2, [pc, #476]	; (8003554 <DMA_SetConfig+0x230>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d059      	beq.n	800342e <DMA_SetConfig+0x10a>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a76      	ldr	r2, [pc, #472]	; (8003558 <DMA_SetConfig+0x234>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d054      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a74      	ldr	r2, [pc, #464]	; (800355c <DMA_SetConfig+0x238>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d04f      	beq.n	800342e <DMA_SetConfig+0x10a>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a73      	ldr	r2, [pc, #460]	; (8003560 <DMA_SetConfig+0x23c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d04a      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a71      	ldr	r2, [pc, #452]	; (8003564 <DMA_SetConfig+0x240>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d045      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a70      	ldr	r2, [pc, #448]	; (8003568 <DMA_SetConfig+0x244>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d040      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a6e      	ldr	r2, [pc, #440]	; (800356c <DMA_SetConfig+0x248>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d03b      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a6d      	ldr	r2, [pc, #436]	; (8003570 <DMA_SetConfig+0x24c>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d036      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a6b      	ldr	r2, [pc, #428]	; (8003574 <DMA_SetConfig+0x250>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d031      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a6a      	ldr	r2, [pc, #424]	; (8003578 <DMA_SetConfig+0x254>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d02c      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a68      	ldr	r2, [pc, #416]	; (800357c <DMA_SetConfig+0x258>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d027      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a67      	ldr	r2, [pc, #412]	; (8003580 <DMA_SetConfig+0x25c>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d022      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a65      	ldr	r2, [pc, #404]	; (8003584 <DMA_SetConfig+0x260>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d01d      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a64      	ldr	r2, [pc, #400]	; (8003588 <DMA_SetConfig+0x264>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d018      	beq.n	800342e <DMA_SetConfig+0x10a>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a62      	ldr	r2, [pc, #392]	; (800358c <DMA_SetConfig+0x268>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d013      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a61      	ldr	r2, [pc, #388]	; (8003590 <DMA_SetConfig+0x26c>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d00e      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a5f      	ldr	r2, [pc, #380]	; (8003594 <DMA_SetConfig+0x270>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d009      	beq.n	800342e <DMA_SetConfig+0x10a>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a5e      	ldr	r2, [pc, #376]	; (8003598 <DMA_SetConfig+0x274>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d004      	beq.n	800342e <DMA_SetConfig+0x10a>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a5c      	ldr	r2, [pc, #368]	; (800359c <DMA_SetConfig+0x278>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d101      	bne.n	8003432 <DMA_SetConfig+0x10e>
 800342e:	2301      	movs	r3, #1
 8003430:	e000      	b.n	8003434 <DMA_SetConfig+0x110>
 8003432:	2300      	movs	r3, #0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00d      	beq.n	8003454 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003440:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003446:	2b00      	cmp	r3, #0
 8003448:	d004      	beq.n	8003454 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003452:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a39      	ldr	r2, [pc, #228]	; (8003540 <DMA_SetConfig+0x21c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d04a      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a38      	ldr	r2, [pc, #224]	; (8003544 <DMA_SetConfig+0x220>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d045      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a36      	ldr	r2, [pc, #216]	; (8003548 <DMA_SetConfig+0x224>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d040      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a35      	ldr	r2, [pc, #212]	; (800354c <DMA_SetConfig+0x228>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d03b      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a33      	ldr	r2, [pc, #204]	; (8003550 <DMA_SetConfig+0x22c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d036      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a32      	ldr	r2, [pc, #200]	; (8003554 <DMA_SetConfig+0x230>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d031      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a30      	ldr	r2, [pc, #192]	; (8003558 <DMA_SetConfig+0x234>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d02c      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a2f      	ldr	r2, [pc, #188]	; (800355c <DMA_SetConfig+0x238>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d027      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a2d      	ldr	r2, [pc, #180]	; (8003560 <DMA_SetConfig+0x23c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d022      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a2c      	ldr	r2, [pc, #176]	; (8003564 <DMA_SetConfig+0x240>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d01d      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a2a      	ldr	r2, [pc, #168]	; (8003568 <DMA_SetConfig+0x244>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d018      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a29      	ldr	r2, [pc, #164]	; (800356c <DMA_SetConfig+0x248>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d013      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a27      	ldr	r2, [pc, #156]	; (8003570 <DMA_SetConfig+0x24c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d00e      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a26      	ldr	r2, [pc, #152]	; (8003574 <DMA_SetConfig+0x250>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d009      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a24      	ldr	r2, [pc, #144]	; (8003578 <DMA_SetConfig+0x254>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d004      	beq.n	80034f4 <DMA_SetConfig+0x1d0>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a23      	ldr	r2, [pc, #140]	; (800357c <DMA_SetConfig+0x258>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d101      	bne.n	80034f8 <DMA_SetConfig+0x1d4>
 80034f4:	2301      	movs	r3, #1
 80034f6:	e000      	b.n	80034fa <DMA_SetConfig+0x1d6>
 80034f8:	2300      	movs	r3, #0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d059      	beq.n	80035b2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003502:	f003 031f 	and.w	r3, r3, #31
 8003506:	223f      	movs	r2, #63	; 0x3f
 8003508:	409a      	lsls	r2, r3
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800351c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2b40      	cmp	r3, #64	; 0x40
 800352c:	d138      	bne.n	80035a0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68ba      	ldr	r2, [r7, #8]
 800353c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800353e:	e086      	b.n	800364e <DMA_SetConfig+0x32a>
 8003540:	40020010 	.word	0x40020010
 8003544:	40020028 	.word	0x40020028
 8003548:	40020040 	.word	0x40020040
 800354c:	40020058 	.word	0x40020058
 8003550:	40020070 	.word	0x40020070
 8003554:	40020088 	.word	0x40020088
 8003558:	400200a0 	.word	0x400200a0
 800355c:	400200b8 	.word	0x400200b8
 8003560:	40020410 	.word	0x40020410
 8003564:	40020428 	.word	0x40020428
 8003568:	40020440 	.word	0x40020440
 800356c:	40020458 	.word	0x40020458
 8003570:	40020470 	.word	0x40020470
 8003574:	40020488 	.word	0x40020488
 8003578:	400204a0 	.word	0x400204a0
 800357c:	400204b8 	.word	0x400204b8
 8003580:	58025408 	.word	0x58025408
 8003584:	5802541c 	.word	0x5802541c
 8003588:	58025430 	.word	0x58025430
 800358c:	58025444 	.word	0x58025444
 8003590:	58025458 	.word	0x58025458
 8003594:	5802546c 	.word	0x5802546c
 8003598:	58025480 	.word	0x58025480
 800359c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	60da      	str	r2, [r3, #12]
}
 80035b0:	e04d      	b.n	800364e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a29      	ldr	r2, [pc, #164]	; (800365c <DMA_SetConfig+0x338>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d022      	beq.n	8003602 <DMA_SetConfig+0x2de>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a27      	ldr	r2, [pc, #156]	; (8003660 <DMA_SetConfig+0x33c>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d01d      	beq.n	8003602 <DMA_SetConfig+0x2de>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a26      	ldr	r2, [pc, #152]	; (8003664 <DMA_SetConfig+0x340>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d018      	beq.n	8003602 <DMA_SetConfig+0x2de>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a24      	ldr	r2, [pc, #144]	; (8003668 <DMA_SetConfig+0x344>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d013      	beq.n	8003602 <DMA_SetConfig+0x2de>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a23      	ldr	r2, [pc, #140]	; (800366c <DMA_SetConfig+0x348>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d00e      	beq.n	8003602 <DMA_SetConfig+0x2de>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a21      	ldr	r2, [pc, #132]	; (8003670 <DMA_SetConfig+0x34c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d009      	beq.n	8003602 <DMA_SetConfig+0x2de>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a20      	ldr	r2, [pc, #128]	; (8003674 <DMA_SetConfig+0x350>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d004      	beq.n	8003602 <DMA_SetConfig+0x2de>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a1e      	ldr	r2, [pc, #120]	; (8003678 <DMA_SetConfig+0x354>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d101      	bne.n	8003606 <DMA_SetConfig+0x2e2>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <DMA_SetConfig+0x2e4>
 8003606:	2300      	movs	r3, #0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d020      	beq.n	800364e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	2201      	movs	r2, #1
 8003616:	409a      	lsls	r2, r3
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	2b40      	cmp	r3, #64	; 0x40
 800362a:	d108      	bne.n	800363e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	60da      	str	r2, [r3, #12]
}
 800363c:	e007      	b.n	800364e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	60da      	str	r2, [r3, #12]
}
 800364e:	bf00      	nop
 8003650:	371c      	adds	r7, #28
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	58025408 	.word	0x58025408
 8003660:	5802541c 	.word	0x5802541c
 8003664:	58025430 	.word	0x58025430
 8003668:	58025444 	.word	0x58025444
 800366c:	58025458 	.word	0x58025458
 8003670:	5802546c 	.word	0x5802546c
 8003674:	58025480 	.word	0x58025480
 8003678:	58025494 	.word	0x58025494

0800367c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a42      	ldr	r2, [pc, #264]	; (8003794 <DMA_CalcBaseAndBitshift+0x118>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d04a      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a41      	ldr	r2, [pc, #260]	; (8003798 <DMA_CalcBaseAndBitshift+0x11c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d045      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a3f      	ldr	r2, [pc, #252]	; (800379c <DMA_CalcBaseAndBitshift+0x120>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d040      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a3e      	ldr	r2, [pc, #248]	; (80037a0 <DMA_CalcBaseAndBitshift+0x124>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d03b      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a3c      	ldr	r2, [pc, #240]	; (80037a4 <DMA_CalcBaseAndBitshift+0x128>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d036      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a3b      	ldr	r2, [pc, #236]	; (80037a8 <DMA_CalcBaseAndBitshift+0x12c>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d031      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a39      	ldr	r2, [pc, #228]	; (80037ac <DMA_CalcBaseAndBitshift+0x130>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d02c      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a38      	ldr	r2, [pc, #224]	; (80037b0 <DMA_CalcBaseAndBitshift+0x134>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d027      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a36      	ldr	r2, [pc, #216]	; (80037b4 <DMA_CalcBaseAndBitshift+0x138>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d022      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a35      	ldr	r2, [pc, #212]	; (80037b8 <DMA_CalcBaseAndBitshift+0x13c>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d01d      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a33      	ldr	r2, [pc, #204]	; (80037bc <DMA_CalcBaseAndBitshift+0x140>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d018      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a32      	ldr	r2, [pc, #200]	; (80037c0 <DMA_CalcBaseAndBitshift+0x144>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d013      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a30      	ldr	r2, [pc, #192]	; (80037c4 <DMA_CalcBaseAndBitshift+0x148>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d00e      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a2f      	ldr	r2, [pc, #188]	; (80037c8 <DMA_CalcBaseAndBitshift+0x14c>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d009      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a2d      	ldr	r2, [pc, #180]	; (80037cc <DMA_CalcBaseAndBitshift+0x150>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d004      	beq.n	8003724 <DMA_CalcBaseAndBitshift+0xa8>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a2c      	ldr	r2, [pc, #176]	; (80037d0 <DMA_CalcBaseAndBitshift+0x154>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d101      	bne.n	8003728 <DMA_CalcBaseAndBitshift+0xac>
 8003724:	2301      	movs	r3, #1
 8003726:	e000      	b.n	800372a <DMA_CalcBaseAndBitshift+0xae>
 8003728:	2300      	movs	r3, #0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d024      	beq.n	8003778 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	b2db      	uxtb	r3, r3
 8003734:	3b10      	subs	r3, #16
 8003736:	4a27      	ldr	r2, [pc, #156]	; (80037d4 <DMA_CalcBaseAndBitshift+0x158>)
 8003738:	fba2 2303 	umull	r2, r3, r2, r3
 800373c:	091b      	lsrs	r3, r3, #4
 800373e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	4a24      	ldr	r2, [pc, #144]	; (80037d8 <DMA_CalcBaseAndBitshift+0x15c>)
 8003748:	5cd3      	ldrb	r3, [r2, r3]
 800374a:	461a      	mov	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2b03      	cmp	r3, #3
 8003754:	d908      	bls.n	8003768 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	4b1f      	ldr	r3, [pc, #124]	; (80037dc <DMA_CalcBaseAndBitshift+0x160>)
 800375e:	4013      	ands	r3, r2
 8003760:	1d1a      	adds	r2, r3, #4
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	659a      	str	r2, [r3, #88]	; 0x58
 8003766:	e00d      	b.n	8003784 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	461a      	mov	r2, r3
 800376e:	4b1b      	ldr	r3, [pc, #108]	; (80037dc <DMA_CalcBaseAndBitshift+0x160>)
 8003770:	4013      	ands	r3, r2
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6593      	str	r3, [r2, #88]	; 0x58
 8003776:	e005      	b.n	8003784 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003788:	4618      	mov	r0, r3
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	40020010 	.word	0x40020010
 8003798:	40020028 	.word	0x40020028
 800379c:	40020040 	.word	0x40020040
 80037a0:	40020058 	.word	0x40020058
 80037a4:	40020070 	.word	0x40020070
 80037a8:	40020088 	.word	0x40020088
 80037ac:	400200a0 	.word	0x400200a0
 80037b0:	400200b8 	.word	0x400200b8
 80037b4:	40020410 	.word	0x40020410
 80037b8:	40020428 	.word	0x40020428
 80037bc:	40020440 	.word	0x40020440
 80037c0:	40020458 	.word	0x40020458
 80037c4:	40020470 	.word	0x40020470
 80037c8:	40020488 	.word	0x40020488
 80037cc:	400204a0 	.word	0x400204a0
 80037d0:	400204b8 	.word	0x400204b8
 80037d4:	aaaaaaab 	.word	0xaaaaaaab
 80037d8:	0800acd4 	.word	0x0800acd4
 80037dc:	fffffc00 	.word	0xfffffc00

080037e0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037e8:	2300      	movs	r3, #0
 80037ea:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d120      	bne.n	8003836 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	2b03      	cmp	r3, #3
 80037fa:	d858      	bhi.n	80038ae <DMA_CheckFifoParam+0xce>
 80037fc:	a201      	add	r2, pc, #4	; (adr r2, 8003804 <DMA_CheckFifoParam+0x24>)
 80037fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003802:	bf00      	nop
 8003804:	08003815 	.word	0x08003815
 8003808:	08003827 	.word	0x08003827
 800380c:	08003815 	.word	0x08003815
 8003810:	080038af 	.word	0x080038af
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003818:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d048      	beq.n	80038b2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003824:	e045      	b.n	80038b2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800382e:	d142      	bne.n	80038b6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003834:	e03f      	b.n	80038b6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800383e:	d123      	bne.n	8003888 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003844:	2b03      	cmp	r3, #3
 8003846:	d838      	bhi.n	80038ba <DMA_CheckFifoParam+0xda>
 8003848:	a201      	add	r2, pc, #4	; (adr r2, 8003850 <DMA_CheckFifoParam+0x70>)
 800384a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384e:	bf00      	nop
 8003850:	08003861 	.word	0x08003861
 8003854:	08003867 	.word	0x08003867
 8003858:	08003861 	.word	0x08003861
 800385c:	08003879 	.word	0x08003879
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	73fb      	strb	r3, [r7, #15]
        break;
 8003864:	e030      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d025      	beq.n	80038be <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003876:	e022      	b.n	80038be <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003880:	d11f      	bne.n	80038c2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003886:	e01c      	b.n	80038c2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388c:	2b02      	cmp	r3, #2
 800388e:	d902      	bls.n	8003896 <DMA_CheckFifoParam+0xb6>
 8003890:	2b03      	cmp	r3, #3
 8003892:	d003      	beq.n	800389c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003894:	e018      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	73fb      	strb	r3, [r7, #15]
        break;
 800389a:	e015      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00e      	beq.n	80038c6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	73fb      	strb	r3, [r7, #15]
    break;
 80038ac:	e00b      	b.n	80038c6 <DMA_CheckFifoParam+0xe6>
        break;
 80038ae:	bf00      	nop
 80038b0:	e00a      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
        break;
 80038b2:	bf00      	nop
 80038b4:	e008      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
        break;
 80038b6:	bf00      	nop
 80038b8:	e006      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
        break;
 80038ba:	bf00      	nop
 80038bc:	e004      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
        break;
 80038be:	bf00      	nop
 80038c0:	e002      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
        break;
 80038c2:	bf00      	nop
 80038c4:	e000      	b.n	80038c8 <DMA_CheckFifoParam+0xe8>
    break;
 80038c6:	bf00      	nop
    }
  }

  return status;
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop

080038d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a38      	ldr	r2, [pc, #224]	; (80039cc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d022      	beq.n	8003936 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a36      	ldr	r2, [pc, #216]	; (80039d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d01d      	beq.n	8003936 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a35      	ldr	r2, [pc, #212]	; (80039d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d018      	beq.n	8003936 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a33      	ldr	r2, [pc, #204]	; (80039d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d013      	beq.n	8003936 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a32      	ldr	r2, [pc, #200]	; (80039dc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d00e      	beq.n	8003936 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a30      	ldr	r2, [pc, #192]	; (80039e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d009      	beq.n	8003936 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a2f      	ldr	r2, [pc, #188]	; (80039e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d004      	beq.n	8003936 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a2d      	ldr	r2, [pc, #180]	; (80039e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d101      	bne.n	800393a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003936:	2301      	movs	r3, #1
 8003938:	e000      	b.n	800393c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800393a:	2300      	movs	r3, #0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d01a      	beq.n	8003976 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	3b08      	subs	r3, #8
 8003948:	4a28      	ldr	r2, [pc, #160]	; (80039ec <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800394a:	fba2 2303 	umull	r2, r3, r2, r3
 800394e:	091b      	lsrs	r3, r3, #4
 8003950:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	4b26      	ldr	r3, [pc, #152]	; (80039f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003956:	4413      	add	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	461a      	mov	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a24      	ldr	r2, [pc, #144]	; (80039f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003964:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f003 031f 	and.w	r3, r3, #31
 800396c:	2201      	movs	r2, #1
 800396e:	409a      	lsls	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003974:	e024      	b.n	80039c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	3b10      	subs	r3, #16
 800397e:	4a1e      	ldr	r2, [pc, #120]	; (80039f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003980:	fba2 2303 	umull	r2, r3, r2, r3
 8003984:	091b      	lsrs	r3, r3, #4
 8003986:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	4a1c      	ldr	r2, [pc, #112]	; (80039fc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d806      	bhi.n	800399e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	4a1b      	ldr	r2, [pc, #108]	; (8003a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d902      	bls.n	800399e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	3308      	adds	r3, #8
 800399c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4b18      	ldr	r3, [pc, #96]	; (8003a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80039a2:	4413      	add	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	461a      	mov	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a16      	ldr	r2, [pc, #88]	; (8003a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80039b0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f003 031f 	and.w	r3, r3, #31
 80039b8:	2201      	movs	r2, #1
 80039ba:	409a      	lsls	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	669a      	str	r2, [r3, #104]	; 0x68
}
 80039c0:	bf00      	nop
 80039c2:	3714      	adds	r7, #20
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	58025408 	.word	0x58025408
 80039d0:	5802541c 	.word	0x5802541c
 80039d4:	58025430 	.word	0x58025430
 80039d8:	58025444 	.word	0x58025444
 80039dc:	58025458 	.word	0x58025458
 80039e0:	5802546c 	.word	0x5802546c
 80039e4:	58025480 	.word	0x58025480
 80039e8:	58025494 	.word	0x58025494
 80039ec:	cccccccd 	.word	0xcccccccd
 80039f0:	16009600 	.word	0x16009600
 80039f4:	58025880 	.word	0x58025880
 80039f8:	aaaaaaab 	.word	0xaaaaaaab
 80039fc:	400204b8 	.word	0x400204b8
 8003a00:	4002040f 	.word	0x4002040f
 8003a04:	10008200 	.word	0x10008200
 8003a08:	40020880 	.word	0x40020880

08003a0c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d04a      	beq.n	8003ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d847      	bhi.n	8003ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a25      	ldr	r2, [pc, #148]	; (8003ac4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d022      	beq.n	8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a24      	ldr	r2, [pc, #144]	; (8003ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d01d      	beq.n	8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a22      	ldr	r2, [pc, #136]	; (8003acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d018      	beq.n	8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a21      	ldr	r2, [pc, #132]	; (8003ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d013      	beq.n	8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a1f      	ldr	r2, [pc, #124]	; (8003ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d00e      	beq.n	8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a1e      	ldr	r2, [pc, #120]	; (8003ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d009      	beq.n	8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a1c      	ldr	r2, [pc, #112]	; (8003adc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d004      	beq.n	8003a78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a1b      	ldr	r2, [pc, #108]	; (8003ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d101      	bne.n	8003a7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e000      	b.n	8003a7e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00a      	beq.n	8003a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	4b17      	ldr	r3, [pc, #92]	; (8003ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003a86:	4413      	add	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a15      	ldr	r2, [pc, #84]	; (8003ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003a94:	671a      	str	r2, [r3, #112]	; 0x70
 8003a96:	e009      	b.n	8003aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	4b14      	ldr	r3, [pc, #80]	; (8003aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003a9c:	4413      	add	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a11      	ldr	r2, [pc, #68]	; (8003af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003aaa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8003ab8:	bf00      	nop
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	58025408 	.word	0x58025408
 8003ac8:	5802541c 	.word	0x5802541c
 8003acc:	58025430 	.word	0x58025430
 8003ad0:	58025444 	.word	0x58025444
 8003ad4:	58025458 	.word	0x58025458
 8003ad8:	5802546c 	.word	0x5802546c
 8003adc:	58025480 	.word	0x58025480
 8003ae0:	58025494 	.word	0x58025494
 8003ae4:	1600963f 	.word	0x1600963f
 8003ae8:	58025940 	.word	0x58025940
 8003aec:	1000823f 	.word	0x1000823f
 8003af0:	40020940 	.word	0x40020940

08003af4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e0e3      	b.n	8003cce <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d106      	bne.n	8003b1e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2223      	movs	r2, #35	; 0x23
 8003b14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7fd f939 	bl	8000d90 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b1e:	4b6e      	ldr	r3, [pc, #440]	; (8003cd8 <HAL_ETH_Init+0x1e4>)
 8003b20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003b24:	4a6c      	ldr	r2, [pc, #432]	; (8003cd8 <HAL_ETH_Init+0x1e4>)
 8003b26:	f043 0302 	orr.w	r3, r3, #2
 8003b2a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003b2e:	4b6a      	ldr	r3, [pc, #424]	; (8003cd8 <HAL_ETH_Init+0x1e4>)
 8003b30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	60bb      	str	r3, [r7, #8]
 8003b3a:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	7a1b      	ldrb	r3, [r3, #8]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d103      	bne.n	8003b4c <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003b44:	2000      	movs	r0, #0
 8003b46:	f7fd fdd9 	bl	80016fc <HAL_SYSCFG_ETHInterfaceSelect>
 8003b4a:	e003      	b.n	8003b54 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003b4c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003b50:	f7fd fdd4 	bl	80016fc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8003b54:	4b61      	ldr	r3, [pc, #388]	; (8003cdc <HAL_ETH_Init+0x1e8>)
 8003b56:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003b6e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b70:	f7fd fd88 	bl	8001684 <HAL_GetTick>
 8003b74:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003b76:	e011      	b.n	8003b9c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003b78:	f7fd fd84 	bl	8001684 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003b86:	d909      	bls.n	8003b9c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2204      	movs	r2, #4
 8003b8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	22e0      	movs	r2, #224	; 0xe0
 8003b94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e098      	b.n	8003cce <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1e4      	bne.n	8003b78 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f89e 	bl	8003cf0 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003bb4:	f002 fa70 	bl	8006098 <HAL_RCC_GetHCLKFreq>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	4a49      	ldr	r2, [pc, #292]	; (8003ce0 <HAL_ETH_Init+0x1ec>)
 8003bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc0:	0c9a      	lsrs	r2, r3, #18
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	3a01      	subs	r2, #1
 8003bc8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 fa81 	bl	80040d4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bda:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003bde:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	6812      	ldr	r2, [r2, #0]
 8003be6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003bea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003bee:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	f003 0303 	and.w	r3, r3, #3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d009      	beq.n	8003c12 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	22e0      	movs	r2, #224	; 0xe0
 8003c0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e05d      	b.n	8003cce <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c1a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003c1e:	4b31      	ldr	r3, [pc, #196]	; (8003ce4 <HAL_ETH_Init+0x1f0>)
 8003c20:	4013      	ands	r3, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6952      	ldr	r2, [r2, #20]
 8003c26:	0051      	lsls	r1, r2, #1
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6812      	ldr	r2, [r2, #0]
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003c32:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 fae9 	bl	800420e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fb2f 	bl	80042a0 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	3305      	adds	r3, #5
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	021a      	lsls	r2, r3, #8
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	3304      	adds	r3, #4
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	4619      	mov	r1, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	3303      	adds	r3, #3
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	061a      	lsls	r2, r3, #24
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	3302      	adds	r3, #2
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	041b      	lsls	r3, r3, #16
 8003c74:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003c80:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003c8e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003c90:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f8d3 170c 	ldr.w	r1, [r3, #1804]	; 0x70c
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4b11      	ldr	r3, [pc, #68]	; (8003ce8 <HAL_ETH_Init+0x1f4>)
 8003ca2:	430b      	orrs	r3, r1
 8003ca4:	f8c2 370c 	str.w	r3, [r2, #1804]	; 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f8d3 1710 	ldr.w	r1, [r3, #1808]	; 0x710
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	4b0d      	ldr	r3, [pc, #52]	; (8003cec <HAL_ETH_Init+0x1f8>)
 8003cb6:	430b      	orrs	r3, r1
 8003cb8:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2210      	movs	r2, #16
 8003cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	58024400 	.word	0x58024400
 8003cdc:	58000400 	.word	0x58000400
 8003ce0:	431bde83 	.word	0x431bde83
 8003ce4:	ffff8001 	.word	0xffff8001
 8003ce8:	0c020060 	.word	0x0c020060
 8003cec:	0c20c000 	.word	0x0c20c000

08003cf0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d00:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003d08:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003d0a:	f002 f9c5 	bl	8006098 <HAL_RCC_GetHCLKFreq>
 8003d0e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	4a1a      	ldr	r2, [pc, #104]	; (8003d7c <HAL_ETH_SetMDIOClockRange+0x8c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d804      	bhi.n	8003d22 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d1e:	60fb      	str	r3, [r7, #12]
 8003d20:	e022      	b.n	8003d68 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	4a16      	ldr	r2, [pc, #88]	; (8003d80 <HAL_ETH_SetMDIOClockRange+0x90>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d204      	bcs.n	8003d34 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003d30:	60fb      	str	r3, [r7, #12]
 8003d32:	e019      	b.n	8003d68 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	4a13      	ldr	r2, [pc, #76]	; (8003d84 <HAL_ETH_SetMDIOClockRange+0x94>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d915      	bls.n	8003d68 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	4a12      	ldr	r2, [pc, #72]	; (8003d88 <HAL_ETH_SetMDIOClockRange+0x98>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d804      	bhi.n	8003d4e <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	e00c      	b.n	8003d68 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	4a0e      	ldr	r2, [pc, #56]	; (8003d8c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d804      	bhi.n	8003d60 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d5c:	60fb      	str	r3, [r7, #12]
 8003d5e:	e003      	b.n	8003d68 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 8003d66:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003d72:	bf00      	nop
 8003d74:	3710      	adds	r7, #16
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	02160ebf 	.word	0x02160ebf
 8003d80:	03938700 	.word	0x03938700
 8003d84:	05f5e0ff 	.word	0x05f5e0ff
 8003d88:	08f0d17f 	.word	0x08f0d17f
 8003d8c:	0ee6b27f 	.word	0x0ee6b27f

08003d90 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8003da2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	791b      	ldrb	r3, [r3, #4]
 8003da8:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8003daa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	7b1b      	ldrb	r3, [r3, #12]
 8003db0:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003db2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	7b5b      	ldrb	r3, [r3, #13]
 8003db8:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8003dba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	7b9b      	ldrb	r3, [r3, #14]
 8003dc0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003dc2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	7bdb      	ldrb	r3, [r3, #15]
 8003dc8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003dca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003dcc:	683a      	ldr	r2, [r7, #0]
 8003dce:	7c12      	ldrb	r2, [r2, #16]
 8003dd0:	2a00      	cmp	r2, #0
 8003dd2:	d102      	bne.n	8003dda <ETH_SetMACConfig+0x4a>
 8003dd4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003dd8:	e000      	b.n	8003ddc <ETH_SetMACConfig+0x4c>
 8003dda:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003ddc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	7c52      	ldrb	r2, [r2, #17]
 8003de2:	2a00      	cmp	r2, #0
 8003de4:	d102      	bne.n	8003dec <ETH_SetMACConfig+0x5c>
 8003de6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003dea:	e000      	b.n	8003dee <ETH_SetMACConfig+0x5e>
 8003dec:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003dee:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	7c9b      	ldrb	r3, [r3, #18]
 8003df4:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003df6:	431a      	orrs	r2, r3
               macconf->Speed |
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8003dfc:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8003e02:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	7f1b      	ldrb	r3, [r3, #28]
 8003e08:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8003e0a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	7f5b      	ldrb	r3, [r3, #29]
 8003e10:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8003e12:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	7f92      	ldrb	r2, [r2, #30]
 8003e18:	2a00      	cmp	r2, #0
 8003e1a:	d102      	bne.n	8003e22 <ETH_SetMACConfig+0x92>
 8003e1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e20:	e000      	b.n	8003e24 <ETH_SetMACConfig+0x94>
 8003e22:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8003e24:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	7fdb      	ldrb	r3, [r3, #31]
 8003e2a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8003e2c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003e34:	2a00      	cmp	r2, #0
 8003e36:	d102      	bne.n	8003e3e <ETH_SetMACConfig+0xae>
 8003e38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e3c:	e000      	b.n	8003e40 <ETH_SetMACConfig+0xb0>
 8003e3e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8003e40:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8003e46:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e4e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8003e50:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	4b56      	ldr	r3, [pc, #344]	; (8003fbc <ETH_SetMACConfig+0x22c>)
 8003e62:	4013      	ands	r3, r2
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	6812      	ldr	r2, [r2, #0]
 8003e68:	68f9      	ldr	r1, [r7, #12]
 8003e6a:	430b      	orrs	r3, r1
 8003e6c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e72:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e7a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003e7c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e84:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003e86:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003e8e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8003e90:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8003e98:	2a00      	cmp	r2, #0
 8003e9a:	d102      	bne.n	8003ea2 <ETH_SetMACConfig+0x112>
 8003e9c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ea0:	e000      	b.n	8003ea4 <ETH_SetMACConfig+0x114>
 8003ea2:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003ea4:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	4b42      	ldr	r3, [pc, #264]	; (8003fc0 <ETH_SetMACConfig+0x230>)
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	68f9      	ldr	r1, [r7, #12]
 8003ebe:	430b      	orrs	r3, r1
 8003ec0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ec8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68da      	ldr	r2, [r3, #12]
 8003ed8:	4b3a      	ldr	r3, [pc, #232]	; (8003fc4 <ETH_SetMACConfig+0x234>)
 8003eda:	4013      	ands	r3, r2
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6812      	ldr	r2, [r2, #0]
 8003ee0:	68f9      	ldr	r1, [r7, #12]
 8003ee2:	430b      	orrs	r3, r1
 8003ee4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003eec:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003ef2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003efa:	2a00      	cmp	r2, #0
 8003efc:	d101      	bne.n	8003f02 <ETH_SetMACConfig+0x172>
 8003efe:	2280      	movs	r2, #128	; 0x80
 8003f00:	e000      	b.n	8003f04 <ETH_SetMACConfig+0x174>
 8003f02:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8003f04:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f0a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f16:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6812      	ldr	r2, [r2, #0]
 8003f20:	68f9      	ldr	r1, [r7, #12]
 8003f22:	430b      	orrs	r3, r1
 8003f24:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003f2c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003f34:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003f36:	4313      	orrs	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f42:	f023 0103 	bic.w	r1, r3, #3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8003f5a:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003f70:	683a      	ldr	r2, [r7, #0]
 8003f72:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8003f76:	2a00      	cmp	r2, #0
 8003f78:	d101      	bne.n	8003f7e <ETH_SetMACConfig+0x1ee>
 8003f7a:	2240      	movs	r2, #64	; 0x40
 8003f7c:	e000      	b.n	8003f80 <ETH_SetMACConfig+0x1f0>
 8003f7e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8003f80:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8003f88:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003f8a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8003f92:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8003f94:	4313      	orrs	r3, r2
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8003fa0:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8003fb0:	bf00      	nop
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	00048083 	.word	0x00048083
 8003fc0:	c0f88000 	.word	0xc0f88000
 8003fc4:	fffffef0 	.word	0xfffffef0

08003fc8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	4b38      	ldr	r3, [pc, #224]	; (80040c0 <ETH_SetDMAConfig+0xf8>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	6811      	ldr	r1, [r2, #0]
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6812      	ldr	r2, [r2, #0]
 8003fe8:	430b      	orrs	r3, r1
 8003fea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003fee:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	791b      	ldrb	r3, [r3, #4]
 8003ff4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003ffa:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	7b1b      	ldrb	r3, [r3, #12]
 8004000:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	4b2c      	ldr	r3, [pc, #176]	; (80040c4 <ETH_SetDMAConfig+0xfc>)
 8004012:	4013      	ands	r3, r2
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	6812      	ldr	r2, [r2, #0]
 8004018:	68f9      	ldr	r1, [r7, #12]
 800401a:	430b      	orrs	r3, r1
 800401c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004020:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	7b5b      	ldrb	r3, [r3, #13]
 8004026:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800402c:	4313      	orrs	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004038:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800403c:	4b22      	ldr	r3, [pc, #136]	; (80040c8 <ETH_SetDMAConfig+0x100>)
 800403e:	4013      	ands	r3, r2
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	6812      	ldr	r2, [r2, #0]
 8004044:	68f9      	ldr	r1, [r7, #12]
 8004046:	430b      	orrs	r3, r1
 8004048:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800404c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	7d1b      	ldrb	r3, [r3, #20]
 8004058:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800405a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	7f5b      	ldrb	r3, [r3, #29]
 8004060:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8004062:	4313      	orrs	r3, r2
 8004064:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800406e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8004072:	4b16      	ldr	r3, [pc, #88]	; (80040cc <ETH_SetDMAConfig+0x104>)
 8004074:	4013      	ands	r3, r2
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	6812      	ldr	r2, [r2, #0]
 800407a:	68f9      	ldr	r1, [r7, #12]
 800407c:	430b      	orrs	r3, r1
 800407e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004082:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	7f1b      	ldrb	r3, [r3, #28]
 800408a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004090:	4313      	orrs	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800409c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <ETH_SetDMAConfig+0x108>)
 80040a2:	4013      	ands	r3, r2
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6812      	ldr	r2, [r2, #0]
 80040a8:	68f9      	ldr	r1, [r7, #12]
 80040aa:	430b      	orrs	r3, r1
 80040ac:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80040b0:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 80040b4:	bf00      	nop
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	ffff87fd 	.word	0xffff87fd
 80040c4:	ffff2ffe 	.word	0xffff2ffe
 80040c8:	fffec000 	.word	0xfffec000
 80040cc:	ffc0efef 	.word	0xffc0efef
 80040d0:	7fc0ffff 	.word	0x7fc0ffff

080040d4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b0a4      	sub	sp, #144	; 0x90
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80040dc:	2301      	movs	r3, #1
 80040de:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80040e2:	2300      	movs	r3, #0
 80040e4:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80040e6:	2300      	movs	r3, #0
 80040e8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80040ec:	2300      	movs	r3, #0
 80040ee:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80040f8:	2301      	movs	r3, #1
 80040fa:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80040fe:	2301      	movs	r3, #1
 8004100:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8004104:	2300      	movs	r3, #0
 8004106:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800410a:	2301      	movs	r3, #1
 800410c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004110:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004114:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8004116:	2300      	movs	r3, #0
 8004118:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800411c:	2300      	movs	r3, #0
 800411e:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8004120:	2300      	movs	r3, #0
 8004122:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8004126:	2300      	movs	r3, #0
 8004128:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800412c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8004130:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8004132:	2300      	movs	r3, #0
 8004134:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004138:	2300      	movs	r3, #0
 800413a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 800413c:	2301      	movs	r3, #1
 800413e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8004142:	2300      	movs	r3, #0
 8004144:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004148:	2300      	movs	r3, #0
 800414a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800414e:	2300      	movs	r3, #0
 8004150:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8004152:	2300      	movs	r3, #0
 8004154:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8004156:	2300      	movs	r3, #0
 8004158:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800415a:	2300      	movs	r3, #0
 800415c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004160:	2300      	movs	r3, #0
 8004162:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8004166:	2301      	movs	r3, #1
 8004168:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800416c:	2320      	movs	r3, #32
 800416e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8004172:	2301      	movs	r3, #1
 8004174:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8004178:	2300      	movs	r3, #0
 800417a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800417e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8004182:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004184:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004188:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800418a:	2300      	movs	r3, #0
 800418c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8004190:	2302      	movs	r3, #2
 8004192:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004196:	2300      	movs	r3, #0
 8004198:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800419c:	2300      	movs	r3, #0
 800419e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80041a2:	2300      	movs	r3, #0
 80041a4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80041a8:	2301      	movs	r3, #1
 80041aa:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80041ae:	2300      	movs	r3, #0
 80041b0:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80041b2:	2301      	movs	r3, #1
 80041b4:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80041b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041bc:	4619      	mov	r1, r3
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7ff fde6 	bl	8003d90 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80041c4:	2301      	movs	r3, #1
 80041c6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80041c8:	2301      	movs	r3, #1
 80041ca:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80041d0:	2300      	movs	r3, #0
 80041d2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80041d6:	2300      	movs	r3, #0
 80041d8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80041da:	2300      	movs	r3, #0
 80041dc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80041de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80041e2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80041e4:	2300      	movs	r3, #0
 80041e6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80041e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80041ec:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80041ee:	2300      	movs	r3, #0
 80041f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80041f4:	f44f 7306 	mov.w	r3, #536	; 0x218
 80041f8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80041fa:	f107 0308 	add.w	r3, r7, #8
 80041fe:	4619      	mov	r1, r3
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f7ff fee1 	bl	8003fc8 <ETH_SetDMAConfig>
}
 8004206:	bf00      	nop
 8004208:	3790      	adds	r7, #144	; 0x90
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800420e:	b480      	push	{r7}
 8004210:	b085      	sub	sp, #20
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004216:	2300      	movs	r3, #0
 8004218:	60fb      	str	r3, [r7, #12]
 800421a:	e01d      	b.n	8004258 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68d9      	ldr	r1, [r3, #12]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	4613      	mov	r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4413      	add	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	440b      	add	r3, r1
 800422c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2200      	movs	r2, #0
 8004238:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	2200      	movs	r2, #0
 800423e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	2200      	movs	r2, #0
 8004244:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004246:	68b9      	ldr	r1, [r7, #8]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	3206      	adds	r2, #6
 800424e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	3301      	adds	r3, #1
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b03      	cmp	r3, #3
 800425c:	d9de      	bls.n	800421c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800426c:	461a      	mov	r2, r3
 800426e:	2303      	movs	r3, #3
 8004270:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68da      	ldr	r2, [r3, #12]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004280:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004290:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8004294:	bf00      	nop
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80042a8:	2300      	movs	r3, #0
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	e023      	b.n	80042f6 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6919      	ldr	r1, [r3, #16]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	4613      	mov	r3, r2
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	4413      	add	r3, r2
 80042ba:	00db      	lsls	r3, r3, #3
 80042bc:	440b      	add	r3, r1
 80042be:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2200      	movs	r2, #0
 80042ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2200      	movs	r2, #0
 80042d0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2200      	movs	r2, #0
 80042d6:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2200      	movs	r2, #0
 80042dc:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	2200      	movs	r2, #0
 80042e2:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80042e4:	68b9      	ldr	r1, [r7, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	3212      	adds	r2, #18
 80042ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	3301      	adds	r3, #1
 80042f4:	60fb      	str	r3, [r7, #12]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2b03      	cmp	r3, #3
 80042fa:	d9d8      	bls.n	80042ae <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004322:	461a      	mov	r2, r3
 8004324:	2303      	movs	r3, #3
 8004326:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691a      	ldr	r2, [r3, #16]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004336:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800434a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 800434e:	bf00      	nop
 8004350:	3714      	adds	r7, #20
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800435c:	b480      	push	{r7}
 800435e:	b089      	sub	sp, #36	; 0x24
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004366:	2300      	movs	r3, #0
 8004368:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800436a:	4b89      	ldr	r3, [pc, #548]	; (8004590 <HAL_GPIO_Init+0x234>)
 800436c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800436e:	e194      	b.n	800469a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2101      	movs	r1, #1
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	fa01 f303 	lsl.w	r3, r1, r3
 800437c:	4013      	ands	r3, r2
 800437e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	2b00      	cmp	r3, #0
 8004384:	f000 8186 	beq.w	8004694 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f003 0303 	and.w	r3, r3, #3
 8004390:	2b01      	cmp	r3, #1
 8004392:	d005      	beq.n	80043a0 <HAL_GPIO_Init+0x44>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f003 0303 	and.w	r3, r3, #3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d130      	bne.n	8004402 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	2203      	movs	r2, #3
 80043ac:	fa02 f303 	lsl.w	r3, r2, r3
 80043b0:	43db      	mvns	r3, r3
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	4013      	ands	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	005b      	lsls	r3, r3, #1
 80043c0:	fa02 f303 	lsl.w	r3, r2, r3
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043d6:	2201      	movs	r2, #1
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	43db      	mvns	r3, r3
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	4013      	ands	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	091b      	lsrs	r3, r3, #4
 80043ec:	f003 0201 	and.w	r2, r3, #1
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	fa02 f303 	lsl.w	r3, r2, r3
 80043f6:	69ba      	ldr	r2, [r7, #24]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	2b03      	cmp	r3, #3
 800440c:	d017      	beq.n	800443e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	005b      	lsls	r3, r3, #1
 8004418:	2203      	movs	r2, #3
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	43db      	mvns	r3, r3
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	4013      	ands	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4313      	orrs	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d123      	bne.n	8004492 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	08da      	lsrs	r2, r3, #3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	3208      	adds	r2, #8
 8004452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	220f      	movs	r2, #15
 8004462:	fa02 f303 	lsl.w	r3, r2, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	4013      	ands	r3, r2
 800446c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	691a      	ldr	r2, [r3, #16]
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	08da      	lsrs	r2, r3, #3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3208      	adds	r2, #8
 800448c:	69b9      	ldr	r1, [r7, #24]
 800448e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	2203      	movs	r2, #3
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	43db      	mvns	r3, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4013      	ands	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f003 0203 	and.w	r2, r3, #3
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4313      	orrs	r3, r2
 80044be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f000 80e0 	beq.w	8004694 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044d4:	4b2f      	ldr	r3, [pc, #188]	; (8004594 <HAL_GPIO_Init+0x238>)
 80044d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80044da:	4a2e      	ldr	r2, [pc, #184]	; (8004594 <HAL_GPIO_Init+0x238>)
 80044dc:	f043 0302 	orr.w	r3, r3, #2
 80044e0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80044e4:	4b2b      	ldr	r3, [pc, #172]	; (8004594 <HAL_GPIO_Init+0x238>)
 80044e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044f2:	4a29      	ldr	r2, [pc, #164]	; (8004598 <HAL_GPIO_Init+0x23c>)
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	089b      	lsrs	r3, r3, #2
 80044f8:	3302      	adds	r3, #2
 80044fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	f003 0303 	and.w	r3, r3, #3
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	220f      	movs	r2, #15
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	43db      	mvns	r3, r3
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	4013      	ands	r3, r2
 8004514:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a20      	ldr	r2, [pc, #128]	; (800459c <HAL_GPIO_Init+0x240>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d052      	beq.n	80045c4 <HAL_GPIO_Init+0x268>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a1f      	ldr	r2, [pc, #124]	; (80045a0 <HAL_GPIO_Init+0x244>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d031      	beq.n	800458a <HAL_GPIO_Init+0x22e>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a1e      	ldr	r2, [pc, #120]	; (80045a4 <HAL_GPIO_Init+0x248>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d02b      	beq.n	8004586 <HAL_GPIO_Init+0x22a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a1d      	ldr	r2, [pc, #116]	; (80045a8 <HAL_GPIO_Init+0x24c>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d025      	beq.n	8004582 <HAL_GPIO_Init+0x226>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a1c      	ldr	r2, [pc, #112]	; (80045ac <HAL_GPIO_Init+0x250>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d01f      	beq.n	800457e <HAL_GPIO_Init+0x222>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a1b      	ldr	r2, [pc, #108]	; (80045b0 <HAL_GPIO_Init+0x254>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d019      	beq.n	800457a <HAL_GPIO_Init+0x21e>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a1a      	ldr	r2, [pc, #104]	; (80045b4 <HAL_GPIO_Init+0x258>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d013      	beq.n	8004576 <HAL_GPIO_Init+0x21a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a19      	ldr	r2, [pc, #100]	; (80045b8 <HAL_GPIO_Init+0x25c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d00d      	beq.n	8004572 <HAL_GPIO_Init+0x216>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a18      	ldr	r2, [pc, #96]	; (80045bc <HAL_GPIO_Init+0x260>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d007      	beq.n	800456e <HAL_GPIO_Init+0x212>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a17      	ldr	r2, [pc, #92]	; (80045c0 <HAL_GPIO_Init+0x264>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d101      	bne.n	800456a <HAL_GPIO_Init+0x20e>
 8004566:	2309      	movs	r3, #9
 8004568:	e02d      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 800456a:	230a      	movs	r3, #10
 800456c:	e02b      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 800456e:	2308      	movs	r3, #8
 8004570:	e029      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 8004572:	2307      	movs	r3, #7
 8004574:	e027      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 8004576:	2306      	movs	r3, #6
 8004578:	e025      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 800457a:	2305      	movs	r3, #5
 800457c:	e023      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 800457e:	2304      	movs	r3, #4
 8004580:	e021      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 8004582:	2303      	movs	r3, #3
 8004584:	e01f      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 8004586:	2302      	movs	r3, #2
 8004588:	e01d      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 800458a:	2301      	movs	r3, #1
 800458c:	e01b      	b.n	80045c6 <HAL_GPIO_Init+0x26a>
 800458e:	bf00      	nop
 8004590:	58000080 	.word	0x58000080
 8004594:	58024400 	.word	0x58024400
 8004598:	58000400 	.word	0x58000400
 800459c:	58020000 	.word	0x58020000
 80045a0:	58020400 	.word	0x58020400
 80045a4:	58020800 	.word	0x58020800
 80045a8:	58020c00 	.word	0x58020c00
 80045ac:	58021000 	.word	0x58021000
 80045b0:	58021400 	.word	0x58021400
 80045b4:	58021800 	.word	0x58021800
 80045b8:	58021c00 	.word	0x58021c00
 80045bc:	58022000 	.word	0x58022000
 80045c0:	58022400 	.word	0x58022400
 80045c4:	2300      	movs	r3, #0
 80045c6:	69fa      	ldr	r2, [r7, #28]
 80045c8:	f002 0203 	and.w	r2, r2, #3
 80045cc:	0092      	lsls	r2, r2, #2
 80045ce:	4093      	lsls	r3, r2
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045d6:	4938      	ldr	r1, [pc, #224]	; (80046b8 <HAL_GPIO_Init+0x35c>)
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	089b      	lsrs	r3, r3, #2
 80045dc:	3302      	adds	r3, #2
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80045e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	43db      	mvns	r3, r3
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	4013      	ands	r3, r2
 80045f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800460a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004612:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	43db      	mvns	r3, r3
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	4013      	ands	r3, r2
 8004622:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	4313      	orrs	r3, r2
 8004636:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004638:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	43db      	mvns	r3, r3
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4013      	ands	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004686:	69ba      	ldr	r2, [r7, #24]
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	4313      	orrs	r3, r2
 800468c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	3301      	adds	r3, #1
 8004698:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	fa22 f303 	lsr.w	r3, r2, r3
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f47f ae63 	bne.w	8004370 <HAL_GPIO_Init+0x14>
  }
}
 80046aa:	bf00      	nop
 80046ac:	bf00      	nop
 80046ae:	3724      	adds	r7, #36	; 0x24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr
 80046b8:	58000400 	.word	0x58000400

080046bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	460b      	mov	r3, r1
 80046c6:	807b      	strh	r3, [r7, #2]
 80046c8:	4613      	mov	r3, r2
 80046ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046cc:	787b      	ldrb	r3, [r7, #1]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046d2:	887a      	ldrh	r2, [r7, #2]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80046d8:	e003      	b.n	80046e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80046da:	887b      	ldrh	r3, [r7, #2]
 80046dc:	041a      	lsls	r2, r3, #16
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	619a      	str	r2, [r3, #24]
}
 80046e2:	bf00      	nop
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
	...

080046f0 <HAL_HASH_Init>:
  *         relevant APIs manage themselves the MDMAT bit.
  * @param  hhash HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if (hhash == NULL)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d101      	bne.n	8004702 <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e043      	b.n	800478a <HAL_HASH_Init+0x9a>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if (hhash->State == HAL_HASH_STATE_RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d106      	bne.n	800471c <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7fc fc08 	bl	8000f2c <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

  /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2202      	movs	r2, #2
 8004720:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	625a      	str	r2, [r3, #36]	; 0x24
  hhash->NbWordsAlreadyPushed = 0;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  /* Reset suspension request flag */
  hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 8004754:	4b0f      	ldr	r3, [pc, #60]	; (8004794 <HAL_HASH_Init+0xa4>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	490c      	ldr	r1, [pc, #48]	; (8004794 <HAL_HASH_Init+0xa4>)
 8004762:	4313      	orrs	r3, r2
 8004764:	600b      	str	r3, [r1, #0]
  /* Reset MDMAT bit */
  __HAL_HASH_RESET_MDMAT();
 8004766:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <HAL_HASH_Init+0xa4>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a0a      	ldr	r2, [pc, #40]	; (8004794 <HAL_HASH_Init+0xa4>)
 800476c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004770:	6013      	str	r3, [r2, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	48021400 	.word	0x48021400

08004798 <HASH_WriteData>:
  *         processing is suspended when possible and the Peripheral feeding point reached at
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b088      	sub	sp, #32
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
  uint32_t buffercounter;
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	617b      	str	r3, [r7, #20]
  uint32_t tmp;

  for (buffercounter = 0U; buffercounter < (Size / 4U); buffercounter++)
 80047a8:	2300      	movs	r3, #0
 80047aa:	61fb      	str	r3, [r7, #28]
 80047ac:	e06a      	b.n	8004884 <HASH_WriteData+0xec>
  {
    /* Write input data 4 bytes at a time */
    HASH->DIN = *(uint32_t *)inputaddr;
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	4a63      	ldr	r2, [pc, #396]	; (8004940 <HASH_WriteData+0x1a8>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6053      	str	r3, [r2, #4]
    inputaddr += 4U;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	3304      	adds	r3, #4
 80047ba:	617b      	str	r3, [r7, #20]

    /* If the suspension flag has been raised and if the processing is not about
    to end, suspend processing */
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && (((buffercounter * 4U) + 4U) < Size))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d15b      	bne.n	800487e <HASH_WriteData+0xe6>
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3301      	adds	r3, #1
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d955      	bls.n	800487e <HASH_WriteData+0xe6>
    {
      /* wait for flag BUSY not set before  Wait for DINIS = 1*/
      if ((buffercounter * 4U) >= 64U)
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	2b3f      	cmp	r3, #63	; 0x3f
 80047d8:	d90b      	bls.n	80047f2 <HASH_WriteData+0x5a>
      {
        if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 80047da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047de:	2201      	movs	r2, #1
 80047e0:	2108      	movs	r1, #8
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 f9d4 	bl	8004b90 <HASH_WaitOnFlagUntilTimeout>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <HASH_WriteData+0x5a>
        {
          return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e0a2      	b.n	8004938 <HASH_WriteData+0x1a0>
        }
      }
      /* Wait for DINIS = 1, which occurs when 16 32-bit locations are free
      in the input buffer */
      if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 80047f2:	4b53      	ldr	r3, [pc, #332]	; (8004940 <HASH_WriteData+0x1a8>)
 80047f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d13f      	bne.n	800487e <HASH_WriteData+0xe6>
      {
        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

        /* Depending whether the key or the input data were fed to the Peripheral, the feeding point
        reached at suspension time is not saved in the same handle fields */
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800480c:	2b02      	cmp	r3, #2
 800480e:	d004      	beq.n	800481a <HASH_WriteData+0x82>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8004816:	2b04      	cmp	r3, #4
 8004818:	d10b      	bne.n	8004832 <HASH_WriteData+0x9a>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashInBuffPtr = (uint8_t *)inputaddr;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	461a      	mov	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	60da      	str	r2, [r3, #12]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashInCount    =  Size - ((buffercounter * 4U) + 4U);
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	3301      	adds	r3, #1
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	1ad2      	subs	r2, r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	621a      	str	r2, [r3, #32]
 8004830:	e01f      	b.n	8004872 <HASH_WriteData+0xda>
        }
        else if ((hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8004838:	2b03      	cmp	r3, #3
 800483a:	d004      	beq.n	8004846 <HASH_WriteData+0xae>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8004842:	2b05      	cmp	r3, #5
 8004844:	d10b      	bne.n	800485e <HASH_WriteData+0xc6>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashKeyBuffPtr  = (uint8_t *)inputaddr;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	461a      	mov	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	615a      	str	r2, [r3, #20]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashKeyCount  =  Size - ((buffercounter * 4U) + 4U);
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	3301      	adds	r3, #1
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	1ad2      	subs	r2, r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	629a      	str	r2, [r3, #40]	; 0x28
 800485c:	e009      	b.n	8004872 <HASH_WriteData+0xda>
        }
        else
        {
          /* Unexpected phase: unlock process and report error */
          hhash->State = HAL_HASH_STATE_READY;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          __HAL_UNLOCK(hhash);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e062      	b.n	8004938 <HASH_WriteData+0x1a0>
        }

        /* Set the HASH state to Suspended and exit to stop entering data */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2208      	movs	r2, #8
 8004876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	e05c      	b.n	8004938 <HASH_WriteData+0x1a0>
  for (buffercounter = 0U; buffercounter < (Size / 4U); buffercounter++)
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	3301      	adds	r3, #1
 8004882:	61fb      	str	r3, [r7, #28]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	089b      	lsrs	r3, r3, #2
 8004888:	69fa      	ldr	r2, [r7, #28]
 800488a:	429a      	cmp	r2, r3
 800488c:	d38f      	bcc.n	80047ae <HASH_WriteData+0x16>
    } /* if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4) < Size)) */
  }   /* for(buffercounter = 0; buffercounter < Size; buffercounter+=4)                 */

  /* At this point, all the data have been entered to the Peripheral: exit */

  if ((Size % 4U) != 0U)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f003 0303 	and.w	r3, r3, #3
 8004894:	2b00      	cmp	r3, #0
 8004896:	d04e      	beq.n	8004936 <HASH_WriteData+0x19e>
  {
    if (hhash->Init.DataType == HASH_DATATYPE_16B)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b10      	cmp	r3, #16
 800489e:	d112      	bne.n	80048c6 <HASH_WriteData+0x12e>
    {
      /* Write remaining input data */

      if ((Size % 4U) <= 2U)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f003 0303 	and.w	r3, r3, #3
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d803      	bhi.n	80048b2 <HASH_WriteData+0x11a>
      {
        HASH->DIN = (uint32_t) * (uint16_t *)inputaddr;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	881a      	ldrh	r2, [r3, #0]
 80048ae:	4b24      	ldr	r3, [pc, #144]	; (8004940 <HASH_WriteData+0x1a8>)
 80048b0:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 3U)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f003 0303 	and.w	r3, r3, #3
 80048b8:	2b03      	cmp	r3, #3
 80048ba:	d13c      	bne.n	8004936 <HASH_WriteData+0x19e>
      {
        HASH->DIN = *(uint32_t *)inputaddr;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	4a20      	ldr	r2, [pc, #128]	; (8004940 <HASH_WriteData+0x1a8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	6053      	str	r3, [r2, #4]
 80048c4:	e037      	b.n	8004936 <HASH_WriteData+0x19e>
      }

    }
    else if ((hhash->Init.DataType == HASH_DATATYPE_8B)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2b20      	cmp	r3, #32
 80048cc:	d003      	beq.n	80048d6 <HASH_WriteData+0x13e>
             || (hhash->Init.DataType == HASH_DATATYPE_1B))  /* byte swap or bit swap or */
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2b30      	cmp	r3, #48	; 0x30
 80048d4:	d12b      	bne.n	800492e <HASH_WriteData+0x196>
    {
      /* Write remaining input data */
      if ((Size % 4U) == 1U)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d103      	bne.n	80048e8 <HASH_WriteData+0x150>
      {
        HASH->DIN = (uint32_t) * (uint8_t *)inputaddr;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	781a      	ldrb	r2, [r3, #0]
 80048e4:	4b16      	ldr	r3, [pc, #88]	; (8004940 <HASH_WriteData+0x1a8>)
 80048e6:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 2U)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f003 0303 	and.w	r3, r3, #3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d103      	bne.n	80048fa <HASH_WriteData+0x162>
      {
        HASH->DIN = (uint32_t) * (uint16_t *)inputaddr;
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	881a      	ldrh	r2, [r3, #0]
 80048f6:	4b12      	ldr	r3, [pc, #72]	; (8004940 <HASH_WriteData+0x1a8>)
 80048f8:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 3U)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f003 0303 	and.w	r3, r3, #3
 8004900:	2b03      	cmp	r3, #3
 8004902:	d118      	bne.n	8004936 <HASH_WriteData+0x19e>
      {
        tmp  = *(uint8_t *)inputaddr;
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	61bb      	str	r3, [r7, #24]
        tmp |= (uint32_t)*(uint8_t *)(inputaddr + 1U) << 8U;
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	3301      	adds	r3, #1
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	021b      	lsls	r3, r3, #8
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	4313      	orrs	r3, r2
 8004916:	61bb      	str	r3, [r7, #24]
        tmp |= (uint32_t)*(uint8_t *)(inputaddr + 2U) << 16U;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	3302      	adds	r3, #2
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	041b      	lsls	r3, r3, #16
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	4313      	orrs	r3, r2
 8004924:	61bb      	str	r3, [r7, #24]
        HASH->DIN = tmp;
 8004926:	4a06      	ldr	r2, [pc, #24]	; (8004940 <HASH_WriteData+0x1a8>)
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	6053      	str	r3, [r2, #4]
      if ((Size % 4U) == 3U)
 800492c:	e003      	b.n	8004936 <HASH_WriteData+0x19e>
      }

    }
    else
    {
      HASH->DIN = *(uint32_t *)inputaddr;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	4a03      	ldr	r2, [pc, #12]	; (8004940 <HASH_WriteData+0x1a8>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6053      	str	r3, [r2, #4]
    }
    /*hhash->HashInCount += 4U;*/
  }


  return  HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3720      	adds	r7, #32
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	48021400 	.word	0x48021400

08004944 <HASH_GetDigest>:
  * @param  pMsgDigest pointer to the computed digest.
  * @param  Size message digest size in bytes.
  * @retval None
  */
static void HASH_GetDigest(uint8_t *pMsgDigest, uint8_t Size)
{
 8004944:	b480      	push	{r7}
 8004946:	b09d      	sub	sp, #116	; 0x74
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	460b      	mov	r3, r1
 800494e:	70fb      	strb	r3, [r7, #3]
  uint32_t msgdigest = (uint32_t)pMsgDigest;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	66fb      	str	r3, [r7, #108]	; 0x6c

  switch (Size)
 8004954:	78fb      	ldrb	r3, [r7, #3]
 8004956:	3b10      	subs	r3, #16
 8004958:	2b10      	cmp	r3, #16
 800495a:	f200 810d 	bhi.w	8004b78 <HASH_GetDigest+0x234>
 800495e:	a201      	add	r2, pc, #4	; (adr r2, 8004964 <HASH_GetDigest+0x20>)
 8004960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004964:	080049a9 	.word	0x080049a9
 8004968:	08004b79 	.word	0x08004b79
 800496c:	08004b79 	.word	0x08004b79
 8004970:	08004b79 	.word	0x08004b79
 8004974:	080049f5 	.word	0x080049f5
 8004978:	08004b79 	.word	0x08004b79
 800497c:	08004b79 	.word	0x08004b79
 8004980:	08004b79 	.word	0x08004b79
 8004984:	08004b79 	.word	0x08004b79
 8004988:	08004b79 	.word	0x08004b79
 800498c:	08004b79 	.word	0x08004b79
 8004990:	08004b79 	.word	0x08004b79
 8004994:	08004a55 	.word	0x08004a55
 8004998:	08004b79 	.word	0x08004b79
 800499c:	08004b79 	.word	0x08004b79
 80049a0:	08004b79 	.word	0x08004b79
 80049a4:	08004add 	.word	0x08004add
  {
    /* Read the message digest */
    case 16:  /* MD5 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 80049a8:	4b77      	ldr	r3, [pc, #476]	; (8004b88 <HASH_GetDigest+0x244>)
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ae:	65fa      	str	r2, [r7, #92]	; 0x5c
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 80049b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80049b2:	ba12      	rev	r2, r2
 80049b4:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 80049b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049b8:	3304      	adds	r3, #4
 80049ba:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 80049bc:	4b72      	ldr	r3, [pc, #456]	; (8004b88 <HASH_GetDigest+0x244>)
 80049be:	691a      	ldr	r2, [r3, #16]
 80049c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049c2:	663a      	str	r2, [r7, #96]	; 0x60
 80049c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80049c6:	ba12      	rev	r2, r2
 80049c8:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 80049ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049cc:	3304      	adds	r3, #4
 80049ce:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 80049d0:	4b6d      	ldr	r3, [pc, #436]	; (8004b88 <HASH_GetDigest+0x244>)
 80049d2:	695a      	ldr	r2, [r3, #20]
 80049d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049d6:	667a      	str	r2, [r7, #100]	; 0x64
 80049d8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80049da:	ba12      	rev	r2, r2
 80049dc:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 80049de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e0:	3304      	adds	r3, #4
 80049e2:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 80049e4:	4b68      	ldr	r3, [pc, #416]	; (8004b88 <HASH_GetDigest+0x244>)
 80049e6:	699a      	ldr	r2, [r3, #24]
 80049e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ea:	66ba      	str	r2, [r7, #104]	; 0x68
 80049ec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80049ee:	ba12      	rev	r2, r2
 80049f0:	601a      	str	r2, [r3, #0]
      break;
 80049f2:	e0c2      	b.n	8004b7a <HASH_GetDigest+0x236>
    case 20:  /* SHA1 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 80049f4:	4b64      	ldr	r3, [pc, #400]	; (8004b88 <HASH_GetDigest+0x244>)
 80049f6:	68da      	ldr	r2, [r3, #12]
 80049f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049fa:	64ba      	str	r2, [r7, #72]	; 0x48
 80049fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049fe:	ba12      	rev	r2, r2
 8004a00:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a04:	3304      	adds	r3, #4
 8004a06:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8004a08:	4b5f      	ldr	r3, [pc, #380]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a0a:	691a      	ldr	r2, [r3, #16]
 8004a0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a0e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004a10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a12:	ba12      	rev	r2, r2
 8004a14:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a18:	3304      	adds	r3, #4
 8004a1a:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8004a1c:	4b5a      	ldr	r3, [pc, #360]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a1e:	695a      	ldr	r2, [r3, #20]
 8004a20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a22:	653a      	str	r2, [r7, #80]	; 0x50
 8004a24:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004a26:	ba12      	rev	r2, r2
 8004a28:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a2c:	3304      	adds	r3, #4
 8004a2e:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8004a30:	4b55      	ldr	r3, [pc, #340]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a32:	699a      	ldr	r2, [r3, #24]
 8004a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a36:	657a      	str	r2, [r7, #84]	; 0x54
 8004a38:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004a3a:	ba12      	rev	r2, r2
 8004a3c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a40:	3304      	adds	r3, #4
 8004a42:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8004a44:	4b50      	ldr	r3, [pc, #320]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a46:	69da      	ldr	r2, [r3, #28]
 8004a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a4a:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a4e:	ba12      	rev	r2, r2
 8004a50:	601a      	str	r2, [r3, #0]
      break;
 8004a52:	e092      	b.n	8004b7a <HASH_GetDigest+0x236>
    case 28:  /* SHA224 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8004a54:	4b4c      	ldr	r3, [pc, #304]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a5e:	ba12      	rev	r2, r2
 8004a60:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a64:	3304      	adds	r3, #4
 8004a66:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8004a68:	4b47      	ldr	r3, [pc, #284]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a6a:	691a      	ldr	r2, [r3, #16]
 8004a6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a6e:	633a      	str	r2, [r7, #48]	; 0x30
 8004a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a72:	ba12      	rev	r2, r2
 8004a74:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a78:	3304      	adds	r3, #4
 8004a7a:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8004a7c:	4b42      	ldr	r3, [pc, #264]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a7e:	695a      	ldr	r2, [r3, #20]
 8004a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a82:	637a      	str	r2, [r7, #52]	; 0x34
 8004a84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a86:	ba12      	rev	r2, r2
 8004a88:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a8c:	3304      	adds	r3, #4
 8004a8e:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8004a90:	4b3d      	ldr	r3, [pc, #244]	; (8004b88 <HASH_GetDigest+0x244>)
 8004a92:	699a      	ldr	r2, [r3, #24]
 8004a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a96:	63ba      	str	r2, [r7, #56]	; 0x38
 8004a98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a9a:	ba12      	rev	r2, r2
 8004a9c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004a9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8004aa4:	4b38      	ldr	r3, [pc, #224]	; (8004b88 <HASH_GetDigest+0x244>)
 8004aa6:	69da      	ldr	r2, [r3, #28]
 8004aa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aaa:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004aac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004aae:	ba12      	rev	r2, r2
 8004ab0:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004ab2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8004ab8:	4b34      	ldr	r3, [pc, #208]	; (8004b8c <HASH_GetDigest+0x248>)
 8004aba:	695a      	ldr	r2, [r3, #20]
 8004abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004abe:	643a      	str	r2, [r7, #64]	; 0x40
 8004ac0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ac2:	ba12      	rev	r2, r2
 8004ac4:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ac8:	3304      	adds	r3, #4
 8004aca:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8004acc:	4b2f      	ldr	r3, [pc, #188]	; (8004b8c <HASH_GetDigest+0x248>)
 8004ace:	699a      	ldr	r2, [r3, #24]
 8004ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ad2:	647a      	str	r2, [r7, #68]	; 0x44
 8004ad4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ad6:	ba12      	rev	r2, r2
 8004ad8:	601a      	str	r2, [r3, #0]
      break;
 8004ada:	e04e      	b.n	8004b7a <HASH_GetDigest+0x236>
    case 32:   /* SHA256 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8004adc:	4b2a      	ldr	r3, [pc, #168]	; (8004b88 <HASH_GetDigest+0x244>)
 8004ade:	68da      	ldr	r2, [r3, #12]
 8004ae0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ae2:	60fa      	str	r2, [r7, #12]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	ba12      	rev	r2, r2
 8004ae8:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004aea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004aec:	3304      	adds	r3, #4
 8004aee:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8004af0:	4b25      	ldr	r3, [pc, #148]	; (8004b88 <HASH_GetDigest+0x244>)
 8004af2:	691a      	ldr	r2, [r3, #16]
 8004af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004af6:	613a      	str	r2, [r7, #16]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	ba12      	rev	r2, r2
 8004afc:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b00:	3304      	adds	r3, #4
 8004b02:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8004b04:	4b20      	ldr	r3, [pc, #128]	; (8004b88 <HASH_GetDigest+0x244>)
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b0a:	617a      	str	r2, [r7, #20]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	ba12      	rev	r2, r2
 8004b10:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004b12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b14:	3304      	adds	r3, #4
 8004b16:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8004b18:	4b1b      	ldr	r3, [pc, #108]	; (8004b88 <HASH_GetDigest+0x244>)
 8004b1a:	699a      	ldr	r2, [r3, #24]
 8004b1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b1e:	61ba      	str	r2, [r7, #24]
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	ba12      	rev	r2, r2
 8004b24:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004b26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b28:	3304      	adds	r3, #4
 8004b2a:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8004b2c:	4b16      	ldr	r3, [pc, #88]	; (8004b88 <HASH_GetDigest+0x244>)
 8004b2e:	69da      	ldr	r2, [r3, #28]
 8004b30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b32:	61fa      	str	r2, [r7, #28]
 8004b34:	69fa      	ldr	r2, [r7, #28]
 8004b36:	ba12      	rev	r2, r2
 8004b38:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004b3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b3c:	3304      	adds	r3, #4
 8004b3e:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8004b40:	4b12      	ldr	r3, [pc, #72]	; (8004b8c <HASH_GetDigest+0x248>)
 8004b42:	695a      	ldr	r2, [r3, #20]
 8004b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b46:	623a      	str	r2, [r7, #32]
 8004b48:	6a3a      	ldr	r2, [r7, #32]
 8004b4a:	ba12      	rev	r2, r2
 8004b4c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004b4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b50:	3304      	adds	r3, #4
 8004b52:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8004b54:	4b0d      	ldr	r3, [pc, #52]	; (8004b8c <HASH_GetDigest+0x248>)
 8004b56:	699a      	ldr	r2, [r3, #24]
 8004b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b5a:	627a      	str	r2, [r7, #36]	; 0x24
 8004b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b5e:	ba12      	rev	r2, r2
 8004b60:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8004b62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b64:	3304      	adds	r3, #4
 8004b66:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[7]);
 8004b68:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <HASH_GetDigest+0x248>)
 8004b6a:	69da      	ldr	r2, [r3, #28]
 8004b6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b6e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004b70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b72:	ba12      	rev	r2, r2
 8004b74:	601a      	str	r2, [r3, #0]
      break;
 8004b76:	e000      	b.n	8004b7a <HASH_GetDigest+0x236>
    default:
      break;
 8004b78:	bf00      	nop
  }
}
 8004b7a:	bf00      	nop
 8004b7c:	3774      	adds	r7, #116	; 0x74
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	48021400 	.word	0x48021400
 8004b8c:	48021710 	.word	0x48021710

08004b90 <HASH_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WaitOnFlagUntilTimeout(HASH_HandleTypeDef *hhash, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Timeout)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	603b      	str	r3, [r7, #0]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = HAL_GetTick();
 8004ba0:	f7fc fd70 	bl	8001684 <HAL_GetTick>
 8004ba4:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if (Status == RESET)
 8004ba6:	79fb      	ldrb	r3, [r7, #7]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d155      	bne.n	8004c58 <HASH_WaitOnFlagUntilTimeout+0xc8>
  {
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 8004bac:	e01c      	b.n	8004be8 <HASH_WaitOnFlagUntilTimeout+0x58>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bb4:	d018      	beq.n	8004be8 <HASH_WaitOnFlagUntilTimeout+0x58>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004bb6:	f7fc fd65 	bl	8001684 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d302      	bcc.n	8004bcc <HASH_WaitOnFlagUntilTimeout+0x3c>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10d      	bne.n	8004be8 <HASH_WaitOnFlagUntilTimeout+0x58>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2203      	movs	r2, #3
 8004bd8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e052      	b.n	8004c8e <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	2b08      	cmp	r3, #8
 8004bec:	d90a      	bls.n	8004c04 <HASH_WaitOnFlagUntilTimeout+0x74>
 8004bee:	4b2a      	ldr	r3, [pc, #168]	; (8004c98 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	bf14      	ite	ne
 8004bfc:	2301      	movne	r3, #1
 8004bfe:	2300      	moveq	r3, #0
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	e009      	b.n	8004c18 <HASH_WaitOnFlagUntilTimeout+0x88>
 8004c04:	4b24      	ldr	r3, [pc, #144]	; (8004c98 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8004c06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	bf14      	ite	ne
 8004c12:	2301      	movne	r3, #1
 8004c14:	2300      	moveq	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1c8      	bne.n	8004bae <HASH_WaitOnFlagUntilTimeout+0x1e>
 8004c1c:	e036      	b.n	8004c8c <HASH_WaitOnFlagUntilTimeout+0xfc>
  else
  {
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c24:	d018      	beq.n	8004c58 <HASH_WaitOnFlagUntilTimeout+0xc8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c26:	f7fc fd2d 	bl	8001684 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d302      	bcc.n	8004c3c <HASH_WaitOnFlagUntilTimeout+0xac>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10d      	bne.n	8004c58 <HASH_WaitOnFlagUntilTimeout+0xc8>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2203      	movs	r2, #3
 8004c48:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e01a      	b.n	8004c8e <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b08      	cmp	r3, #8
 8004c5c:	d90a      	bls.n	8004c74 <HASH_WaitOnFlagUntilTimeout+0xe4>
 8004c5e:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	4013      	ands	r3, r2
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	bf0c      	ite	eq
 8004c6c:	2301      	moveq	r3, #1
 8004c6e:	2300      	movne	r3, #0
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	e009      	b.n	8004c88 <HASH_WaitOnFlagUntilTimeout+0xf8>
 8004c74:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8004c76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	bf0c      	ite	eq
 8004c82:	2301      	moveq	r3, #1
 8004c84:	2300      	movne	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1c8      	bne.n	8004c1e <HASH_WaitOnFlagUntilTimeout+0x8e>
        }
      }
    }
  }
  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	48021400 	.word	0x48021400

08004c9c <HASH_Start>:
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t *pOutBuffer,
                             uint32_t Timeout, uint32_t Algorithm)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b088      	sub	sp, #32
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
 8004ca8:	603b      	str	r3, [r7, #0]
  uint8_t *pInBuffer_tmp;  /* input data address, input parameter of HASH_WriteData()         */
  uint32_t Size_tmp; /* input data size (in bytes), input parameter of HASH_WriteData() */
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cb0:	75fb      	strb	r3, [r7, #23]


  /* Initiate HASH processing in case of start or resumption */
  if ((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 8004cb2:	7dfb      	ldrb	r3, [r7, #23]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d003      	beq.n	8004cc0 <HASH_Start+0x24>
 8004cb8:	7dfb      	ldrb	r3, [r7, #23]
 8004cba:	2b08      	cmp	r3, #8
 8004cbc:	f040 80c5 	bne.w	8004e4a <HASH_Start+0x1ae>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (pOutBuffer == NULL))
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d002      	beq.n	8004ccc <HASH_Start+0x30>
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d105      	bne.n	8004cd8 <HASH_Start+0x3c>
    {
      hhash->State = HAL_HASH_STATE_READY;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      return  HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e0b9      	b.n	8004e4c <HASH_Start+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hhash);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d101      	bne.n	8004ce6 <HASH_Start+0x4a>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	e0b2      	b.n	8004e4c <HASH_Start+0x1b0>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Check if initialization phase has not been already performed */
    if (hhash->Phase == HAL_HASH_PHASE_READY)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d121      	bne.n	8004d3c <HASH_Start+0xa0>
    {
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Select the HASH algorithm, clear HMAC mode and long key selection bit, reset the HASH processor core */
      MODIFY_REG(HASH->CR, HASH_CR_LKEY | HASH_CR_ALGO | HASH_CR_MODE | HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 8004d00:	4b54      	ldr	r3, [pc, #336]	; (8004e54 <HASH_Start+0x1b8>)
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	4b54      	ldr	r3, [pc, #336]	; (8004e58 <HASH_Start+0x1bc>)
 8004d06:	4013      	ands	r3, r2
 8004d08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	4a51      	ldr	r2, [pc, #324]	; (8004e54 <HASH_Start+0x1b8>)
 8004d0e:	f043 0304 	orr.w	r3, r3, #4
 8004d12:	6013      	str	r3, [r2, #0]

      /* Configure the number of valid bits in last word of the message */
      __HAL_HASH_SET_NBVALIDBITS(Size);
 8004d14:	4b4f      	ldr	r3, [pc, #316]	; (8004e54 <HASH_Start+0x1b8>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f023 021f 	bic.w	r2, r3, #31
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	00db      	lsls	r3, r3, #3
 8004d24:	494b      	ldr	r1, [pc, #300]	; (8004e54 <HASH_Start+0x1b8>)
 8004d26:	4313      	orrs	r3, r2
 8004d28:	608b      	str	r3, [r1, #8]

      /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
      input parameters of HASH_WriteData() */
      pInBuffer_tmp = pInBuffer;   /* pInBuffer_tmp is set to the input data address */
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	61fb      	str	r3, [r7, #28]
      Size_tmp = Size;             /* Size_tmp contains the input data size in bytes */
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	61bb      	str	r3, [r7, #24]

      /* Set the phase */
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2202      	movs	r2, #2
 8004d36:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8004d3a:	e02f      	b.n	8004d9c <HASH_Start+0x100>
    }
    else if (hhash->Phase == HAL_HASH_PHASE_PROCESS)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d120      	bne.n	8004d88 <HASH_Start+0xec>
    {
      /* if the Peripheral has already been initialized, two cases are possible */

      /* Process resumption time ... */
      if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b08      	cmp	r3, #8
 8004d50:	d106      	bne.n	8004d60 <HASH_Start+0xc4>
      {
        /* Since this is resumption, pInBuffer_tmp and Size_tmp are not set
        to the API input parameters but to those saved beforehand by HASH_WriteData()
        when the processing was suspended */
        pInBuffer_tmp = hhash->pHashInBuffPtr;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	61fb      	str	r3, [r7, #28]
        Size_tmp = hhash->HashInCount;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	61bb      	str	r3, [r7, #24]
 8004d5e:	e00e      	b.n	8004d7e <HASH_Start+0xe2>
      /* ... or multi-buffer HASH processing end */
      else
      {
        /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
        input parameters of HASH_WriteData() */
        pInBuffer_tmp = pInBuffer;
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	61fb      	str	r3, [r7, #28]
        Size_tmp = Size;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	61bb      	str	r3, [r7, #24]
        /* Configure the number of valid bits in last word of the message */
        __HAL_HASH_SET_NBVALIDBITS(Size);
 8004d68:	4b3a      	ldr	r3, [pc, #232]	; (8004e54 <HASH_Start+0x1b8>)
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f023 021f 	bic.w	r2, r3, #31
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f003 0303 	and.w	r3, r3, #3
 8004d76:	00db      	lsls	r3, r3, #3
 8004d78:	4936      	ldr	r1, [pc, #216]	; (8004e54 <HASH_Start+0x1b8>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	608b      	str	r3, [r1, #8]
      }
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2202      	movs	r2, #2
 8004d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004d86:	e009      	b.n	8004d9c <HASH_Start+0x100>
    }
    else
    {
      /* Phase error */
      hhash->State = HAL_HASH_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hhash);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Return function status */
      return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e057      	b.n	8004e4c <HASH_Start+0x1b0>
    }


    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, pInBuffer_tmp, Size_tmp);
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	69f9      	ldr	r1, [r7, #28]
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f7ff fcf9 	bl	8004798 <HASH_WriteData>
 8004da6:	4603      	mov	r3, r0
 8004da8:	461a      	mov	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HASH_Start+0x126>
    {
      return hhash->Status;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004dc0:	e044      	b.n	8004e4c <HASH_Start+0x1b0>
    }

    /* If the process has not been suspended, carry on to digest calculation */
    if (hhash->State != HAL_HASH_STATE_SUSPENDED)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d037      	beq.n	8004e3e <HASH_Start+0x1a2>
    {
      /* Start the Digest calculation */
      __HAL_HASH_START_DIGEST();
 8004dce:	4b21      	ldr	r3, [pc, #132]	; (8004e54 <HASH_Start+0x1b8>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	4a20      	ldr	r2, [pc, #128]	; (8004e54 <HASH_Start+0x1b8>)
 8004dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dd8:	6093      	str	r3, [r2, #8]

      /* Wait for DCIS flag to be set */
      if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 8004dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2102      	movs	r1, #2
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f7ff fed5 	bl	8004b90 <HASH_WaitOnFlagUntilTimeout>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <HASH_Start+0x154>
      {
        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e02d      	b.n	8004e4c <HASH_Start+0x1b0>
      }

      /* Read the message digest */
      HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 8004df0:	4b18      	ldr	r3, [pc, #96]	; (8004e54 <HASH_Start+0x1b8>)
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	4b19      	ldr	r3, [pc, #100]	; (8004e5c <HASH_Start+0x1c0>)
 8004df6:	4013      	ands	r3, r2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d013      	beq.n	8004e24 <HASH_Start+0x188>
 8004dfc:	4b15      	ldr	r3, [pc, #84]	; (8004e54 <HASH_Start+0x1b8>)
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	4b16      	ldr	r3, [pc, #88]	; (8004e5c <HASH_Start+0x1c0>)
 8004e02:	4013      	ands	r3, r2
 8004e04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e08:	d00a      	beq.n	8004e20 <HASH_Start+0x184>
 8004e0a:	4b12      	ldr	r3, [pc, #72]	; (8004e54 <HASH_Start+0x1b8>)
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	4b13      	ldr	r3, [pc, #76]	; (8004e5c <HASH_Start+0x1c0>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	4a12      	ldr	r2, [pc, #72]	; (8004e5c <HASH_Start+0x1c0>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d101      	bne.n	8004e1c <HASH_Start+0x180>
 8004e18:	2320      	movs	r3, #32
 8004e1a:	e004      	b.n	8004e26 <HASH_Start+0x18a>
 8004e1c:	2310      	movs	r3, #16
 8004e1e:	e002      	b.n	8004e26 <HASH_Start+0x18a>
 8004e20:	231c      	movs	r3, #28
 8004e22:	e000      	b.n	8004e26 <HASH_Start+0x18a>
 8004e24:	2314      	movs	r3, #20
 8004e26:	4619      	mov	r1, r3
 8004e28:	6838      	ldr	r0, [r7, #0]
 8004e2a:	f7ff fd8b 	bl	8004944 <HASH_GetDigest>

      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Reset HASH state machine */
      hhash->Phase = HAL_HASH_PHASE_READY;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    }

    /* Process Unlocked */
    __HAL_UNLOCK(hhash);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return function status */
    return HAL_OK;
 8004e46:	2300      	movs	r3, #0
 8004e48:	e000      	b.n	8004e4c <HASH_Start+0x1b0>

  }
  else
  {
    return HAL_BUSY;
 8004e4a:	2302      	movs	r3, #2
  }
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3720      	adds	r7, #32
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	48021400 	.word	0x48021400
 8004e58:	fffaff3b 	.word	0xfffaff3b
 8004e5c:	00040080 	.word	0x00040080

08004e60 <HAL_HASHEx_SHA256_Start>:
  * @param  Timeout Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASHEx_SHA256_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size,
                                          uint8_t *pOutBuffer, uint32_t Timeout)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af02      	add	r7, sp, #8
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
 8004e6c:	603b      	str	r3, [r7, #0]
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA256);
 8004e6e:	4b07      	ldr	r3, [pc, #28]	; (8004e8c <HAL_HASHEx_SHA256_Start+0x2c>)
 8004e70:	9301      	str	r3, [sp, #4]
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	68b9      	ldr	r1, [r7, #8]
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f7ff ff0d 	bl	8004c9c <HASH_Start>
 8004e82:	4603      	mov	r3, r0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	00040080 	.word	0x00040080

08004e90 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af02      	add	r7, sp, #8
 8004e96:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e0fe      	b.n	80050a0 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d106      	bne.n	8004ebc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7fc f958 	bl	800116c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f004 fb8f 	bl	80095ec <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6818      	ldr	r0, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	7c1a      	ldrb	r2, [r3, #16]
 8004ed6:	f88d 2000 	strb.w	r2, [sp]
 8004eda:	3304      	adds	r3, #4
 8004edc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ede:	f004 fb13 	bl	8009508 <USB_CoreInit>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d005      	beq.n	8004ef4 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e0d5      	b.n	80050a0 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2100      	movs	r1, #0
 8004efa:	4618      	mov	r0, r3
 8004efc:	f004 fb87 	bl	800960e <USB_SetCurrentMode>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d005      	beq.n	8004f12 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2202      	movs	r2, #2
 8004f0a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e0c6      	b.n	80050a0 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]
 8004f16:	e04a      	b.n	8004fae <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004f18:	7bfa      	ldrb	r2, [r7, #15]
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	4413      	add	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	3315      	adds	r3, #21
 8004f28:	2201      	movs	r2, #1
 8004f2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004f2c:	7bfa      	ldrb	r2, [r7, #15]
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	4613      	mov	r3, r2
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	4413      	add	r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	440b      	add	r3, r1
 8004f3a:	3314      	adds	r3, #20
 8004f3c:	7bfa      	ldrb	r2, [r7, #15]
 8004f3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004f40:	7bfa      	ldrb	r2, [r7, #15]
 8004f42:	7bfb      	ldrb	r3, [r7, #15]
 8004f44:	b298      	uxth	r0, r3
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	440b      	add	r3, r1
 8004f52:	332e      	adds	r3, #46	; 0x2e
 8004f54:	4602      	mov	r2, r0
 8004f56:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004f58:	7bfa      	ldrb	r2, [r7, #15]
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	4413      	add	r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	440b      	add	r3, r1
 8004f66:	3318      	adds	r3, #24
 8004f68:	2200      	movs	r2, #0
 8004f6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004f6c:	7bfa      	ldrb	r2, [r7, #15]
 8004f6e:	6879      	ldr	r1, [r7, #4]
 8004f70:	4613      	mov	r3, r2
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	4413      	add	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	440b      	add	r3, r1
 8004f7a:	331c      	adds	r3, #28
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004f80:	7bfa      	ldrb	r2, [r7, #15]
 8004f82:	6879      	ldr	r1, [r7, #4]
 8004f84:	4613      	mov	r3, r2
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	4413      	add	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	440b      	add	r3, r1
 8004f8e:	3320      	adds	r3, #32
 8004f90:	2200      	movs	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004f94:	7bfa      	ldrb	r2, [r7, #15]
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	4413      	add	r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	440b      	add	r3, r1
 8004fa2:	3324      	adds	r3, #36	; 0x24
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	3301      	adds	r3, #1
 8004fac:	73fb      	strb	r3, [r7, #15]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	791b      	ldrb	r3, [r3, #4]
 8004fb2:	7bfa      	ldrb	r2, [r7, #15]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d3af      	bcc.n	8004f18 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fb8:	2300      	movs	r3, #0
 8004fba:	73fb      	strb	r3, [r7, #15]
 8004fbc:	e044      	b.n	8005048 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004fbe:	7bfa      	ldrb	r2, [r7, #15]
 8004fc0:	6879      	ldr	r1, [r7, #4]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	00db      	lsls	r3, r3, #3
 8004fc6:	4413      	add	r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	f203 2355 	addw	r3, r3, #597	; 0x255
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004fd4:	7bfa      	ldrb	r2, [r7, #15]
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	4613      	mov	r3, r2
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	4413      	add	r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8004fe6:	7bfa      	ldrb	r2, [r7, #15]
 8004fe8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004fea:	7bfa      	ldrb	r2, [r7, #15]
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	4413      	add	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	440b      	add	r3, r1
 8004ff8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005000:	7bfa      	ldrb	r2, [r7, #15]
 8005002:	6879      	ldr	r1, [r7, #4]
 8005004:	4613      	mov	r3, r2
 8005006:	00db      	lsls	r3, r3, #3
 8005008:	4413      	add	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	440b      	add	r3, r1
 800500e:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8005012:	2200      	movs	r2, #0
 8005014:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005016:	7bfa      	ldrb	r2, [r7, #15]
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	4613      	mov	r3, r2
 800501c:	00db      	lsls	r3, r3, #3
 800501e:	4413      	add	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	440b      	add	r3, r1
 8005024:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8005028:	2200      	movs	r2, #0
 800502a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800502c:	7bfa      	ldrb	r2, [r7, #15]
 800502e:	6879      	ldr	r1, [r7, #4]
 8005030:	4613      	mov	r3, r2
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	4413      	add	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	440b      	add	r3, r1
 800503a:	f503 7319 	add.w	r3, r3, #612	; 0x264
 800503e:	2200      	movs	r2, #0
 8005040:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005042:	7bfb      	ldrb	r3, [r7, #15]
 8005044:	3301      	adds	r3, #1
 8005046:	73fb      	strb	r3, [r7, #15]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	791b      	ldrb	r3, [r3, #4]
 800504c:	7bfa      	ldrb	r2, [r7, #15]
 800504e:	429a      	cmp	r2, r3
 8005050:	d3b5      	bcc.n	8004fbe <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6818      	ldr	r0, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	7c1a      	ldrb	r2, [r3, #16]
 800505a:	f88d 2000 	strb.w	r2, [sp]
 800505e:	3304      	adds	r3, #4
 8005060:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005062:	f004 fb21 	bl	80096a8 <USB_DevInit>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d005      	beq.n	8005078 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2202      	movs	r2, #2
 8005070:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e013      	b.n	80050a0 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	7b1b      	ldrb	r3, [r3, #12]
 800508a:	2b01      	cmp	r3, #1
 800508c:	d102      	bne.n	8005094 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f80a 	bl	80050a8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	f004 fcdc 	bl	8009a56 <USB_DevDisconnect>

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050d6:	4b05      	ldr	r3, [pc, #20]	; (80050ec <HAL_PCDEx_ActivateLPM+0x44>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3714      	adds	r7, #20
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	10000003 	.word	0x10000003

080050f0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80050f8:	4b19      	ldr	r3, [pc, #100]	; (8005160 <HAL_PWREx_ConfigSupply+0x70>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b04      	cmp	r3, #4
 8005102:	d00a      	beq.n	800511a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005104:	4b16      	ldr	r3, [pc, #88]	; (8005160 <HAL_PWREx_ConfigSupply+0x70>)
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	f003 0307 	and.w	r3, r3, #7
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	d001      	beq.n	8005116 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e01f      	b.n	8005156 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005116:	2300      	movs	r3, #0
 8005118:	e01d      	b.n	8005156 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800511a:	4b11      	ldr	r3, [pc, #68]	; (8005160 <HAL_PWREx_ConfigSupply+0x70>)
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	f023 0207 	bic.w	r2, r3, #7
 8005122:	490f      	ldr	r1, [pc, #60]	; (8005160 <HAL_PWREx_ConfigSupply+0x70>)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4313      	orrs	r3, r2
 8005128:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800512a:	f7fc faab 	bl	8001684 <HAL_GetTick>
 800512e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005130:	e009      	b.n	8005146 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005132:	f7fc faa7 	bl	8001684 <HAL_GetTick>
 8005136:	4602      	mov	r2, r0
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005140:	d901      	bls.n	8005146 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e007      	b.n	8005156 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005146:	4b06      	ldr	r3, [pc, #24]	; (8005160 <HAL_PWREx_ConfigSupply+0x70>)
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800514e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005152:	d1ee      	bne.n	8005132 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	58024800 	.word	0x58024800

08005164 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005168:	4b05      	ldr	r3, [pc, #20]	; (8005180 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	4a04      	ldr	r2, [pc, #16]	; (8005180 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800516e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005172:	60d3      	str	r3, [r2, #12]
}
 8005174:	bf00      	nop
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	58024800 	.word	0x58024800

08005184 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08c      	sub	sp, #48	; 0x30
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d102      	bne.n	8005198 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	f000 bc48 	b.w	8005a28 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f000 8088 	beq.w	80052b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051a6:	4b99      	ldr	r3, [pc, #612]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80051b0:	4b96      	ldr	r3, [pc, #600]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80051b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80051b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b8:	2b10      	cmp	r3, #16
 80051ba:	d007      	beq.n	80051cc <HAL_RCC_OscConfig+0x48>
 80051bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051be:	2b18      	cmp	r3, #24
 80051c0:	d111      	bne.n	80051e6 <HAL_RCC_OscConfig+0x62>
 80051c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c4:	f003 0303 	and.w	r3, r3, #3
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d10c      	bne.n	80051e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051cc:	4b8f      	ldr	r3, [pc, #572]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d06d      	beq.n	80052b4 <HAL_RCC_OscConfig+0x130>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d169      	bne.n	80052b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	f000 bc21 	b.w	8005a28 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051ee:	d106      	bne.n	80051fe <HAL_RCC_OscConfig+0x7a>
 80051f0:	4b86      	ldr	r3, [pc, #536]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a85      	ldr	r2, [pc, #532]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80051f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051fa:	6013      	str	r3, [r2, #0]
 80051fc:	e02e      	b.n	800525c <HAL_RCC_OscConfig+0xd8>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10c      	bne.n	8005220 <HAL_RCC_OscConfig+0x9c>
 8005206:	4b81      	ldr	r3, [pc, #516]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a80      	ldr	r2, [pc, #512]	; (800540c <HAL_RCC_OscConfig+0x288>)
 800520c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005210:	6013      	str	r3, [r2, #0]
 8005212:	4b7e      	ldr	r3, [pc, #504]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a7d      	ldr	r2, [pc, #500]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005218:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800521c:	6013      	str	r3, [r2, #0]
 800521e:	e01d      	b.n	800525c <HAL_RCC_OscConfig+0xd8>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005228:	d10c      	bne.n	8005244 <HAL_RCC_OscConfig+0xc0>
 800522a:	4b78      	ldr	r3, [pc, #480]	; (800540c <HAL_RCC_OscConfig+0x288>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a77      	ldr	r2, [pc, #476]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005230:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005234:	6013      	str	r3, [r2, #0]
 8005236:	4b75      	ldr	r3, [pc, #468]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a74      	ldr	r2, [pc, #464]	; (800540c <HAL_RCC_OscConfig+0x288>)
 800523c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	e00b      	b.n	800525c <HAL_RCC_OscConfig+0xd8>
 8005244:	4b71      	ldr	r3, [pc, #452]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a70      	ldr	r2, [pc, #448]	; (800540c <HAL_RCC_OscConfig+0x288>)
 800524a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800524e:	6013      	str	r3, [r2, #0]
 8005250:	4b6e      	ldr	r3, [pc, #440]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a6d      	ldr	r2, [pc, #436]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005256:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800525a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d013      	beq.n	800528c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005264:	f7fc fa0e 	bl	8001684 <HAL_GetTick>
 8005268:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800526a:	e008      	b.n	800527e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800526c:	f7fc fa0a 	bl	8001684 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	2b64      	cmp	r3, #100	; 0x64
 8005278:	d901      	bls.n	800527e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e3d4      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800527e:	4b63      	ldr	r3, [pc, #396]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d0f0      	beq.n	800526c <HAL_RCC_OscConfig+0xe8>
 800528a:	e014      	b.n	80052b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800528c:	f7fc f9fa 	bl	8001684 <HAL_GetTick>
 8005290:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005292:	e008      	b.n	80052a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005294:	f7fc f9f6 	bl	8001684 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b64      	cmp	r3, #100	; 0x64
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e3c0      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80052a6:	4b59      	ldr	r3, [pc, #356]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1f0      	bne.n	8005294 <HAL_RCC_OscConfig+0x110>
 80052b2:	e000      	b.n	80052b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0302 	and.w	r3, r3, #2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f000 80ca 	beq.w	8005458 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052c4:	4b51      	ldr	r3, [pc, #324]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052cc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80052ce:	4b4f      	ldr	r3, [pc, #316]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80052d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d007      	beq.n	80052ea <HAL_RCC_OscConfig+0x166>
 80052da:	6a3b      	ldr	r3, [r7, #32]
 80052dc:	2b18      	cmp	r3, #24
 80052de:	d156      	bne.n	800538e <HAL_RCC_OscConfig+0x20a>
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	f003 0303 	and.w	r3, r3, #3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d151      	bne.n	800538e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052ea:	4b48      	ldr	r3, [pc, #288]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d005      	beq.n	8005302 <HAL_RCC_OscConfig+0x17e>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e392      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005302:	4b42      	ldr	r3, [pc, #264]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f023 0219 	bic.w	r2, r3, #25
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	493f      	ldr	r1, [pc, #252]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005310:	4313      	orrs	r3, r2
 8005312:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005314:	f7fc f9b6 	bl	8001684 <HAL_GetTick>
 8005318:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800531a:	e008      	b.n	800532e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800531c:	f7fc f9b2 	bl	8001684 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d901      	bls.n	800532e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e37c      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800532e:	4b37      	ldr	r3, [pc, #220]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0f0      	beq.n	800531c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800533a:	f7fc f9d3 	bl	80016e4 <HAL_GetREVID>
 800533e:	4603      	mov	r3, r0
 8005340:	f241 0203 	movw	r2, #4099	; 0x1003
 8005344:	4293      	cmp	r3, r2
 8005346:	d817      	bhi.n	8005378 <HAL_RCC_OscConfig+0x1f4>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	2b40      	cmp	r3, #64	; 0x40
 800534e:	d108      	bne.n	8005362 <HAL_RCC_OscConfig+0x1de>
 8005350:	4b2e      	ldr	r3, [pc, #184]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005358:	4a2c      	ldr	r2, [pc, #176]	; (800540c <HAL_RCC_OscConfig+0x288>)
 800535a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800535e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005360:	e07a      	b.n	8005458 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005362:	4b2a      	ldr	r3, [pc, #168]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	031b      	lsls	r3, r3, #12
 8005370:	4926      	ldr	r1, [pc, #152]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005372:	4313      	orrs	r3, r2
 8005374:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005376:	e06f      	b.n	8005458 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005378:	4b24      	ldr	r3, [pc, #144]	; (800540c <HAL_RCC_OscConfig+0x288>)
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	061b      	lsls	r3, r3, #24
 8005386:	4921      	ldr	r1, [pc, #132]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005388:	4313      	orrs	r3, r2
 800538a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800538c:	e064      	b.n	8005458 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d047      	beq.n	8005426 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005396:	4b1d      	ldr	r3, [pc, #116]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f023 0219 	bic.w	r2, r3, #25
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	491a      	ldr	r1, [pc, #104]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a8:	f7fc f96c 	bl	8001684 <HAL_GetTick>
 80053ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053b0:	f7fc f968 	bl	8001684 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e332      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053c2:	4b12      	ldr	r3, [pc, #72]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0304 	and.w	r3, r3, #4
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0f0      	beq.n	80053b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053ce:	f7fc f989 	bl	80016e4 <HAL_GetREVID>
 80053d2:	4603      	mov	r3, r0
 80053d4:	f241 0203 	movw	r2, #4099	; 0x1003
 80053d8:	4293      	cmp	r3, r2
 80053da:	d819      	bhi.n	8005410 <HAL_RCC_OscConfig+0x28c>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	2b40      	cmp	r3, #64	; 0x40
 80053e2:	d108      	bne.n	80053f6 <HAL_RCC_OscConfig+0x272>
 80053e4:	4b09      	ldr	r3, [pc, #36]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80053ec:	4a07      	ldr	r2, [pc, #28]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80053ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053f2:	6053      	str	r3, [r2, #4]
 80053f4:	e030      	b.n	8005458 <HAL_RCC_OscConfig+0x2d4>
 80053f6:	4b05      	ldr	r3, [pc, #20]	; (800540c <HAL_RCC_OscConfig+0x288>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	031b      	lsls	r3, r3, #12
 8005404:	4901      	ldr	r1, [pc, #4]	; (800540c <HAL_RCC_OscConfig+0x288>)
 8005406:	4313      	orrs	r3, r2
 8005408:	604b      	str	r3, [r1, #4]
 800540a:	e025      	b.n	8005458 <HAL_RCC_OscConfig+0x2d4>
 800540c:	58024400 	.word	0x58024400
 8005410:	4b9a      	ldr	r3, [pc, #616]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	061b      	lsls	r3, r3, #24
 800541e:	4997      	ldr	r1, [pc, #604]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005420:	4313      	orrs	r3, r2
 8005422:	604b      	str	r3, [r1, #4]
 8005424:	e018      	b.n	8005458 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005426:	4b95      	ldr	r3, [pc, #596]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a94      	ldr	r2, [pc, #592]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800542c:	f023 0301 	bic.w	r3, r3, #1
 8005430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005432:	f7fc f927 	bl	8001684 <HAL_GetTick>
 8005436:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005438:	e008      	b.n	800544c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800543a:	f7fc f923 	bl	8001684 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e2ed      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800544c:	4b8b      	ldr	r3, [pc, #556]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0304 	and.w	r3, r3, #4
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1f0      	bne.n	800543a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0310 	and.w	r3, r3, #16
 8005460:	2b00      	cmp	r3, #0
 8005462:	f000 80a9 	beq.w	80055b8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005466:	4b85      	ldr	r3, [pc, #532]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800546e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005470:	4b82      	ldr	r3, [pc, #520]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005474:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	2b08      	cmp	r3, #8
 800547a:	d007      	beq.n	800548c <HAL_RCC_OscConfig+0x308>
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	2b18      	cmp	r3, #24
 8005480:	d13a      	bne.n	80054f8 <HAL_RCC_OscConfig+0x374>
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f003 0303 	and.w	r3, r3, #3
 8005488:	2b01      	cmp	r3, #1
 800548a:	d135      	bne.n	80054f8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800548c:	4b7b      	ldr	r3, [pc, #492]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_RCC_OscConfig+0x320>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	69db      	ldr	r3, [r3, #28]
 800549c:	2b80      	cmp	r3, #128	; 0x80
 800549e:	d001      	beq.n	80054a4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e2c1      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80054a4:	f7fc f91e 	bl	80016e4 <HAL_GetREVID>
 80054a8:	4603      	mov	r3, r0
 80054aa:	f241 0203 	movw	r2, #4099	; 0x1003
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d817      	bhi.n	80054e2 <HAL_RCC_OscConfig+0x35e>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	2b20      	cmp	r3, #32
 80054b8:	d108      	bne.n	80054cc <HAL_RCC_OscConfig+0x348>
 80054ba:	4b70      	ldr	r3, [pc, #448]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80054c2:	4a6e      	ldr	r2, [pc, #440]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80054c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80054c8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80054ca:	e075      	b.n	80055b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80054cc:	4b6b      	ldr	r3, [pc, #428]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	069b      	lsls	r3, r3, #26
 80054da:	4968      	ldr	r1, [pc, #416]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80054e0:	e06a      	b.n	80055b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80054e2:	4b66      	ldr	r3, [pc, #408]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	061b      	lsls	r3, r3, #24
 80054f0:	4962      	ldr	r1, [pc, #392]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80054f6:	e05f      	b.n	80055b8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	69db      	ldr	r3, [r3, #28]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d042      	beq.n	8005586 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005500:	4b5e      	ldr	r3, [pc, #376]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a5d      	ldr	r2, [pc, #372]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800550a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550c:	f7fc f8ba 	bl	8001684 <HAL_GetTick>
 8005510:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005512:	e008      	b.n	8005526 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005514:	f7fc f8b6 	bl	8001684 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	2b02      	cmp	r3, #2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e280      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005526:	4b55      	ldr	r3, [pc, #340]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800552e:	2b00      	cmp	r3, #0
 8005530:	d0f0      	beq.n	8005514 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005532:	f7fc f8d7 	bl	80016e4 <HAL_GetREVID>
 8005536:	4603      	mov	r3, r0
 8005538:	f241 0203 	movw	r2, #4099	; 0x1003
 800553c:	4293      	cmp	r3, r2
 800553e:	d817      	bhi.n	8005570 <HAL_RCC_OscConfig+0x3ec>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a1b      	ldr	r3, [r3, #32]
 8005544:	2b20      	cmp	r3, #32
 8005546:	d108      	bne.n	800555a <HAL_RCC_OscConfig+0x3d6>
 8005548:	4b4c      	ldr	r3, [pc, #304]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005550:	4a4a      	ldr	r2, [pc, #296]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005552:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005556:	6053      	str	r3, [r2, #4]
 8005558:	e02e      	b.n	80055b8 <HAL_RCC_OscConfig+0x434>
 800555a:	4b48      	ldr	r3, [pc, #288]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	069b      	lsls	r3, r3, #26
 8005568:	4944      	ldr	r1, [pc, #272]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800556a:	4313      	orrs	r3, r2
 800556c:	604b      	str	r3, [r1, #4]
 800556e:	e023      	b.n	80055b8 <HAL_RCC_OscConfig+0x434>
 8005570:	4b42      	ldr	r3, [pc, #264]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	061b      	lsls	r3, r3, #24
 800557e:	493f      	ldr	r1, [pc, #252]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005580:	4313      	orrs	r3, r2
 8005582:	60cb      	str	r3, [r1, #12]
 8005584:	e018      	b.n	80055b8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005586:	4b3d      	ldr	r3, [pc, #244]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a3c      	ldr	r2, [pc, #240]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800558c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005592:	f7fc f877 	bl	8001684 <HAL_GetTick>
 8005596:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005598:	e008      	b.n	80055ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800559a:	f7fc f873 	bl	8001684 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e23d      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80055ac:	4b33      	ldr	r3, [pc, #204]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1f0      	bne.n	800559a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0308 	and.w	r3, r3, #8
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d036      	beq.n	8005632 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d019      	beq.n	8005600 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055cc:	4b2b      	ldr	r3, [pc, #172]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80055ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055d0:	4a2a      	ldr	r2, [pc, #168]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80055d2:	f043 0301 	orr.w	r3, r3, #1
 80055d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d8:	f7fc f854 	bl	8001684 <HAL_GetTick>
 80055dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055e0:	f7fc f850 	bl	8001684 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e21a      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80055f2:	4b22      	ldr	r3, [pc, #136]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 80055f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055f6:	f003 0302 	and.w	r3, r3, #2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d0f0      	beq.n	80055e0 <HAL_RCC_OscConfig+0x45c>
 80055fe:	e018      	b.n	8005632 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005600:	4b1e      	ldr	r3, [pc, #120]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005602:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005604:	4a1d      	ldr	r2, [pc, #116]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005606:	f023 0301 	bic.w	r3, r3, #1
 800560a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560c:	f7fc f83a 	bl	8001684 <HAL_GetTick>
 8005610:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005612:	e008      	b.n	8005626 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005614:	f7fc f836 	bl	8001684 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e200      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005626:	4b15      	ldr	r3, [pc, #84]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005628:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1f0      	bne.n	8005614 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0320 	and.w	r3, r3, #32
 800563a:	2b00      	cmp	r3, #0
 800563c:	d039      	beq.n	80056b2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d01c      	beq.n	8005680 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005646:	4b0d      	ldr	r3, [pc, #52]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a0c      	ldr	r2, [pc, #48]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800564c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005650:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005652:	f7fc f817 	bl	8001684 <HAL_GetTick>
 8005656:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005658:	e008      	b.n	800566c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800565a:	f7fc f813 	bl	8001684 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	2b02      	cmp	r3, #2
 8005666:	d901      	bls.n	800566c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e1dd      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800566c:	4b03      	ldr	r3, [pc, #12]	; (800567c <HAL_RCC_OscConfig+0x4f8>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d0f0      	beq.n	800565a <HAL_RCC_OscConfig+0x4d6>
 8005678:	e01b      	b.n	80056b2 <HAL_RCC_OscConfig+0x52e>
 800567a:	bf00      	nop
 800567c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005680:	4b9b      	ldr	r3, [pc, #620]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a9a      	ldr	r2, [pc, #616]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005686:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800568a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800568c:	f7fb fffa 	bl	8001684 <HAL_GetTick>
 8005690:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005692:	e008      	b.n	80056a6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005694:	f7fb fff6 	bl	8001684 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d901      	bls.n	80056a6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e1c0      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80056a6:	4b92      	ldr	r3, [pc, #584]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1f0      	bne.n	8005694 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0304 	and.w	r3, r3, #4
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 8081 	beq.w	80057c2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80056c0:	4b8c      	ldr	r3, [pc, #560]	; (80058f4 <HAL_RCC_OscConfig+0x770>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a8b      	ldr	r2, [pc, #556]	; (80058f4 <HAL_RCC_OscConfig+0x770>)
 80056c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056cc:	f7fb ffda 	bl	8001684 <HAL_GetTick>
 80056d0:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056d2:	e008      	b.n	80056e6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056d4:	f7fb ffd6 	bl	8001684 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	2b64      	cmp	r3, #100	; 0x64
 80056e0:	d901      	bls.n	80056e6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e1a0      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056e6:	4b83      	ldr	r3, [pc, #524]	; (80058f4 <HAL_RCC_OscConfig+0x770>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d0f0      	beq.n	80056d4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d106      	bne.n	8005708 <HAL_RCC_OscConfig+0x584>
 80056fa:	4b7d      	ldr	r3, [pc, #500]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80056fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fe:	4a7c      	ldr	r2, [pc, #496]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005700:	f043 0301 	orr.w	r3, r3, #1
 8005704:	6713      	str	r3, [r2, #112]	; 0x70
 8005706:	e02d      	b.n	8005764 <HAL_RCC_OscConfig+0x5e0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d10c      	bne.n	800572a <HAL_RCC_OscConfig+0x5a6>
 8005710:	4b77      	ldr	r3, [pc, #476]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005714:	4a76      	ldr	r2, [pc, #472]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005716:	f023 0301 	bic.w	r3, r3, #1
 800571a:	6713      	str	r3, [r2, #112]	; 0x70
 800571c:	4b74      	ldr	r3, [pc, #464]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800571e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005720:	4a73      	ldr	r2, [pc, #460]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005722:	f023 0304 	bic.w	r3, r3, #4
 8005726:	6713      	str	r3, [r2, #112]	; 0x70
 8005728:	e01c      	b.n	8005764 <HAL_RCC_OscConfig+0x5e0>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	2b05      	cmp	r3, #5
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0x5c8>
 8005732:	4b6f      	ldr	r3, [pc, #444]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005736:	4a6e      	ldr	r2, [pc, #440]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005738:	f043 0304 	orr.w	r3, r3, #4
 800573c:	6713      	str	r3, [r2, #112]	; 0x70
 800573e:	4b6c      	ldr	r3, [pc, #432]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005742:	4a6b      	ldr	r2, [pc, #428]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005744:	f043 0301 	orr.w	r3, r3, #1
 8005748:	6713      	str	r3, [r2, #112]	; 0x70
 800574a:	e00b      	b.n	8005764 <HAL_RCC_OscConfig+0x5e0>
 800574c:	4b68      	ldr	r3, [pc, #416]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800574e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005750:	4a67      	ldr	r2, [pc, #412]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005752:	f023 0301 	bic.w	r3, r3, #1
 8005756:	6713      	str	r3, [r2, #112]	; 0x70
 8005758:	4b65      	ldr	r3, [pc, #404]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800575a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800575c:	4a64      	ldr	r2, [pc, #400]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800575e:	f023 0304 	bic.w	r3, r3, #4
 8005762:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d015      	beq.n	8005798 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576c:	f7fb ff8a 	bl	8001684 <HAL_GetTick>
 8005770:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005772:	e00a      	b.n	800578a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005774:	f7fb ff86 	bl	8001684 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005782:	4293      	cmp	r3, r2
 8005784:	d901      	bls.n	800578a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e14e      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800578a:	4b59      	ldr	r3, [pc, #356]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800578c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0ee      	beq.n	8005774 <HAL_RCC_OscConfig+0x5f0>
 8005796:	e014      	b.n	80057c2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005798:	f7fb ff74 	bl	8001684 <HAL_GetTick>
 800579c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800579e:	e00a      	b.n	80057b6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057a0:	f7fb ff70 	bl	8001684 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e138      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80057b6:	4b4e      	ldr	r3, [pc, #312]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80057b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1ee      	bne.n	80057a0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 812d 	beq.w	8005a26 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80057cc:	4b48      	ldr	r3, [pc, #288]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80057d4:	2b18      	cmp	r3, #24
 80057d6:	f000 80bd 	beq.w	8005954 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057de:	2b02      	cmp	r3, #2
 80057e0:	f040 809e 	bne.w	8005920 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e4:	4b42      	ldr	r3, [pc, #264]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a41      	ldr	r2, [pc, #260]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80057ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f0:	f7fb ff48 	bl	8001684 <HAL_GetTick>
 80057f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80057f6:	e008      	b.n	800580a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f8:	f7fb ff44 	bl	8001684 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d901      	bls.n	800580a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e10e      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800580a:	4b39      	ldr	r3, [pc, #228]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1f0      	bne.n	80057f8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005816:	4b36      	ldr	r3, [pc, #216]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005818:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800581a:	4b37      	ldr	r3, [pc, #220]	; (80058f8 <HAL_RCC_OscConfig+0x774>)
 800581c:	4013      	ands	r3, r2
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005826:	0112      	lsls	r2, r2, #4
 8005828:	430a      	orrs	r2, r1
 800582a:	4931      	ldr	r1, [pc, #196]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800582c:	4313      	orrs	r3, r2
 800582e:	628b      	str	r3, [r1, #40]	; 0x28
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005834:	3b01      	subs	r3, #1
 8005836:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800583e:	3b01      	subs	r3, #1
 8005840:	025b      	lsls	r3, r3, #9
 8005842:	b29b      	uxth	r3, r3
 8005844:	431a      	orrs	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800584a:	3b01      	subs	r3, #1
 800584c:	041b      	lsls	r3, r3, #16
 800584e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005852:	431a      	orrs	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005858:	3b01      	subs	r3, #1
 800585a:	061b      	lsls	r3, r3, #24
 800585c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005860:	4923      	ldr	r1, [pc, #140]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005862:	4313      	orrs	r3, r2
 8005864:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005866:	4b22      	ldr	r3, [pc, #136]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800586a:	4a21      	ldr	r2, [pc, #132]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800586c:	f023 0301 	bic.w	r3, r3, #1
 8005870:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005872:	4b1f      	ldr	r3, [pc, #124]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005874:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005876:	4b21      	ldr	r3, [pc, #132]	; (80058fc <HAL_RCC_OscConfig+0x778>)
 8005878:	4013      	ands	r3, r2
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800587e:	00d2      	lsls	r2, r2, #3
 8005880:	491b      	ldr	r1, [pc, #108]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005882:	4313      	orrs	r3, r2
 8005884:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005886:	4b1a      	ldr	r3, [pc, #104]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800588a:	f023 020c 	bic.w	r2, r3, #12
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005892:	4917      	ldr	r1, [pc, #92]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 8005894:	4313      	orrs	r3, r2
 8005896:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005898:	4b15      	ldr	r3, [pc, #84]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 800589a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589c:	f023 0202 	bic.w	r2, r3, #2
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a4:	4912      	ldr	r1, [pc, #72]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80058aa:	4b11      	ldr	r3, [pc, #68]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ae:	4a10      	ldr	r2, [pc, #64]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058b6:	4b0e      	ldr	r3, [pc, #56]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ba:	4a0d      	ldr	r2, [pc, #52]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058c0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80058c2:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c6:	4a0a      	ldr	r2, [pc, #40]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058cc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80058ce:	4b08      	ldr	r3, [pc, #32]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d2:	4a07      	ldr	r2, [pc, #28]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058d4:	f043 0301 	orr.w	r3, r3, #1
 80058d8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058da:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a04      	ldr	r2, [pc, #16]	; (80058f0 <HAL_RCC_OscConfig+0x76c>)
 80058e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e6:	f7fb fecd 	bl	8001684 <HAL_GetTick>
 80058ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80058ec:	e011      	b.n	8005912 <HAL_RCC_OscConfig+0x78e>
 80058ee:	bf00      	nop
 80058f0:	58024400 	.word	0x58024400
 80058f4:	58024800 	.word	0x58024800
 80058f8:	fffffc0c 	.word	0xfffffc0c
 80058fc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005900:	f7fb fec0 	bl	8001684 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b02      	cmp	r3, #2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e08a      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005912:	4b47      	ldr	r3, [pc, #284]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCC_OscConfig+0x77c>
 800591e:	e082      	b.n	8005a26 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005920:	4b43      	ldr	r3, [pc, #268]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a42      	ldr	r2, [pc, #264]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005926:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800592a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592c:	f7fb feaa 	bl	8001684 <HAL_GetTick>
 8005930:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005932:	e008      	b.n	8005946 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005934:	f7fb fea6 	bl	8001684 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	2b02      	cmp	r3, #2
 8005940:	d901      	bls.n	8005946 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e070      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005946:	4b3a      	ldr	r3, [pc, #232]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1f0      	bne.n	8005934 <HAL_RCC_OscConfig+0x7b0>
 8005952:	e068      	b.n	8005a26 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005954:	4b36      	ldr	r3, [pc, #216]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005958:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800595a:	4b35      	ldr	r3, [pc, #212]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 800595c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005964:	2b01      	cmp	r3, #1
 8005966:	d031      	beq.n	80059cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	f003 0203 	and.w	r2, r3, #3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005972:	429a      	cmp	r2, r3
 8005974:	d12a      	bne.n	80059cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	091b      	lsrs	r3, r3, #4
 800597a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005982:	429a      	cmp	r2, r3
 8005984:	d122      	bne.n	80059cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005990:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005992:	429a      	cmp	r2, r3
 8005994:	d11a      	bne.n	80059cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	0a5b      	lsrs	r3, r3, #9
 800599a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059a2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d111      	bne.n	80059cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	0c1b      	lsrs	r3, r3, #16
 80059ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d108      	bne.n	80059cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	0e1b      	lsrs	r3, r3, #24
 80059be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d001      	beq.n	80059d0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e02b      	b.n	8005a28 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80059d0:	4b17      	ldr	r3, [pc, #92]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 80059d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d4:	08db      	lsrs	r3, r3, #3
 80059d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80059da:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d01f      	beq.n	8005a26 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80059e6:	4b12      	ldr	r3, [pc, #72]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 80059e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ea:	4a11      	ldr	r2, [pc, #68]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 80059ec:	f023 0301 	bic.w	r3, r3, #1
 80059f0:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80059f2:	f7fb fe47 	bl	8001684 <HAL_GetTick>
 80059f6:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80059f8:	bf00      	nop
 80059fa:	f7fb fe43 	bl	8001684 <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d0f9      	beq.n	80059fa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005a06:	4b0a      	ldr	r3, [pc, #40]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005a08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a0a:	4b0a      	ldr	r3, [pc, #40]	; (8005a34 <HAL_RCC_OscConfig+0x8b0>)
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005a12:	00d2      	lsls	r2, r2, #3
 8005a14:	4906      	ldr	r1, [pc, #24]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005a1a:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1e:	4a04      	ldr	r2, [pc, #16]	; (8005a30 <HAL_RCC_OscConfig+0x8ac>)
 8005a20:	f043 0301 	orr.w	r3, r3, #1
 8005a24:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3730      	adds	r7, #48	; 0x30
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	58024400 	.word	0x58024400
 8005a34:	ffff0007 	.word	0xffff0007

08005a38 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e19c      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a4c:	4b8a      	ldr	r3, [pc, #552]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 030f 	and.w	r3, r3, #15
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d910      	bls.n	8005a7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a5a:	4b87      	ldr	r3, [pc, #540]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f023 020f 	bic.w	r2, r3, #15
 8005a62:	4985      	ldr	r1, [pc, #532]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a6a:	4b83      	ldr	r3, [pc, #524]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 030f 	and.w	r3, r3, #15
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d001      	beq.n	8005a7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e184      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0304 	and.w	r3, r3, #4
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d010      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	691a      	ldr	r2, [r3, #16]
 8005a8c:	4b7b      	ldr	r3, [pc, #492]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d908      	bls.n	8005aaa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005a98:	4b78      	ldr	r3, [pc, #480]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	4975      	ldr	r1, [pc, #468]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d010      	beq.n	8005ad8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695a      	ldr	r2, [r3, #20]
 8005aba:	4b70      	ldr	r3, [pc, #448]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d908      	bls.n	8005ad8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005ac6:	4b6d      	ldr	r3, [pc, #436]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	496a      	ldr	r1, [pc, #424]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0310 	and.w	r3, r3, #16
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d010      	beq.n	8005b06 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	699a      	ldr	r2, [r3, #24]
 8005ae8:	4b64      	ldr	r3, [pc, #400]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005aea:	69db      	ldr	r3, [r3, #28]
 8005aec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d908      	bls.n	8005b06 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005af4:	4b61      	ldr	r3, [pc, #388]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005af6:	69db      	ldr	r3, [r3, #28]
 8005af8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	495e      	ldr	r1, [pc, #376]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0320 	and.w	r3, r3, #32
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d010      	beq.n	8005b34 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69da      	ldr	r2, [r3, #28]
 8005b16:	4b59      	ldr	r3, [pc, #356]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d908      	bls.n	8005b34 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005b22:	4b56      	ldr	r3, [pc, #344]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	4953      	ldr	r1, [pc, #332]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d010      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	68da      	ldr	r2, [r3, #12]
 8005b44:	4b4d      	ldr	r3, [pc, #308]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	f003 030f 	and.w	r3, r3, #15
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d908      	bls.n	8005b62 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b50:	4b4a      	ldr	r3, [pc, #296]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	f023 020f 	bic.w	r2, r3, #15
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	4947      	ldr	r1, [pc, #284]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d055      	beq.n	8005c1a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005b6e:	4b43      	ldr	r3, [pc, #268]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	4940      	ldr	r1, [pc, #256]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d107      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b88:	4b3c      	ldr	r3, [pc, #240]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d121      	bne.n	8005bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e0f6      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	2b03      	cmp	r3, #3
 8005b9e:	d107      	bne.n	8005bb0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ba0:	4b36      	ldr	r3, [pc, #216]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d115      	bne.n	8005bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e0ea      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d107      	bne.n	8005bc8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005bb8:	4b30      	ldr	r3, [pc, #192]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d109      	bne.n	8005bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0de      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bc8:	4b2c      	ldr	r3, [pc, #176]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0304 	and.w	r3, r3, #4
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e0d6      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005bd8:	4b28      	ldr	r3, [pc, #160]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	f023 0207 	bic.w	r2, r3, #7
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	4925      	ldr	r1, [pc, #148]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bea:	f7fb fd4b 	bl	8001684 <HAL_GetTick>
 8005bee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bf0:	e00a      	b.n	8005c08 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bf2:	f7fb fd47 	bl	8001684 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d901      	bls.n	8005c08 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e0be      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c08:	4b1c      	ldr	r3, [pc, #112]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	00db      	lsls	r3, r3, #3
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d1eb      	bne.n	8005bf2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0302 	and.w	r3, r3, #2
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d010      	beq.n	8005c48 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	4b14      	ldr	r3, [pc, #80]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	f003 030f 	and.w	r3, r3, #15
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d208      	bcs.n	8005c48 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c36:	4b11      	ldr	r3, [pc, #68]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	f023 020f 	bic.w	r2, r3, #15
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	490e      	ldr	r1, [pc, #56]	; (8005c7c <HAL_RCC_ClockConfig+0x244>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c48:	4b0b      	ldr	r3, [pc, #44]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 030f 	and.w	r3, r3, #15
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d214      	bcs.n	8005c80 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c56:	4b08      	ldr	r3, [pc, #32]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f023 020f 	bic.w	r2, r3, #15
 8005c5e:	4906      	ldr	r1, [pc, #24]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c66:	4b04      	ldr	r3, [pc, #16]	; (8005c78 <HAL_RCC_ClockConfig+0x240>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 030f 	and.w	r3, r3, #15
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d005      	beq.n	8005c80 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e086      	b.n	8005d86 <HAL_RCC_ClockConfig+0x34e>
 8005c78:	52002000 	.word	0x52002000
 8005c7c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0304 	and.w	r3, r3, #4
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d010      	beq.n	8005cae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	4b3f      	ldr	r3, [pc, #252]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d208      	bcs.n	8005cae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005c9c:	4b3c      	ldr	r3, [pc, #240]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	4939      	ldr	r1, [pc, #228]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005caa:	4313      	orrs	r3, r2
 8005cac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0308 	and.w	r3, r3, #8
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d010      	beq.n	8005cdc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	695a      	ldr	r2, [r3, #20]
 8005cbe:	4b34      	ldr	r3, [pc, #208]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d208      	bcs.n	8005cdc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005cca:	4b31      	ldr	r3, [pc, #196]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	695b      	ldr	r3, [r3, #20]
 8005cd6:	492e      	ldr	r1, [pc, #184]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0310 	and.w	r3, r3, #16
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d010      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	699a      	ldr	r2, [r3, #24]
 8005cec:	4b28      	ldr	r3, [pc, #160]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d208      	bcs.n	8005d0a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005cf8:	4b25      	ldr	r3, [pc, #148]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005cfa:	69db      	ldr	r3, [r3, #28]
 8005cfc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	4922      	ldr	r1, [pc, #136]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0320 	and.w	r3, r3, #32
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d010      	beq.n	8005d38 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	69da      	ldr	r2, [r3, #28]
 8005d1a:	4b1d      	ldr	r3, [pc, #116]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d208      	bcs.n	8005d38 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005d26:	4b1a      	ldr	r3, [pc, #104]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	4917      	ldr	r1, [pc, #92]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005d38:	f000 f834 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	4b14      	ldr	r3, [pc, #80]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	0a1b      	lsrs	r3, r3, #8
 8005d44:	f003 030f 	and.w	r3, r3, #15
 8005d48:	4912      	ldr	r1, [pc, #72]	; (8005d94 <HAL_RCC_ClockConfig+0x35c>)
 8005d4a:	5ccb      	ldrb	r3, [r1, r3]
 8005d4c:	f003 031f 	and.w	r3, r3, #31
 8005d50:	fa22 f303 	lsr.w	r3, r2, r3
 8005d54:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d56:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <HAL_RCC_ClockConfig+0x358>)
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	f003 030f 	and.w	r3, r3, #15
 8005d5e:	4a0d      	ldr	r2, [pc, #52]	; (8005d94 <HAL_RCC_ClockConfig+0x35c>)
 8005d60:	5cd3      	ldrb	r3, [r2, r3]
 8005d62:	f003 031f 	and.w	r3, r3, #31
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	fa22 f303 	lsr.w	r3, r2, r3
 8005d6c:	4a0a      	ldr	r2, [pc, #40]	; (8005d98 <HAL_RCC_ClockConfig+0x360>)
 8005d6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005d70:	4a0a      	ldr	r2, [pc, #40]	; (8005d9c <HAL_RCC_ClockConfig+0x364>)
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005d76:	4b0a      	ldr	r3, [pc, #40]	; (8005da0 <HAL_RCC_ClockConfig+0x368>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fb fc38 	bl	80015f0 <HAL_InitTick>
 8005d80:	4603      	mov	r3, r0
 8005d82:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3718      	adds	r7, #24
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	58024400 	.word	0x58024400
 8005d94:	0800acc4 	.word	0x0800acc4
 8005d98:	24000004 	.word	0x24000004
 8005d9c:	24000000 	.word	0x24000000
 8005da0:	24000008 	.word	0x24000008

08005da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b089      	sub	sp, #36	; 0x24
 8005da8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005daa:	4bb3      	ldr	r3, [pc, #716]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005db2:	2b18      	cmp	r3, #24
 8005db4:	f200 8155 	bhi.w	8006062 <HAL_RCC_GetSysClockFreq+0x2be>
 8005db8:	a201      	add	r2, pc, #4	; (adr r2, 8005dc0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbe:	bf00      	nop
 8005dc0:	08005e25 	.word	0x08005e25
 8005dc4:	08006063 	.word	0x08006063
 8005dc8:	08006063 	.word	0x08006063
 8005dcc:	08006063 	.word	0x08006063
 8005dd0:	08006063 	.word	0x08006063
 8005dd4:	08006063 	.word	0x08006063
 8005dd8:	08006063 	.word	0x08006063
 8005ddc:	08006063 	.word	0x08006063
 8005de0:	08005e4b 	.word	0x08005e4b
 8005de4:	08006063 	.word	0x08006063
 8005de8:	08006063 	.word	0x08006063
 8005dec:	08006063 	.word	0x08006063
 8005df0:	08006063 	.word	0x08006063
 8005df4:	08006063 	.word	0x08006063
 8005df8:	08006063 	.word	0x08006063
 8005dfc:	08006063 	.word	0x08006063
 8005e00:	08005e51 	.word	0x08005e51
 8005e04:	08006063 	.word	0x08006063
 8005e08:	08006063 	.word	0x08006063
 8005e0c:	08006063 	.word	0x08006063
 8005e10:	08006063 	.word	0x08006063
 8005e14:	08006063 	.word	0x08006063
 8005e18:	08006063 	.word	0x08006063
 8005e1c:	08006063 	.word	0x08006063
 8005e20:	08005e57 	.word	0x08005e57
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e24:	4b94      	ldr	r3, [pc, #592]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0320 	and.w	r3, r3, #32
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d009      	beq.n	8005e44 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e30:	4b91      	ldr	r3, [pc, #580]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	08db      	lsrs	r3, r3, #3
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	4a90      	ldr	r2, [pc, #576]	; (800607c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e40:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005e42:	e111      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005e44:	4b8d      	ldr	r3, [pc, #564]	; (800607c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005e46:	61bb      	str	r3, [r7, #24]
      break;
 8005e48:	e10e      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005e4a:	4b8d      	ldr	r3, [pc, #564]	; (8006080 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005e4c:	61bb      	str	r3, [r7, #24]
      break;
 8005e4e:	e10b      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005e50:	4b8c      	ldr	r3, [pc, #560]	; (8006084 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005e52:	61bb      	str	r3, [r7, #24]
      break;
 8005e54:	e108      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e56:	4b88      	ldr	r3, [pc, #544]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5a:	f003 0303 	and.w	r3, r3, #3
 8005e5e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005e60:	4b85      	ldr	r3, [pc, #532]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e64:	091b      	lsrs	r3, r3, #4
 8005e66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e6a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005e6c:	4b82      	ldr	r3, [pc, #520]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e70:	f003 0301 	and.w	r3, r3, #1
 8005e74:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005e76:	4b80      	ldr	r3, [pc, #512]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e7a:	08db      	lsrs	r3, r3, #3
 8005e7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	fb02 f303 	mul.w	r3, r2, r3
 8005e86:	ee07 3a90 	vmov	s15, r3
 8005e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 80e1 	beq.w	800605c <HAL_RCC_GetSysClockFreq+0x2b8>
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	f000 8083 	beq.w	8005fa8 <HAL_RCC_GetSysClockFreq+0x204>
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	f200 80a1 	bhi.w	8005fec <HAL_RCC_GetSysClockFreq+0x248>
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x114>
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d056      	beq.n	8005f64 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005eb6:	e099      	b.n	8005fec <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005eb8:	4b6f      	ldr	r3, [pc, #444]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0320 	and.w	r3, r3, #32
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d02d      	beq.n	8005f20 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ec4:	4b6c      	ldr	r3, [pc, #432]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	08db      	lsrs	r3, r3, #3
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	4a6b      	ldr	r2, [pc, #428]	; (800607c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ed4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	ee07 3a90 	vmov	s15, r3
 8005edc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	ee07 3a90 	vmov	s15, r3
 8005ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eee:	4b62      	ldr	r3, [pc, #392]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef6:	ee07 3a90 	vmov	s15, r3
 8005efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005efe:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f02:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f1a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005f1e:	e087      	b.n	8006030 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	ee07 3a90 	vmov	s15, r3
 8005f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f2a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800608c <HAL_RCC_GetSysClockFreq+0x2e8>
 8005f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f32:	4b51      	ldr	r3, [pc, #324]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f3a:	ee07 3a90 	vmov	s15, r3
 8005f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f42:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f46:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005f62:	e065      	b.n	8006030 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	ee07 3a90 	vmov	s15, r3
 8005f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f6e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006090 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f76:	4b40      	ldr	r3, [pc, #256]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f7e:	ee07 3a90 	vmov	s15, r3
 8005f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f86:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f8a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fa2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005fa6:	e043      	b.n	8006030 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	ee07 3a90 	vmov	s15, r3
 8005fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fb2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006094 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fba:	4b2f      	ldr	r3, [pc, #188]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fc2:	ee07 3a90 	vmov	s15, r3
 8005fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fca:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fce:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fe6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005fea:	e021      	b.n	8006030 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	ee07 3a90 	vmov	s15, r3
 8005ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ff6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006090 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ffe:	4b1e      	ldr	r3, [pc, #120]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006006:	ee07 3a90 	vmov	s15, r3
 800600a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800600e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006012:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006088 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800601a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800601e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800602a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800602e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006030:	4b11      	ldr	r3, [pc, #68]	; (8006078 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006034:	0a5b      	lsrs	r3, r3, #9
 8006036:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800603a:	3301      	adds	r3, #1
 800603c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	ee07 3a90 	vmov	s15, r3
 8006044:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006048:	edd7 6a07 	vldr	s13, [r7, #28]
 800604c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006050:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006054:	ee17 3a90 	vmov	r3, s15
 8006058:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800605a:	e005      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	61bb      	str	r3, [r7, #24]
      break;
 8006060:	e002      	b.n	8006068 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006062:	4b07      	ldr	r3, [pc, #28]	; (8006080 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006064:	61bb      	str	r3, [r7, #24]
      break;
 8006066:	bf00      	nop
  }

  return sysclockfreq;
 8006068:	69bb      	ldr	r3, [r7, #24]
}
 800606a:	4618      	mov	r0, r3
 800606c:	3724      	adds	r7, #36	; 0x24
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	58024400 	.word	0x58024400
 800607c:	03d09000 	.word	0x03d09000
 8006080:	003d0900 	.word	0x003d0900
 8006084:	007a1200 	.word	0x007a1200
 8006088:	46000000 	.word	0x46000000
 800608c:	4c742400 	.word	0x4c742400
 8006090:	4a742400 	.word	0x4a742400
 8006094:	4af42400 	.word	0x4af42400

08006098 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800609e:	f7ff fe81 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 80060a2:	4602      	mov	r2, r0
 80060a4:	4b10      	ldr	r3, [pc, #64]	; (80060e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	0a1b      	lsrs	r3, r3, #8
 80060aa:	f003 030f 	and.w	r3, r3, #15
 80060ae:	490f      	ldr	r1, [pc, #60]	; (80060ec <HAL_RCC_GetHCLKFreq+0x54>)
 80060b0:	5ccb      	ldrb	r3, [r1, r3]
 80060b2:	f003 031f 	and.w	r3, r3, #31
 80060b6:	fa22 f303 	lsr.w	r3, r2, r3
 80060ba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060bc:	4b0a      	ldr	r3, [pc, #40]	; (80060e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80060be:	699b      	ldr	r3, [r3, #24]
 80060c0:	f003 030f 	and.w	r3, r3, #15
 80060c4:	4a09      	ldr	r2, [pc, #36]	; (80060ec <HAL_RCC_GetHCLKFreq+0x54>)
 80060c6:	5cd3      	ldrb	r3, [r2, r3]
 80060c8:	f003 031f 	and.w	r3, r3, #31
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	fa22 f303 	lsr.w	r3, r2, r3
 80060d2:	4a07      	ldr	r2, [pc, #28]	; (80060f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80060d4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80060d6:	4a07      	ldr	r2, [pc, #28]	; (80060f4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80060dc:	4b04      	ldr	r3, [pc, #16]	; (80060f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80060de:	681b      	ldr	r3, [r3, #0]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	58024400 	.word	0x58024400
 80060ec:	0800acc4 	.word	0x0800acc4
 80060f0:	24000004 	.word	0x24000004
 80060f4:	24000000 	.word	0x24000000

080060f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80060fc:	f7ff ffcc 	bl	8006098 <HAL_RCC_GetHCLKFreq>
 8006100:	4602      	mov	r2, r0
 8006102:	4b06      	ldr	r3, [pc, #24]	; (800611c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	091b      	lsrs	r3, r3, #4
 8006108:	f003 0307 	and.w	r3, r3, #7
 800610c:	4904      	ldr	r1, [pc, #16]	; (8006120 <HAL_RCC_GetPCLK1Freq+0x28>)
 800610e:	5ccb      	ldrb	r3, [r1, r3]
 8006110:	f003 031f 	and.w	r3, r3, #31
 8006114:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006118:	4618      	mov	r0, r3
 800611a:	bd80      	pop	{r7, pc}
 800611c:	58024400 	.word	0x58024400
 8006120:	0800acc4 	.word	0x0800acc4

08006124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006128:	f7ff ffb6 	bl	8006098 <HAL_RCC_GetHCLKFreq>
 800612c:	4602      	mov	r2, r0
 800612e:	4b06      	ldr	r3, [pc, #24]	; (8006148 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	0a1b      	lsrs	r3, r3, #8
 8006134:	f003 0307 	and.w	r3, r3, #7
 8006138:	4904      	ldr	r1, [pc, #16]	; (800614c <HAL_RCC_GetPCLK2Freq+0x28>)
 800613a:	5ccb      	ldrb	r3, [r1, r3]
 800613c:	f003 031f 	and.w	r3, r3, #31
 8006140:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006144:	4618      	mov	r0, r3
 8006146:	bd80      	pop	{r7, pc}
 8006148:	58024400 	.word	0x58024400
 800614c:	0800acc4 	.word	0x0800acc4

08006150 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006154:	b0ca      	sub	sp, #296	; 0x128
 8006156:	af00      	add	r7, sp, #0
 8006158:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800615c:	2300      	movs	r3, #0
 800615e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006162:	2300      	movs	r3, #0
 8006164:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006168:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800616c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006170:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8006174:	2500      	movs	r5, #0
 8006176:	ea54 0305 	orrs.w	r3, r4, r5
 800617a:	d049      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800617c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006180:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006182:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006186:	d02f      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006188:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800618c:	d828      	bhi.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800618e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006192:	d01a      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006194:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006198:	d822      	bhi.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800619a:	2b00      	cmp	r3, #0
 800619c:	d003      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800619e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061a2:	d007      	beq.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80061a4:	e01c      	b.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061a6:	4bb8      	ldr	r3, [pc, #736]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061aa:	4ab7      	ldr	r2, [pc, #732]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80061b2:	e01a      	b.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061b8:	3308      	adds	r3, #8
 80061ba:	2102      	movs	r1, #2
 80061bc:	4618      	mov	r0, r3
 80061be:	f001 fc8f 	bl	8007ae0 <RCCEx_PLL2_Config>
 80061c2:	4603      	mov	r3, r0
 80061c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80061c8:	e00f      	b.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80061ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061ce:	3328      	adds	r3, #40	; 0x28
 80061d0:	2102      	movs	r1, #2
 80061d2:	4618      	mov	r0, r3
 80061d4:	f001 fd36 	bl	8007c44 <RCCEx_PLL3_Config>
 80061d8:	4603      	mov	r3, r0
 80061da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80061de:	e004      	b.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80061e6:	e000      	b.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80061e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d10a      	bne.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80061f2:	4ba5      	ldr	r3, [pc, #660]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061f6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80061fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006200:	4aa1      	ldr	r2, [pc, #644]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006202:	430b      	orrs	r3, r1
 8006204:	6513      	str	r3, [r2, #80]	; 0x50
 8006206:	e003      	b.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006208:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800620c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006210:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006218:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800621c:	f04f 0900 	mov.w	r9, #0
 8006220:	ea58 0309 	orrs.w	r3, r8, r9
 8006224:	d047      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006226:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800622a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800622c:	2b04      	cmp	r3, #4
 800622e:	d82a      	bhi.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006230:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006236:	bf00      	nop
 8006238:	0800624d 	.word	0x0800624d
 800623c:	0800625b 	.word	0x0800625b
 8006240:	08006271 	.word	0x08006271
 8006244:	0800628f 	.word	0x0800628f
 8006248:	0800628f 	.word	0x0800628f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800624c:	4b8e      	ldr	r3, [pc, #568]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800624e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006250:	4a8d      	ldr	r2, [pc, #564]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006252:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006256:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006258:	e01a      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800625a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800625e:	3308      	adds	r3, #8
 8006260:	2100      	movs	r1, #0
 8006262:	4618      	mov	r0, r3
 8006264:	f001 fc3c 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006268:	4603      	mov	r3, r0
 800626a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800626e:	e00f      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006270:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006274:	3328      	adds	r3, #40	; 0x28
 8006276:	2100      	movs	r1, #0
 8006278:	4618      	mov	r0, r3
 800627a:	f001 fce3 	bl	8007c44 <RCCEx_PLL3_Config>
 800627e:	4603      	mov	r3, r0
 8006280:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006284:	e004      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800628c:	e000      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800628e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006290:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10a      	bne.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006298:	4b7b      	ldr	r3, [pc, #492]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800629a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629c:	f023 0107 	bic.w	r1, r3, #7
 80062a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80062a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062a6:	4a78      	ldr	r2, [pc, #480]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062a8:	430b      	orrs	r3, r1
 80062aa:	6513      	str	r3, [r2, #80]	; 0x50
 80062ac:	e003      	b.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80062b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80062b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80062ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062be:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80062c2:	f04f 0b00 	mov.w	fp, #0
 80062c6:	ea5a 030b 	orrs.w	r3, sl, fp
 80062ca:	d04c      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80062cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80062d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062d6:	d030      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80062d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062dc:	d829      	bhi.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80062de:	2bc0      	cmp	r3, #192	; 0xc0
 80062e0:	d02d      	beq.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80062e2:	2bc0      	cmp	r3, #192	; 0xc0
 80062e4:	d825      	bhi.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80062e6:	2b80      	cmp	r3, #128	; 0x80
 80062e8:	d018      	beq.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80062ea:	2b80      	cmp	r3, #128	; 0x80
 80062ec:	d821      	bhi.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d002      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80062f2:	2b40      	cmp	r3, #64	; 0x40
 80062f4:	d007      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80062f6:	e01c      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062f8:	4b63      	ldr	r3, [pc, #396]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062fc:	4a62      	ldr	r2, [pc, #392]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006302:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006304:	e01c      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006306:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800630a:	3308      	adds	r3, #8
 800630c:	2100      	movs	r1, #0
 800630e:	4618      	mov	r0, r3
 8006310:	f001 fbe6 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006314:	4603      	mov	r3, r0
 8006316:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800631a:	e011      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800631c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006320:	3328      	adds	r3, #40	; 0x28
 8006322:	2100      	movs	r1, #0
 8006324:	4618      	mov	r0, r3
 8006326:	f001 fc8d 	bl	8007c44 <RCCEx_PLL3_Config>
 800632a:	4603      	mov	r3, r0
 800632c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006330:	e006      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006338:	e002      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800633a:	bf00      	nop
 800633c:	e000      	b.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800633e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006340:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10a      	bne.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006348:	4b4f      	ldr	r3, [pc, #316]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800634a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800634c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8006350:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006356:	4a4c      	ldr	r2, [pc, #304]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006358:	430b      	orrs	r3, r1
 800635a:	6513      	str	r3, [r2, #80]	; 0x50
 800635c:	e003      	b.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800635e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006362:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006366:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800636a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8006372:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006376:	2300      	movs	r3, #0
 8006378:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800637c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8006380:	460b      	mov	r3, r1
 8006382:	4313      	orrs	r3, r2
 8006384:	d053      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006386:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800638a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800638e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006392:	d035      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006394:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006398:	d82e      	bhi.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800639a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800639e:	d031      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80063a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80063a4:	d828      	bhi.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80063a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063aa:	d01a      	beq.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80063ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063b0:	d822      	bhi.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80063b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80063ba:	d007      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80063bc:	e01c      	b.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063be:	4b32      	ldr	r3, [pc, #200]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80063c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c2:	4a31      	ldr	r2, [pc, #196]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80063c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063ca:	e01c      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80063cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80063d0:	3308      	adds	r3, #8
 80063d2:	2100      	movs	r1, #0
 80063d4:	4618      	mov	r0, r3
 80063d6:	f001 fb83 	bl	8007ae0 <RCCEx_PLL2_Config>
 80063da:	4603      	mov	r3, r0
 80063dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80063e0:	e011      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80063e6:	3328      	adds	r3, #40	; 0x28
 80063e8:	2100      	movs	r1, #0
 80063ea:	4618      	mov	r0, r3
 80063ec:	f001 fc2a 	bl	8007c44 <RCCEx_PLL3_Config>
 80063f0:	4603      	mov	r3, r0
 80063f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063f6:	e006      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80063fe:	e002      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006400:	bf00      	nop
 8006402:	e000      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006404:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006406:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800640a:	2b00      	cmp	r3, #0
 800640c:	d10b      	bne.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800640e:	4b1e      	ldr	r3, [pc, #120]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006412:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8006416:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800641a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800641e:	4a1a      	ldr	r2, [pc, #104]	; (8006488 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006420:	430b      	orrs	r3, r1
 8006422:	6593      	str	r3, [r2, #88]	; 0x58
 8006424:	e003      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006426:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800642a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800642e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800643a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800643e:	2300      	movs	r3, #0
 8006440:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006444:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8006448:	460b      	mov	r3, r1
 800644a:	4313      	orrs	r3, r2
 800644c:	d056      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800644e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006452:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006456:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800645a:	d038      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800645c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006460:	d831      	bhi.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006462:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006466:	d034      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006468:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800646c:	d82b      	bhi.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800646e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006472:	d01d      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006474:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006478:	d825      	bhi.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800647a:	2b00      	cmp	r3, #0
 800647c:	d006      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800647e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006482:	d00a      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006484:	e01f      	b.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006486:	bf00      	nop
 8006488:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800648c:	4ba2      	ldr	r3, [pc, #648]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800648e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006490:	4aa1      	ldr	r2, [pc, #644]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006492:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006496:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006498:	e01c      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800649a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800649e:	3308      	adds	r3, #8
 80064a0:	2100      	movs	r1, #0
 80064a2:	4618      	mov	r0, r3
 80064a4:	f001 fb1c 	bl	8007ae0 <RCCEx_PLL2_Config>
 80064a8:	4603      	mov	r3, r0
 80064aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80064ae:	e011      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80064b4:	3328      	adds	r3, #40	; 0x28
 80064b6:	2100      	movs	r1, #0
 80064b8:	4618      	mov	r0, r3
 80064ba:	f001 fbc3 	bl	8007c44 <RCCEx_PLL3_Config>
 80064be:	4603      	mov	r3, r0
 80064c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80064c4:	e006      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80064cc:	e002      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80064ce:	bf00      	nop
 80064d0:	e000      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80064d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d10b      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80064dc:	4b8e      	ldr	r3, [pc, #568]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064e0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80064e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80064e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80064ec:	4a8a      	ldr	r2, [pc, #552]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064ee:	430b      	orrs	r3, r1
 80064f0:	6593      	str	r3, [r2, #88]	; 0x58
 80064f2:	e003      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80064f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80064fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006504:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8006508:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800650c:	2300      	movs	r3, #0
 800650e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006512:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8006516:	460b      	mov	r3, r1
 8006518:	4313      	orrs	r3, r2
 800651a:	d03a      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800651c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006522:	2b30      	cmp	r3, #48	; 0x30
 8006524:	d01f      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006526:	2b30      	cmp	r3, #48	; 0x30
 8006528:	d819      	bhi.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800652a:	2b20      	cmp	r3, #32
 800652c:	d00c      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800652e:	2b20      	cmp	r3, #32
 8006530:	d815      	bhi.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006532:	2b00      	cmp	r3, #0
 8006534:	d019      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006536:	2b10      	cmp	r3, #16
 8006538:	d111      	bne.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800653a:	4b77      	ldr	r3, [pc, #476]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800653c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653e:	4a76      	ldr	r2, [pc, #472]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006544:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006546:	e011      	b.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006548:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800654c:	3308      	adds	r3, #8
 800654e:	2102      	movs	r1, #2
 8006550:	4618      	mov	r0, r3
 8006552:	f001 fac5 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006556:	4603      	mov	r3, r0
 8006558:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800655c:	e006      	b.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006564:	e002      	b.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006566:	bf00      	nop
 8006568:	e000      	b.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800656a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800656c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006570:	2b00      	cmp	r3, #0
 8006572:	d10a      	bne.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006574:	4b68      	ldr	r3, [pc, #416]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006578:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800657c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006582:	4a65      	ldr	r2, [pc, #404]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006584:	430b      	orrs	r3, r1
 8006586:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006588:	e003      	b.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800658a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800658e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800659e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80065a2:	2300      	movs	r3, #0
 80065a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80065a8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80065ac:	460b      	mov	r3, r1
 80065ae:	4313      	orrs	r3, r2
 80065b0:	d051      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80065b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80065b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065bc:	d035      	beq.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80065be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065c2:	d82e      	bhi.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80065c4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065c8:	d031      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80065ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065ce:	d828      	bhi.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80065d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065d4:	d01a      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80065d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065da:	d822      	bhi.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d003      	beq.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80065e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e4:	d007      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80065e6:	e01c      	b.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065e8:	4b4b      	ldr	r3, [pc, #300]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80065ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ec:	4a4a      	ldr	r2, [pc, #296]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80065ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80065f4:	e01c      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80065fa:	3308      	adds	r3, #8
 80065fc:	2100      	movs	r1, #0
 80065fe:	4618      	mov	r0, r3
 8006600:	f001 fa6e 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006604:	4603      	mov	r3, r0
 8006606:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800660a:	e011      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800660c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006610:	3328      	adds	r3, #40	; 0x28
 8006612:	2100      	movs	r1, #0
 8006614:	4618      	mov	r0, r3
 8006616:	f001 fb15 	bl	8007c44 <RCCEx_PLL3_Config>
 800661a:	4603      	mov	r3, r0
 800661c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006620:	e006      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006628:	e002      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800662a:	bf00      	nop
 800662c:	e000      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800662e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006630:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006634:	2b00      	cmp	r3, #0
 8006636:	d10a      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006638:	4b37      	ldr	r3, [pc, #220]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800663a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800663c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8006640:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006646:	4a34      	ldr	r2, [pc, #208]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006648:	430b      	orrs	r3, r1
 800664a:	6513      	str	r3, [r2, #80]	; 0x50
 800664c:	e003      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800664e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006652:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006656:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800665a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8006662:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006666:	2300      	movs	r3, #0
 8006668:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800666c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8006670:	460b      	mov	r3, r1
 8006672:	4313      	orrs	r3, r2
 8006674:	d056      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006676:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800667a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800667c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006680:	d033      	beq.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006682:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006686:	d82c      	bhi.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006688:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800668c:	d02f      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800668e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006692:	d826      	bhi.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006694:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006698:	d02b      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800669a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800669e:	d820      	bhi.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80066a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066a4:	d012      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80066a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80066aa:	d81a      	bhi.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d022      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80066b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066b4:	d115      	bne.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80066b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80066ba:	3308      	adds	r3, #8
 80066bc:	2101      	movs	r1, #1
 80066be:	4618      	mov	r0, r3
 80066c0:	f001 fa0e 	bl	8007ae0 <RCCEx_PLL2_Config>
 80066c4:	4603      	mov	r3, r0
 80066c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80066ca:	e015      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80066cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80066d0:	3328      	adds	r3, #40	; 0x28
 80066d2:	2101      	movs	r1, #1
 80066d4:	4618      	mov	r0, r3
 80066d6:	f001 fab5 	bl	8007c44 <RCCEx_PLL3_Config>
 80066da:	4603      	mov	r3, r0
 80066dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80066e0:	e00a      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80066e8:	e006      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80066ea:	bf00      	nop
 80066ec:	e004      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80066ee:	bf00      	nop
 80066f0:	e002      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80066f2:	bf00      	nop
 80066f4:	e000      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80066f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10d      	bne.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006700:	4b05      	ldr	r3, [pc, #20]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006704:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8006708:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800670c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800670e:	4a02      	ldr	r2, [pc, #8]	; (8006718 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006710:	430b      	orrs	r3, r1
 8006712:	6513      	str	r3, [r2, #80]	; 0x50
 8006714:	e006      	b.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006716:	bf00      	nop
 8006718:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800671c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006720:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006724:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8006730:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006734:	2300      	movs	r3, #0
 8006736:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800673a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800673e:	460b      	mov	r3, r1
 8006740:	4313      	orrs	r3, r2
 8006742:	d055      	beq.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006744:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006748:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800674c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006750:	d033      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006752:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006756:	d82c      	bhi.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800675c:	d02f      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800675e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006762:	d826      	bhi.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006764:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006768:	d02b      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800676a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800676e:	d820      	bhi.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006770:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006774:	d012      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006776:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800677a:	d81a      	bhi.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800677c:	2b00      	cmp	r3, #0
 800677e:	d022      	beq.n	80067c6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006780:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006784:	d115      	bne.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006786:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800678a:	3308      	adds	r3, #8
 800678c:	2101      	movs	r1, #1
 800678e:	4618      	mov	r0, r3
 8006790:	f001 f9a6 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006794:	4603      	mov	r3, r0
 8006796:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800679a:	e015      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800679c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80067a0:	3328      	adds	r3, #40	; 0x28
 80067a2:	2101      	movs	r1, #1
 80067a4:	4618      	mov	r0, r3
 80067a6:	f001 fa4d 	bl	8007c44 <RCCEx_PLL3_Config>
 80067aa:	4603      	mov	r3, r0
 80067ac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80067b0:	e00a      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80067b8:	e006      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80067ba:	bf00      	nop
 80067bc:	e004      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80067be:	bf00      	nop
 80067c0:	e002      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80067c2:	bf00      	nop
 80067c4:	e000      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80067c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10b      	bne.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80067d0:	4ba3      	ldr	r3, [pc, #652]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80067d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d4:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80067d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80067dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80067e0:	4a9f      	ldr	r2, [pc, #636]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80067e2:	430b      	orrs	r3, r1
 80067e4:	6593      	str	r3, [r2, #88]	; 0x58
 80067e6:	e003      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80067ec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80067f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80067f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80067fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006800:	2300      	movs	r3, #0
 8006802:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006806:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800680a:	460b      	mov	r3, r1
 800680c:	4313      	orrs	r3, r2
 800680e:	d037      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006810:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006816:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800681a:	d00e      	beq.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800681c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006820:	d816      	bhi.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d018      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006826:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800682a:	d111      	bne.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800682c:	4b8c      	ldr	r3, [pc, #560]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800682e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006830:	4a8b      	ldr	r2, [pc, #556]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006836:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006838:	e00f      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800683a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800683e:	3308      	adds	r3, #8
 8006840:	2101      	movs	r1, #1
 8006842:	4618      	mov	r0, r3
 8006844:	f001 f94c 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006848:	4603      	mov	r3, r0
 800684a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800684e:	e004      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006856:	e000      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006858:	bf00      	nop
    }

    if (ret == HAL_OK)
 800685a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800685e:	2b00      	cmp	r3, #0
 8006860:	d10a      	bne.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006862:	4b7f      	ldr	r3, [pc, #508]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006864:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006866:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800686a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800686e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006870:	4a7b      	ldr	r2, [pc, #492]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006872:	430b      	orrs	r3, r1
 8006874:	6513      	str	r3, [r2, #80]	; 0x50
 8006876:	e003      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006878:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800687c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006880:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006888:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800688c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006890:	2300      	movs	r3, #0
 8006892:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006896:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800689a:	460b      	mov	r3, r1
 800689c:	4313      	orrs	r3, r2
 800689e:	d039      	beq.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80068a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80068a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d81c      	bhi.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80068aa:	a201      	add	r2, pc, #4	; (adr r2, 80068b0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80068ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b0:	080068ed 	.word	0x080068ed
 80068b4:	080068c1 	.word	0x080068c1
 80068b8:	080068cf 	.word	0x080068cf
 80068bc:	080068ed 	.word	0x080068ed
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068c0:	4b67      	ldr	r3, [pc, #412]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c4:	4a66      	ldr	r2, [pc, #408]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80068cc:	e00f      	b.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80068ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80068d2:	3308      	adds	r3, #8
 80068d4:	2102      	movs	r1, #2
 80068d6:	4618      	mov	r0, r3
 80068d8:	f001 f902 	bl	8007ae0 <RCCEx_PLL2_Config>
 80068dc:	4603      	mov	r3, r0
 80068de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80068e2:	e004      	b.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80068ea:	e000      	b.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80068ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d10a      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80068f6:	4b5a      	ldr	r3, [pc, #360]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068fa:	f023 0103 	bic.w	r1, r3, #3
 80068fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006902:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006904:	4a56      	ldr	r2, [pc, #344]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006906:	430b      	orrs	r3, r1
 8006908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800690a:	e003      	b.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800690c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006910:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006914:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8006920:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006924:	2300      	movs	r3, #0
 8006926:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800692a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800692e:	460b      	mov	r3, r1
 8006930:	4313      	orrs	r3, r2
 8006932:	f000 809f 	beq.w	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006936:	4b4b      	ldr	r3, [pc, #300]	; (8006a64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a4a      	ldr	r2, [pc, #296]	; (8006a64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800693c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006940:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006942:	f7fa fe9f 	bl	8001684 <HAL_GetTick>
 8006946:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800694a:	e00b      	b.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800694c:	f7fa fe9a 	bl	8001684 <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	2b64      	cmp	r3, #100	; 0x64
 800695a:	d903      	bls.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006962:	e005      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006964:	4b3f      	ldr	r3, [pc, #252]	; (8006a64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800696c:	2b00      	cmp	r3, #0
 800696e:	d0ed      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006970:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006974:	2b00      	cmp	r3, #0
 8006976:	d179      	bne.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006978:	4b39      	ldr	r3, [pc, #228]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800697a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800697c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006980:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006984:	4053      	eors	r3, r2
 8006986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800698a:	2b00      	cmp	r3, #0
 800698c:	d015      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800698e:	4b34      	ldr	r3, [pc, #208]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006996:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800699a:	4b31      	ldr	r3, [pc, #196]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800699c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800699e:	4a30      	ldr	r2, [pc, #192]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069a4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80069a6:	4b2e      	ldr	r3, [pc, #184]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069aa:	4a2d      	ldr	r2, [pc, #180]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069b0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80069b2:	4a2b      	ldr	r2, [pc, #172]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80069b8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80069ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80069be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80069c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069c6:	d118      	bne.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c8:	f7fa fe5c 	bl	8001684 <HAL_GetTick>
 80069cc:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069d0:	e00d      	b.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069d2:	f7fa fe57 	bl	8001684 <HAL_GetTick>
 80069d6:	4602      	mov	r2, r0
 80069d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80069dc:	1ad2      	subs	r2, r2, r3
 80069de:	f241 3388 	movw	r3, #5000	; 0x1388
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d903      	bls.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 80069ec:	e005      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069ee:	4b1c      	ldr	r3, [pc, #112]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d0eb      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80069fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d129      	bne.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006a0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a12:	d10e      	bne.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006a14:	4b12      	ldr	r3, [pc, #72]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a16:	691b      	ldr	r3, [r3, #16]
 8006a18:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8006a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a20:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006a24:	091a      	lsrs	r2, r3, #4
 8006a26:	4b10      	ldr	r3, [pc, #64]	; (8006a68 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006a28:	4013      	ands	r3, r2
 8006a2a:	4a0d      	ldr	r2, [pc, #52]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a2c:	430b      	orrs	r3, r1
 8006a2e:	6113      	str	r3, [r2, #16]
 8006a30:	e005      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006a32:	4b0b      	ldr	r3, [pc, #44]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	4a0a      	ldr	r2, [pc, #40]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006a3c:	6113      	str	r3, [r2, #16]
 8006a3e:	4b08      	ldr	r3, [pc, #32]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a40:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8006a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a4e:	4a04      	ldr	r2, [pc, #16]	; (8006a60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a50:	430b      	orrs	r3, r1
 8006a52:	6713      	str	r3, [r2, #112]	; 0x70
 8006a54:	e00e      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006a5a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8006a5e:	e009      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006a60:	58024400 	.word	0x58024400
 8006a64:	58024800 	.word	0x58024800
 8006a68:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006a70:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a7c:	f002 0301 	and.w	r3, r2, #1
 8006a80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a84:	2300      	movs	r3, #0
 8006a86:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a8a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006a8e:	460b      	mov	r3, r1
 8006a90:	4313      	orrs	r3, r2
 8006a92:	f000 8089 	beq.w	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006a9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a9c:	2b28      	cmp	r3, #40	; 0x28
 8006a9e:	d86b      	bhi.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006aa0:	a201      	add	r2, pc, #4	; (adr r2, 8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa6:	bf00      	nop
 8006aa8:	08006b81 	.word	0x08006b81
 8006aac:	08006b79 	.word	0x08006b79
 8006ab0:	08006b79 	.word	0x08006b79
 8006ab4:	08006b79 	.word	0x08006b79
 8006ab8:	08006b79 	.word	0x08006b79
 8006abc:	08006b79 	.word	0x08006b79
 8006ac0:	08006b79 	.word	0x08006b79
 8006ac4:	08006b79 	.word	0x08006b79
 8006ac8:	08006b4d 	.word	0x08006b4d
 8006acc:	08006b79 	.word	0x08006b79
 8006ad0:	08006b79 	.word	0x08006b79
 8006ad4:	08006b79 	.word	0x08006b79
 8006ad8:	08006b79 	.word	0x08006b79
 8006adc:	08006b79 	.word	0x08006b79
 8006ae0:	08006b79 	.word	0x08006b79
 8006ae4:	08006b79 	.word	0x08006b79
 8006ae8:	08006b63 	.word	0x08006b63
 8006aec:	08006b79 	.word	0x08006b79
 8006af0:	08006b79 	.word	0x08006b79
 8006af4:	08006b79 	.word	0x08006b79
 8006af8:	08006b79 	.word	0x08006b79
 8006afc:	08006b79 	.word	0x08006b79
 8006b00:	08006b79 	.word	0x08006b79
 8006b04:	08006b79 	.word	0x08006b79
 8006b08:	08006b81 	.word	0x08006b81
 8006b0c:	08006b79 	.word	0x08006b79
 8006b10:	08006b79 	.word	0x08006b79
 8006b14:	08006b79 	.word	0x08006b79
 8006b18:	08006b79 	.word	0x08006b79
 8006b1c:	08006b79 	.word	0x08006b79
 8006b20:	08006b79 	.word	0x08006b79
 8006b24:	08006b79 	.word	0x08006b79
 8006b28:	08006b81 	.word	0x08006b81
 8006b2c:	08006b79 	.word	0x08006b79
 8006b30:	08006b79 	.word	0x08006b79
 8006b34:	08006b79 	.word	0x08006b79
 8006b38:	08006b79 	.word	0x08006b79
 8006b3c:	08006b79 	.word	0x08006b79
 8006b40:	08006b79 	.word	0x08006b79
 8006b44:	08006b79 	.word	0x08006b79
 8006b48:	08006b81 	.word	0x08006b81
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006b50:	3308      	adds	r3, #8
 8006b52:	2101      	movs	r1, #1
 8006b54:	4618      	mov	r0, r3
 8006b56:	f000 ffc3 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006b60:	e00f      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006b66:	3328      	adds	r3, #40	; 0x28
 8006b68:	2101      	movs	r1, #1
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f001 f86a 	bl	8007c44 <RCCEx_PLL3_Config>
 8006b70:	4603      	mov	r3, r0
 8006b72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006b76:	e004      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006b7e:	e000      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006b80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d10a      	bne.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006b8a:	4bbf      	ldr	r3, [pc, #764]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b8e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8006b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006b96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b98:	4abb      	ldr	r2, [pc, #748]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b9a:	430b      	orrs	r3, r1
 8006b9c:	6553      	str	r3, [r2, #84]	; 0x54
 8006b9e:	e003      	b.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006ba4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb0:	f002 0302 	and.w	r3, r2, #2
 8006bb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006bbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	d041      	beq.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006bcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bce:	2b05      	cmp	r3, #5
 8006bd0:	d824      	bhi.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006bd2:	a201      	add	r2, pc, #4	; (adr r2, 8006bd8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006c25 	.word	0x08006c25
 8006bdc:	08006bf1 	.word	0x08006bf1
 8006be0:	08006c07 	.word	0x08006c07
 8006be4:	08006c25 	.word	0x08006c25
 8006be8:	08006c25 	.word	0x08006c25
 8006bec:	08006c25 	.word	0x08006c25
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006bf4:	3308      	adds	r3, #8
 8006bf6:	2101      	movs	r1, #1
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f000 ff71 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006c04:	e00f      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c0a:	3328      	adds	r3, #40	; 0x28
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 f818 	bl	8007c44 <RCCEx_PLL3_Config>
 8006c14:	4603      	mov	r3, r0
 8006c16:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006c1a:	e004      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006c22:	e000      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006c24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10a      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006c2e:	4b96      	ldr	r3, [pc, #600]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c32:	f023 0107 	bic.w	r1, r3, #7
 8006c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c3c:	4a92      	ldr	r2, [pc, #584]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006c3e:	430b      	orrs	r3, r1
 8006c40:	6553      	str	r3, [r2, #84]	; 0x54
 8006c42:	e003      	b.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c44:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006c48:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c54:	f002 0304 	and.w	r3, r2, #4
 8006c58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c62:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8006c66:	460b      	mov	r3, r1
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	d044      	beq.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c74:	2b05      	cmp	r3, #5
 8006c76:	d825      	bhi.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006c78:	a201      	add	r2, pc, #4	; (adr r2, 8006c80 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7e:	bf00      	nop
 8006c80:	08006ccd 	.word	0x08006ccd
 8006c84:	08006c99 	.word	0x08006c99
 8006c88:	08006caf 	.word	0x08006caf
 8006c8c:	08006ccd 	.word	0x08006ccd
 8006c90:	08006ccd 	.word	0x08006ccd
 8006c94:	08006ccd 	.word	0x08006ccd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006c9c:	3308      	adds	r3, #8
 8006c9e:	2101      	movs	r1, #1
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f000 ff1d 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006cac:	e00f      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006cb2:	3328      	adds	r3, #40	; 0x28
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 ffc4 	bl	8007c44 <RCCEx_PLL3_Config>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006cc2:	e004      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006cca:	e000      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006ccc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10b      	bne.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cd6:	4b6c      	ldr	r3, [pc, #432]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cda:	f023 0107 	bic.w	r1, r3, #7
 8006cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ce6:	4a68      	ldr	r2, [pc, #416]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ce8:	430b      	orrs	r3, r1
 8006cea:	6593      	str	r3, [r2, #88]	; 0x58
 8006cec:	e003      	b.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006cf2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfe:	f002 0320 	and.w	r3, r2, #32
 8006d02:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006d06:	2300      	movs	r3, #0
 8006d08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006d10:	460b      	mov	r3, r1
 8006d12:	4313      	orrs	r3, r2
 8006d14:	d055      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d22:	d033      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d28:	d82c      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d2e:	d02f      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d34:	d826      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006d36:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006d3a:	d02b      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006d3c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006d40:	d820      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006d42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d46:	d012      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006d48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d4c:	d81a      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d022      	beq.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006d52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d56:	d115      	bne.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d5c:	3308      	adds	r3, #8
 8006d5e:	2100      	movs	r1, #0
 8006d60:	4618      	mov	r0, r3
 8006d62:	f000 febd 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006d66:	4603      	mov	r3, r0
 8006d68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006d6c:	e015      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d72:	3328      	adds	r3, #40	; 0x28
 8006d74:	2102      	movs	r1, #2
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 ff64 	bl	8007c44 <RCCEx_PLL3_Config>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006d82:	e00a      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006d8a:	e006      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006d8c:	bf00      	nop
 8006d8e:	e004      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006d90:	bf00      	nop
 8006d92:	e002      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006d94:	bf00      	nop
 8006d96:	e000      	b.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10b      	bne.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006da2:	4b39      	ldr	r3, [pc, #228]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8006daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db2:	4a35      	ldr	r2, [pc, #212]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006db4:	430b      	orrs	r3, r1
 8006db6:	6553      	str	r3, [r2, #84]	; 0x54
 8006db8:	e003      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006dbe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dca:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8006dce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006dd8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	4313      	orrs	r3, r2
 8006de0:	d058      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006de6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006dea:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006dee:	d033      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006df0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006df4:	d82c      	bhi.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006df6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dfa:	d02f      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006dfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e00:	d826      	bhi.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006e02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e06:	d02b      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006e08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e0c:	d820      	bhi.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006e0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e12:	d012      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006e14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e18:	d81a      	bhi.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d022      	beq.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006e1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e22:	d115      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e28:	3308      	adds	r3, #8
 8006e2a:	2100      	movs	r1, #0
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f000 fe57 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006e32:	4603      	mov	r3, r0
 8006e34:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006e38:	e015      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e3e:	3328      	adds	r3, #40	; 0x28
 8006e40:	2102      	movs	r1, #2
 8006e42:	4618      	mov	r0, r3
 8006e44:	f000 fefe 	bl	8007c44 <RCCEx_PLL3_Config>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006e4e:	e00a      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006e56:	e006      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006e58:	bf00      	nop
 8006e5a:	e004      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006e5c:	bf00      	nop
 8006e5e:	e002      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006e60:	bf00      	nop
 8006e62:	e000      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d10e      	bne.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006e6e:	4b06      	ldr	r3, [pc, #24]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e72:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8006e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006e7e:	4a02      	ldr	r2, [pc, #8]	; (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e80:	430b      	orrs	r3, r1
 8006e82:	6593      	str	r3, [r2, #88]	; 0x58
 8006e84:	e006      	b.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006e86:	bf00      	nop
 8006e88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006e90:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8006ea0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006eaa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	d055      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006eb8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006ebc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006ec0:	d033      	beq.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006ec2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006ec6:	d82c      	bhi.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ecc:	d02f      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006ece:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ed2:	d826      	bhi.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006ed4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006ed8:	d02b      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006eda:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006ede:	d820      	bhi.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006ee0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ee4:	d012      	beq.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006ee6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006eea:	d81a      	bhi.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d022      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006ef0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ef4:	d115      	bne.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006efa:	3308      	adds	r3, #8
 8006efc:	2100      	movs	r1, #0
 8006efe:	4618      	mov	r0, r3
 8006f00:	f000 fdee 	bl	8007ae0 <RCCEx_PLL2_Config>
 8006f04:	4603      	mov	r3, r0
 8006f06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006f0a:	e015      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f10:	3328      	adds	r3, #40	; 0x28
 8006f12:	2102      	movs	r1, #2
 8006f14:	4618      	mov	r0, r3
 8006f16:	f000 fe95 	bl	8007c44 <RCCEx_PLL3_Config>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006f20:	e00a      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8006f28:	e006      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006f2a:	bf00      	nop
 8006f2c:	e004      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006f2e:	bf00      	nop
 8006f30:	e002      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006f32:	bf00      	nop
 8006f34:	e000      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f38:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d10b      	bne.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006f40:	4ba1      	ldr	r3, [pc, #644]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f44:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8006f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f4c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006f50:	4a9d      	ldr	r2, [pc, #628]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f52:	430b      	orrs	r3, r1
 8006f54:	6593      	str	r3, [r2, #88]	; 0x58
 8006f56:	e003      	b.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f58:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8006f5c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f68:	f002 0308 	and.w	r3, r2, #8
 8006f6c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f70:	2300      	movs	r3, #0
 8006f72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006f76:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	d01e      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f8c:	d10c      	bne.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f92:	3328      	adds	r3, #40	; 0x28
 8006f94:	2102      	movs	r1, #2
 8006f96:	4618      	mov	r0, r3
 8006f98:	f000 fe54 	bl	8007c44 <RCCEx_PLL3_Config>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d002      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006fa8:	4b87      	ldr	r3, [pc, #540]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fb8:	4a83      	ldr	r2, [pc, #524]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006fba:	430b      	orrs	r3, r1
 8006fbc:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc6:	f002 0310 	and.w	r3, r2, #16
 8006fca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006fce:	2300      	movs	r3, #0
 8006fd0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006fd4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8006fd8:	460b      	mov	r3, r1
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	d01e      	beq.n	800701c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fe2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006fe6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fea:	d10c      	bne.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006ff0:	3328      	adds	r3, #40	; 0x28
 8006ff2:	2102      	movs	r1, #2
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f000 fe25 	bl	8007c44 <RCCEx_PLL3_Config>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007006:	4b70      	ldr	r3, [pc, #448]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800700a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800700e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007012:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007016:	4a6c      	ldr	r2, [pc, #432]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007018:	430b      	orrs	r3, r1
 800701a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800701c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007024:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8007028:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800702c:	2300      	movs	r3, #0
 800702e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007032:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8007036:	460b      	mov	r3, r1
 8007038:	4313      	orrs	r3, r2
 800703a:	d03e      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800703c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007040:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007044:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007048:	d022      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800704a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800704e:	d81b      	bhi.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007050:	2b00      	cmp	r3, #0
 8007052:	d003      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007058:	d00b      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800705a:	e015      	b.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800705c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007060:	3308      	adds	r3, #8
 8007062:	2100      	movs	r1, #0
 8007064:	4618      	mov	r0, r3
 8007066:	f000 fd3b 	bl	8007ae0 <RCCEx_PLL2_Config>
 800706a:	4603      	mov	r3, r0
 800706c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007070:	e00f      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007072:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007076:	3328      	adds	r3, #40	; 0x28
 8007078:	2102      	movs	r1, #2
 800707a:	4618      	mov	r0, r3
 800707c:	f000 fde2 	bl	8007c44 <RCCEx_PLL3_Config>
 8007080:	4603      	mov	r3, r0
 8007082:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007086:	e004      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800708e:	e000      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007090:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007092:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10b      	bne.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800709a:	4b4b      	ldr	r3, [pc, #300]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800709c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800709e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80070a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80070a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80070aa:	4a47      	ldr	r2, [pc, #284]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80070ac:	430b      	orrs	r3, r1
 80070ae:	6593      	str	r3, [r2, #88]	; 0x58
 80070b0:	e003      	b.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80070b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80070ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80070be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80070c6:	67bb      	str	r3, [r7, #120]	; 0x78
 80070c8:	2300      	movs	r3, #0
 80070ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80070cc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80070d0:	460b      	mov	r3, r1
 80070d2:	4313      	orrs	r3, r2
 80070d4:	d03b      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80070d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80070da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070e2:	d01f      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80070e4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070e8:	d818      	bhi.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80070ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070ee:	d003      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80070f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070f4:	d007      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80070f6:	e011      	b.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070f8:	4b33      	ldr	r3, [pc, #204]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80070fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fc:	4a32      	ldr	r2, [pc, #200]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80070fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007102:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007104:	e00f      	b.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007106:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800710a:	3328      	adds	r3, #40	; 0x28
 800710c:	2101      	movs	r1, #1
 800710e:	4618      	mov	r0, r3
 8007110:	f000 fd98 	bl	8007c44 <RCCEx_PLL3_Config>
 8007114:	4603      	mov	r3, r0
 8007116:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800711a:	e004      	b.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007122:	e000      	b.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007124:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007126:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800712a:	2b00      	cmp	r3, #0
 800712c:	d10b      	bne.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800712e:	4b26      	ldr	r3, [pc, #152]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007132:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8007136:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800713a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800713e:	4a22      	ldr	r2, [pc, #136]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007140:	430b      	orrs	r3, r1
 8007142:	6553      	str	r3, [r2, #84]	; 0x54
 8007144:	e003      	b.n	800714e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007146:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800714a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800714e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007156:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800715a:	673b      	str	r3, [r7, #112]	; 0x70
 800715c:	2300      	movs	r3, #0
 800715e:	677b      	str	r3, [r7, #116]	; 0x74
 8007160:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8007164:	460b      	mov	r3, r1
 8007166:	4313      	orrs	r3, r2
 8007168:	d034      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800716a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800716e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007170:	2b00      	cmp	r3, #0
 8007172:	d003      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007178:	d007      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800717a:	e011      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800717c:	4b12      	ldr	r3, [pc, #72]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800717e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007180:	4a11      	ldr	r2, [pc, #68]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007182:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007186:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007188:	e00e      	b.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800718a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800718e:	3308      	adds	r3, #8
 8007190:	2102      	movs	r1, #2
 8007192:	4618      	mov	r0, r3
 8007194:	f000 fca4 	bl	8007ae0 <RCCEx_PLL2_Config>
 8007198:	4603      	mov	r3, r0
 800719a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800719e:	e003      	b.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80071a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d10d      	bne.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80071b0:	4b05      	ldr	r3, [pc, #20]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80071b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071be:	4a02      	ldr	r2, [pc, #8]	; (80071c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80071c0:	430b      	orrs	r3, r1
 80071c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80071c4:	e006      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80071c6:	bf00      	nop
 80071c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80071d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80071d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80071e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80071e2:	2300      	movs	r3, #0
 80071e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80071e6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80071ea:	460b      	mov	r3, r1
 80071ec:	4313      	orrs	r3, r2
 80071ee:	d00c      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80071f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80071f4:	3328      	adds	r3, #40	; 0x28
 80071f6:	2102      	movs	r1, #2
 80071f8:	4618      	mov	r0, r3
 80071fa:	f000 fd23 	bl	8007c44 <RCCEx_PLL3_Config>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800720a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800720e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007212:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8007216:	663b      	str	r3, [r7, #96]	; 0x60
 8007218:	2300      	movs	r3, #0
 800721a:	667b      	str	r3, [r7, #100]	; 0x64
 800721c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8007220:	460b      	mov	r3, r1
 8007222:	4313      	orrs	r3, r2
 8007224:	d038      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007226:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800722a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800722e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007232:	d018      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007234:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007238:	d811      	bhi.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800723a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800723e:	d014      	beq.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007244:	d80b      	bhi.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007246:	2b00      	cmp	r3, #0
 8007248:	d011      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800724a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800724e:	d106      	bne.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007250:	4bc3      	ldr	r3, [pc, #780]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007254:	4ac2      	ldr	r2, [pc, #776]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007256:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800725a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800725c:	e008      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007264:	e004      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007266:	bf00      	nop
 8007268:	e002      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800726a:	bf00      	nop
 800726c:	e000      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800726e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007270:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10b      	bne.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007278:	4bb9      	ldr	r3, [pc, #740]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800727a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800727c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007280:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007284:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007288:	4ab5      	ldr	r2, [pc, #724]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800728a:	430b      	orrs	r3, r1
 800728c:	6553      	str	r3, [r2, #84]	; 0x54
 800728e:	e003      	b.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007290:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007294:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007298:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800729c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80072a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80072a6:	2300      	movs	r3, #0
 80072a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072aa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80072ae:	460b      	mov	r3, r1
 80072b0:	4313      	orrs	r3, r2
 80072b2:	d009      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80072b4:	4baa      	ldr	r3, [pc, #680]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80072b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072b8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80072bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072c2:	4aa7      	ldr	r2, [pc, #668]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80072c4:	430b      	orrs	r3, r1
 80072c6:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80072c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 80072d4:	653b      	str	r3, [r7, #80]	; 0x50
 80072d6:	2300      	movs	r3, #0
 80072d8:	657b      	str	r3, [r7, #84]	; 0x54
 80072da:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80072de:	460b      	mov	r3, r1
 80072e0:	4313      	orrs	r3, r2
 80072e2:	d00a      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80072e4:	4b9e      	ldr	r3, [pc, #632]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80072ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80072f4:	4a9a      	ldr	r2, [pc, #616]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80072f6:	430b      	orrs	r3, r1
 80072f8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80072fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8007306:	64bb      	str	r3, [r7, #72]	; 0x48
 8007308:	2300      	movs	r3, #0
 800730a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800730c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8007310:	460b      	mov	r3, r1
 8007312:	4313      	orrs	r3, r2
 8007314:	d009      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007316:	4b92      	ldr	r3, [pc, #584]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800731a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800731e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007322:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007324:	4a8e      	ldr	r2, [pc, #568]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007326:	430b      	orrs	r3, r1
 8007328:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800732a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800732e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007332:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8007336:	643b      	str	r3, [r7, #64]	; 0x40
 8007338:	2300      	movs	r3, #0
 800733a:	647b      	str	r3, [r7, #68]	; 0x44
 800733c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8007340:	460b      	mov	r3, r1
 8007342:	4313      	orrs	r3, r2
 8007344:	d00e      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007346:	4b86      	ldr	r3, [pc, #536]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	4a85      	ldr	r2, [pc, #532]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800734c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007350:	6113      	str	r3, [r2, #16]
 8007352:	4b83      	ldr	r3, [pc, #524]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007354:	6919      	ldr	r1, [r3, #16]
 8007356:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800735a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800735e:	4a80      	ldr	r2, [pc, #512]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007360:	430b      	orrs	r3, r1
 8007362:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007364:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8007370:	63bb      	str	r3, [r7, #56]	; 0x38
 8007372:	2300      	movs	r3, #0
 8007374:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007376:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800737a:	460b      	mov	r3, r1
 800737c:	4313      	orrs	r3, r2
 800737e:	d009      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007380:	4b77      	ldr	r3, [pc, #476]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007384:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8007388:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800738c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800738e:	4a74      	ldr	r2, [pc, #464]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007390:	430b      	orrs	r3, r1
 8007392:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007394:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80073a0:	633b      	str	r3, [r7, #48]	; 0x30
 80073a2:	2300      	movs	r3, #0
 80073a4:	637b      	str	r3, [r7, #52]	; 0x34
 80073a6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80073aa:	460b      	mov	r3, r1
 80073ac:	4313      	orrs	r3, r2
 80073ae:	d00a      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80073b0:	4b6b      	ldr	r3, [pc, #428]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80073b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073b4:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80073b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073c0:	4a67      	ldr	r2, [pc, #412]	; (8007560 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80073c2:	430b      	orrs	r3, r1
 80073c4:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80073c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ce:	2100      	movs	r1, #0
 80073d0:	62b9      	str	r1, [r7, #40]	; 0x28
 80073d2:	f003 0301 	and.w	r3, r3, #1
 80073d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073d8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80073dc:	460b      	mov	r3, r1
 80073de:	4313      	orrs	r3, r2
 80073e0:	d011      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073e6:	3308      	adds	r3, #8
 80073e8:	2100      	movs	r1, #0
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 fb78 	bl	8007ae0 <RCCEx_PLL2_Config>
 80073f0:	4603      	mov	r3, r0
 80073f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80073f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007402:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007406:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800740a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740e:	2100      	movs	r1, #0
 8007410:	6239      	str	r1, [r7, #32]
 8007412:	f003 0302 	and.w	r3, r3, #2
 8007416:	627b      	str	r3, [r7, #36]	; 0x24
 8007418:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800741c:	460b      	mov	r3, r1
 800741e:	4313      	orrs	r3, r2
 8007420:	d011      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007422:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007426:	3308      	adds	r3, #8
 8007428:	2101      	movs	r1, #1
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fb58 	bl	8007ae0 <RCCEx_PLL2_Config>
 8007430:	4603      	mov	r3, r0
 8007432:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007436:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800743a:	2b00      	cmp	r3, #0
 800743c:	d003      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800743e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007442:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007446:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	2100      	movs	r1, #0
 8007450:	61b9      	str	r1, [r7, #24]
 8007452:	f003 0304 	and.w	r3, r3, #4
 8007456:	61fb      	str	r3, [r7, #28]
 8007458:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800745c:	460b      	mov	r3, r1
 800745e:	4313      	orrs	r3, r2
 8007460:	d011      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007462:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007466:	3308      	adds	r3, #8
 8007468:	2102      	movs	r1, #2
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fb38 	bl	8007ae0 <RCCEx_PLL2_Config>
 8007470:	4603      	mov	r3, r0
 8007472:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007476:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800747e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007482:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007486:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800748a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748e:	2100      	movs	r1, #0
 8007490:	6139      	str	r1, [r7, #16]
 8007492:	f003 0308 	and.w	r3, r3, #8
 8007496:	617b      	str	r3, [r7, #20]
 8007498:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800749c:	460b      	mov	r3, r1
 800749e:	4313      	orrs	r3, r2
 80074a0:	d011      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074a6:	3328      	adds	r3, #40	; 0x28
 80074a8:	2100      	movs	r1, #0
 80074aa:	4618      	mov	r0, r3
 80074ac:	f000 fbca 	bl	8007c44 <RCCEx_PLL3_Config>
 80074b0:	4603      	mov	r3, r0
 80074b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80074b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d003      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80074c2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80074c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ce:	2100      	movs	r1, #0
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	f003 0310 	and.w	r3, r3, #16
 80074d6:	60fb      	str	r3, [r7, #12]
 80074d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80074dc:	460b      	mov	r3, r1
 80074de:	4313      	orrs	r3, r2
 80074e0:	d011      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074e6:	3328      	adds	r3, #40	; 0x28
 80074e8:	2101      	movs	r1, #1
 80074ea:	4618      	mov	r0, r3
 80074ec:	f000 fbaa 	bl	8007c44 <RCCEx_PLL3_Config>
 80074f0:	4603      	mov	r3, r0
 80074f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80074f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d003      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007502:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007506:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750e:	2100      	movs	r1, #0
 8007510:	6039      	str	r1, [r7, #0]
 8007512:	f003 0320 	and.w	r3, r3, #32
 8007516:	607b      	str	r3, [r7, #4]
 8007518:	e9d7 1200 	ldrd	r1, r2, [r7]
 800751c:	460b      	mov	r3, r1
 800751e:	4313      	orrs	r3, r2
 8007520:	d011      	beq.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007522:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007526:	3328      	adds	r3, #40	; 0x28
 8007528:	2102      	movs	r1, #2
 800752a:	4618      	mov	r0, r3
 800752c:	f000 fb8a 	bl	8007c44 <RCCEx_PLL3_Config>
 8007530:	4603      	mov	r3, r0
 8007532:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8007536:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800753a:	2b00      	cmp	r3, #0
 800753c:	d003      	beq.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800753e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007542:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8007546:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800754e:	2300      	movs	r3, #0
 8007550:	e000      	b.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
}
 8007554:	4618      	mov	r0, r3
 8007556:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800755a:	46bd      	mov	sp, r7
 800755c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007560:	58024400 	.word	0x58024400

08007564 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007568:	f7fe fd96 	bl	8006098 <HAL_RCC_GetHCLKFreq>
 800756c:	4602      	mov	r2, r0
 800756e:	4b06      	ldr	r3, [pc, #24]	; (8007588 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	091b      	lsrs	r3, r3, #4
 8007574:	f003 0307 	and.w	r3, r3, #7
 8007578:	4904      	ldr	r1, [pc, #16]	; (800758c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800757a:	5ccb      	ldrb	r3, [r1, r3]
 800757c:	f003 031f 	and.w	r3, r3, #31
 8007580:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007584:	4618      	mov	r0, r3
 8007586:	bd80      	pop	{r7, pc}
 8007588:	58024400 	.word	0x58024400
 800758c:	0800acc4 	.word	0x0800acc4

08007590 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007590:	b480      	push	{r7}
 8007592:	b089      	sub	sp, #36	; 0x24
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007598:	4ba1      	ldr	r3, [pc, #644]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800759a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800759c:	f003 0303 	and.w	r3, r3, #3
 80075a0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80075a2:	4b9f      	ldr	r3, [pc, #636]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075a6:	0b1b      	lsrs	r3, r3, #12
 80075a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80075ac:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80075ae:	4b9c      	ldr	r3, [pc, #624]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b2:	091b      	lsrs	r3, r3, #4
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80075ba:	4b99      	ldr	r3, [pc, #612]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075be:	08db      	lsrs	r3, r3, #3
 80075c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	fb02 f303 	mul.w	r3, r2, r3
 80075ca:	ee07 3a90 	vmov	s15, r3
 80075ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 8111 	beq.w	8007800 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	f000 8083 	beq.w	80076ec <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	2b02      	cmp	r3, #2
 80075ea:	f200 80a1 	bhi.w	8007730 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d003      	beq.n	80075fc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d056      	beq.n	80076a8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80075fa:	e099      	b.n	8007730 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075fc:	4b88      	ldr	r3, [pc, #544]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 0320 	and.w	r3, r3, #32
 8007604:	2b00      	cmp	r3, #0
 8007606:	d02d      	beq.n	8007664 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007608:	4b85      	ldr	r3, [pc, #532]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	08db      	lsrs	r3, r3, #3
 800760e:	f003 0303 	and.w	r3, r3, #3
 8007612:	4a84      	ldr	r2, [pc, #528]	; (8007824 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007614:	fa22 f303 	lsr.w	r3, r2, r3
 8007618:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	ee07 3a90 	vmov	s15, r3
 8007620:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	ee07 3a90 	vmov	s15, r3
 800762a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800762e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007632:	4b7b      	ldr	r3, [pc, #492]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800763a:	ee07 3a90 	vmov	s15, r3
 800763e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007642:	ed97 6a03 	vldr	s12, [r7, #12]
 8007646:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800764a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800764e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007652:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800765a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800765e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007662:	e087      	b.n	8007774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	ee07 3a90 	vmov	s15, r3
 800766a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800766e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800782c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007676:	4b6a      	ldr	r3, [pc, #424]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800767a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800767e:	ee07 3a90 	vmov	s15, r3
 8007682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007686:	ed97 6a03 	vldr	s12, [r7, #12]
 800768a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800768e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007696:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800769a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800769e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80076a6:	e065      	b.n	8007774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	ee07 3a90 	vmov	s15, r3
 80076ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076b2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007830 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80076b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076ba:	4b59      	ldr	r3, [pc, #356]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c2:	ee07 3a90 	vmov	s15, r3
 80076c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80076ce:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80076d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80076de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80076ea:	e043      	b.n	8007774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	ee07 3a90 	vmov	s15, r3
 80076f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076f6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007834 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80076fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076fe:	4b48      	ldr	r3, [pc, #288]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007706:	ee07 3a90 	vmov	s15, r3
 800770a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800770e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007712:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007716:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800771a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800771e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800772a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800772e:	e021      	b.n	8007774 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	ee07 3a90 	vmov	s15, r3
 8007736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800773a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007830 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800773e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007742:	4b37      	ldr	r3, [pc, #220]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800774a:	ee07 3a90 	vmov	s15, r3
 800774e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007752:	ed97 6a03 	vldr	s12, [r7, #12]
 8007756:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007828 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800775a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800775e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007762:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800776a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800776e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007772:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007774:	4b2a      	ldr	r3, [pc, #168]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007778:	0a5b      	lsrs	r3, r3, #9
 800777a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800777e:	ee07 3a90 	vmov	s15, r3
 8007782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007786:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800778a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800778e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007796:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800779a:	ee17 2a90 	vmov	r2, s15
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80077a2:	4b1f      	ldr	r3, [pc, #124]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a6:	0c1b      	lsrs	r3, r3, #16
 80077a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077ac:	ee07 3a90 	vmov	s15, r3
 80077b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80077b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80077c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077c8:	ee17 2a90 	vmov	r2, s15
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80077d0:	4b13      	ldr	r3, [pc, #76]	; (8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d4:	0e1b      	lsrs	r3, r3, #24
 80077d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077da:	ee07 3a90 	vmov	s15, r3
 80077de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80077e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80077ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077f6:	ee17 2a90 	vmov	r2, s15
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80077fe:	e008      	b.n	8007812 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	609a      	str	r2, [r3, #8]
}
 8007812:	bf00      	nop
 8007814:	3724      	adds	r7, #36	; 0x24
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	58024400 	.word	0x58024400
 8007824:	03d09000 	.word	0x03d09000
 8007828:	46000000 	.word	0x46000000
 800782c:	4c742400 	.word	0x4c742400
 8007830:	4a742400 	.word	0x4a742400
 8007834:	4af42400 	.word	0x4af42400

08007838 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007838:	b480      	push	{r7}
 800783a:	b089      	sub	sp, #36	; 0x24
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007840:	4ba1      	ldr	r3, [pc, #644]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007844:	f003 0303 	and.w	r3, r3, #3
 8007848:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800784a:	4b9f      	ldr	r3, [pc, #636]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800784c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800784e:	0d1b      	lsrs	r3, r3, #20
 8007850:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007854:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007856:	4b9c      	ldr	r3, [pc, #624]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800785a:	0a1b      	lsrs	r3, r3, #8
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007862:	4b99      	ldr	r3, [pc, #612]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007866:	08db      	lsrs	r3, r3, #3
 8007868:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	fb02 f303 	mul.w	r3, r2, r3
 8007872:	ee07 3a90 	vmov	s15, r3
 8007876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800787a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 8111 	beq.w	8007aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	2b02      	cmp	r3, #2
 800788a:	f000 8083 	beq.w	8007994 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800788e:	69bb      	ldr	r3, [r7, #24]
 8007890:	2b02      	cmp	r3, #2
 8007892:	f200 80a1 	bhi.w	80079d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d003      	beq.n	80078a4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d056      	beq.n	8007950 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80078a2:	e099      	b.n	80079d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078a4:	4b88      	ldr	r3, [pc, #544]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0320 	and.w	r3, r3, #32
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d02d      	beq.n	800790c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078b0:	4b85      	ldr	r3, [pc, #532]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	08db      	lsrs	r3, r3, #3
 80078b6:	f003 0303 	and.w	r3, r3, #3
 80078ba:	4a84      	ldr	r2, [pc, #528]	; (8007acc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80078bc:	fa22 f303 	lsr.w	r3, r2, r3
 80078c0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	ee07 3a90 	vmov	s15, r3
 80078c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	ee07 3a90 	vmov	s15, r3
 80078d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078da:	4b7b      	ldr	r3, [pc, #492]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078e2:	ee07 3a90 	vmov	s15, r3
 80078e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80078ee:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80078f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80078fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007906:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800790a:	e087      	b.n	8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	ee07 3a90 	vmov	s15, r3
 8007912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007916:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007ad4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800791a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800791e:	4b6a      	ldr	r3, [pc, #424]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007926:	ee07 3a90 	vmov	s15, r3
 800792a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800792e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007932:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800793a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800793e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800794a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800794e:	e065      	b.n	8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	ee07 3a90 	vmov	s15, r3
 8007956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800795a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800795e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007962:	4b59      	ldr	r3, [pc, #356]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796a:	ee07 3a90 	vmov	s15, r3
 800796e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007972:	ed97 6a03 	vldr	s12, [r7, #12]
 8007976:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800797a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800797e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007982:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800798a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800798e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007992:	e043      	b.n	8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	ee07 3a90 	vmov	s15, r3
 800799a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800799e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007adc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80079a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079a6:	4b48      	ldr	r3, [pc, #288]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079ae:	ee07 3a90 	vmov	s15, r3
 80079b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80079ba:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079d6:	e021      	b.n	8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	ee07 3a90 	vmov	s15, r3
 80079de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079e2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80079e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079ea:	4b37      	ldr	r3, [pc, #220]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079f2:	ee07 3a90 	vmov	s15, r3
 80079f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80079fe:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a1a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007a1c:	4b2a      	ldr	r3, [pc, #168]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a20:	0a5b      	lsrs	r3, r3, #9
 8007a22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a26:	ee07 3a90 	vmov	s15, r3
 8007a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007a32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a36:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a42:	ee17 2a90 	vmov	r2, s15
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007a4a:	4b1f      	ldr	r3, [pc, #124]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4e:	0c1b      	lsrs	r3, r3, #16
 8007a50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a54:	ee07 3a90 	vmov	s15, r3
 8007a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007a60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a64:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a70:	ee17 2a90 	vmov	r2, s15
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007a78:	4b13      	ldr	r3, [pc, #76]	; (8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7c:	0e1b      	lsrs	r3, r3, #24
 8007a7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a82:	ee07 3a90 	vmov	s15, r3
 8007a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a92:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a9e:	ee17 2a90 	vmov	r2, s15
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007aa6:	e008      	b.n	8007aba <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	609a      	str	r2, [r3, #8]
}
 8007aba:	bf00      	nop
 8007abc:	3724      	adds	r7, #36	; 0x24
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	58024400 	.word	0x58024400
 8007acc:	03d09000 	.word	0x03d09000
 8007ad0:	46000000 	.word	0x46000000
 8007ad4:	4c742400 	.word	0x4c742400
 8007ad8:	4a742400 	.word	0x4a742400
 8007adc:	4af42400 	.word	0x4af42400

08007ae0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007aea:	2300      	movs	r3, #0
 8007aec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007aee:	4b53      	ldr	r3, [pc, #332]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007af2:	f003 0303 	and.w	r3, r3, #3
 8007af6:	2b03      	cmp	r3, #3
 8007af8:	d101      	bne.n	8007afe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e099      	b.n	8007c32 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007afe:	4b4f      	ldr	r3, [pc, #316]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a4e      	ldr	r2, [pc, #312]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b04:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b0a:	f7f9 fdbb 	bl	8001684 <HAL_GetTick>
 8007b0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007b10:	e008      	b.n	8007b24 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007b12:	f7f9 fdb7 	bl	8001684 <HAL_GetTick>
 8007b16:	4602      	mov	r2, r0
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d901      	bls.n	8007b24 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b20:	2303      	movs	r3, #3
 8007b22:	e086      	b.n	8007c32 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007b24:	4b45      	ldr	r3, [pc, #276]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1f0      	bne.n	8007b12 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007b30:	4b42      	ldr	r3, [pc, #264]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b34:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	031b      	lsls	r3, r3, #12
 8007b3e:	493f      	ldr	r1, [pc, #252]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b40:	4313      	orrs	r3, r2
 8007b42:	628b      	str	r3, [r1, #40]	; 0x28
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	3b01      	subs	r3, #1
 8007b54:	025b      	lsls	r3, r3, #9
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	431a      	orrs	r2, r3
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	041b      	lsls	r3, r3, #16
 8007b62:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007b66:	431a      	orrs	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	061b      	lsls	r3, r3, #24
 8007b70:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007b74:	4931      	ldr	r1, [pc, #196]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007b7a:	4b30      	ldr	r3, [pc, #192]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b7e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	492d      	ldr	r1, [pc, #180]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007b8c:	4b2b      	ldr	r3, [pc, #172]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b90:	f023 0220 	bic.w	r2, r3, #32
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	699b      	ldr	r3, [r3, #24]
 8007b98:	4928      	ldr	r1, [pc, #160]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007b9e:	4b27      	ldr	r3, [pc, #156]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba2:	4a26      	ldr	r2, [pc, #152]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007ba4:	f023 0310 	bic.w	r3, r3, #16
 8007ba8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007baa:	4b24      	ldr	r3, [pc, #144]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bae:	4b24      	ldr	r3, [pc, #144]	; (8007c40 <RCCEx_PLL2_Config+0x160>)
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	69d2      	ldr	r2, [r2, #28]
 8007bb6:	00d2      	lsls	r2, r2, #3
 8007bb8:	4920      	ldr	r1, [pc, #128]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007bbe:	4b1f      	ldr	r3, [pc, #124]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc2:	4a1e      	ldr	r2, [pc, #120]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bc4:	f043 0310 	orr.w	r3, r3, #16
 8007bc8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d106      	bne.n	8007bde <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007bd0:	4b1a      	ldr	r3, [pc, #104]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd4:	4a19      	ldr	r2, [pc, #100]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bd6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007bda:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007bdc:	e00f      	b.n	8007bfe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d106      	bne.n	8007bf2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007be4:	4b15      	ldr	r3, [pc, #84]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be8:	4a14      	ldr	r2, [pc, #80]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007bf0:	e005      	b.n	8007bfe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007bf2:	4b12      	ldr	r3, [pc, #72]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf6:	4a11      	ldr	r2, [pc, #68]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007bf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007bfc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007bfe:	4b0f      	ldr	r3, [pc, #60]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a0e      	ldr	r2, [pc, #56]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007c04:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007c08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c0a:	f7f9 fd3b 	bl	8001684 <HAL_GetTick>
 8007c0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007c10:	e008      	b.n	8007c24 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007c12:	f7f9 fd37 	bl	8001684 <HAL_GetTick>
 8007c16:	4602      	mov	r2, r0
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	1ad3      	subs	r3, r2, r3
 8007c1c:	2b02      	cmp	r3, #2
 8007c1e:	d901      	bls.n	8007c24 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	e006      	b.n	8007c32 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007c24:	4b05      	ldr	r3, [pc, #20]	; (8007c3c <RCCEx_PLL2_Config+0x15c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d0f0      	beq.n	8007c12 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3710      	adds	r7, #16
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	58024400 	.word	0x58024400
 8007c40:	ffff0007 	.word	0xffff0007

08007c44 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007c52:	4b53      	ldr	r3, [pc, #332]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c56:	f003 0303 	and.w	r3, r3, #3
 8007c5a:	2b03      	cmp	r3, #3
 8007c5c:	d101      	bne.n	8007c62 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e099      	b.n	8007d96 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007c62:	4b4f      	ldr	r3, [pc, #316]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a4e      	ldr	r2, [pc, #312]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007c68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c6e:	f7f9 fd09 	bl	8001684 <HAL_GetTick>
 8007c72:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007c74:	e008      	b.n	8007c88 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007c76:	f7f9 fd05 	bl	8001684 <HAL_GetTick>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	2b02      	cmp	r3, #2
 8007c82:	d901      	bls.n	8007c88 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e086      	b.n	8007d96 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007c88:	4b45      	ldr	r3, [pc, #276]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1f0      	bne.n	8007c76 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007c94:	4b42      	ldr	r3, [pc, #264]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c98:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	051b      	lsls	r3, r3, #20
 8007ca2:	493f      	ldr	r1, [pc, #252]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	628b      	str	r3, [r1, #40]	; 0x28
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	3b01      	subs	r3, #1
 8007cae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	025b      	lsls	r3, r3, #9
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	431a      	orrs	r2, r3
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	041b      	lsls	r3, r3, #16
 8007cc6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007cca:	431a      	orrs	r2, r3
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	061b      	lsls	r3, r3, #24
 8007cd4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007cd8:	4931      	ldr	r1, [pc, #196]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007cde:	4b30      	ldr	r3, [pc, #192]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	492d      	ldr	r1, [pc, #180]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007cec:	4313      	orrs	r3, r2
 8007cee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007cf0:	4b2b      	ldr	r3, [pc, #172]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	4928      	ldr	r1, [pc, #160]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007d02:	4b27      	ldr	r3, [pc, #156]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d06:	4a26      	ldr	r2, [pc, #152]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d0c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007d0e:	4b24      	ldr	r3, [pc, #144]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d12:	4b24      	ldr	r3, [pc, #144]	; (8007da4 <RCCEx_PLL3_Config+0x160>)
 8007d14:	4013      	ands	r3, r2
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	69d2      	ldr	r2, [r2, #28]
 8007d1a:	00d2      	lsls	r2, r2, #3
 8007d1c:	4920      	ldr	r1, [pc, #128]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007d22:	4b1f      	ldr	r3, [pc, #124]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d26:	4a1e      	ldr	r2, [pc, #120]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d2c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d106      	bne.n	8007d42 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007d34:	4b1a      	ldr	r3, [pc, #104]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d38:	4a19      	ldr	r2, [pc, #100]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d3a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007d3e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007d40:	e00f      	b.n	8007d62 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d106      	bne.n	8007d56 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007d48:	4b15      	ldr	r3, [pc, #84]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d4c:	4a14      	ldr	r2, [pc, #80]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d4e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007d52:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007d54:	e005      	b.n	8007d62 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007d56:	4b12      	ldr	r3, [pc, #72]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d5a:	4a11      	ldr	r2, [pc, #68]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d60:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007d62:	4b0f      	ldr	r3, [pc, #60]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a0e      	ldr	r2, [pc, #56]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d6e:	f7f9 fc89 	bl	8001684 <HAL_GetTick>
 8007d72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007d74:	e008      	b.n	8007d88 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007d76:	f7f9 fc85 	bl	8001684 <HAL_GetTick>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	1ad3      	subs	r3, r2, r3
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d901      	bls.n	8007d88 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007d84:	2303      	movs	r3, #3
 8007d86:	e006      	b.n	8007d96 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007d88:	4b05      	ldr	r3, [pc, #20]	; (8007da0 <RCCEx_PLL3_Config+0x15c>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d0f0      	beq.n	8007d76 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	58024400 	.word	0x58024400
 8007da4:	ffff0007 	.word	0xffff0007

08007da8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d101      	bne.n	8007dba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e042      	b.n	8007e40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d106      	bne.n	8007dd2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f7f9 f8c9 	bl	8000f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2224      	movs	r2, #36	; 0x24
 8007dd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f022 0201 	bic.w	r2, r2, #1
 8007de8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d002      	beq.n	8007df8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 fe8a 	bl	8008b0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 f91f 	bl	800803c <UART_SetConfig>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d101      	bne.n	8007e08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007e04:	2301      	movs	r3, #1
 8007e06:	e01b      	b.n	8007e40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685a      	ldr	r2, [r3, #4]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	689a      	ldr	r2, [r3, #8]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f042 0201 	orr.w	r2, r2, #1
 8007e36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 ff09 	bl	8008c50 <UART_CheckIdleState>
 8007e3e:	4603      	mov	r3, r0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3708      	adds	r7, #8
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b08a      	sub	sp, #40	; 0x28
 8007e4c:	af02      	add	r7, sp, #8
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	603b      	str	r3, [r7, #0]
 8007e54:	4613      	mov	r3, r2
 8007e56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e5e:	2b20      	cmp	r3, #32
 8007e60:	d17b      	bne.n	8007f5a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d002      	beq.n	8007e6e <HAL_UART_Transmit+0x26>
 8007e68:	88fb      	ldrh	r3, [r7, #6]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e074      	b.n	8007f5c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2221      	movs	r2, #33	; 0x21
 8007e7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e82:	f7f9 fbff 	bl	8001684 <HAL_GetTick>
 8007e86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	88fa      	ldrh	r2, [r7, #6]
 8007e8c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	88fa      	ldrh	r2, [r7, #6]
 8007e94:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ea0:	d108      	bne.n	8007eb4 <HAL_UART_Transmit+0x6c>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d104      	bne.n	8007eb4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	61bb      	str	r3, [r7, #24]
 8007eb2:	e003      	b.n	8007ebc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ebc:	e030      	b.n	8007f20 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	2180      	movs	r1, #128	; 0x80
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f000 ff6b 	bl	8008da4 <UART_WaitOnFlagUntilTimeout>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d005      	beq.n	8007ee0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2220      	movs	r2, #32
 8007ed8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	e03d      	b.n	8007f5c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d10b      	bne.n	8007efe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	461a      	mov	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ef4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	3302      	adds	r3, #2
 8007efa:	61bb      	str	r3, [r7, #24]
 8007efc:	e007      	b.n	8007f0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	781a      	ldrb	r2, [r3, #0]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	3b01      	subs	r3, #1
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1c8      	bne.n	8007ebe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	2200      	movs	r2, #0
 8007f34:	2140      	movs	r1, #64	; 0x40
 8007f36:	68f8      	ldr	r0, [r7, #12]
 8007f38:	f000 ff34 	bl	8008da4 <UART_WaitOnFlagUntilTimeout>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d005      	beq.n	8007f4e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2220      	movs	r2, #32
 8007f46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8007f4a:	2303      	movs	r3, #3
 8007f4c:	e006      	b.n	8007f5c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2220      	movs	r2, #32
 8007f52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	e000      	b.n	8007f5c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007f5a:	2302      	movs	r3, #2
  }
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3720      	adds	r7, #32
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b08a      	sub	sp, #40	; 0x28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	4613      	mov	r3, r2
 8007f70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f78:	2b20      	cmp	r3, #32
 8007f7a:	d137      	bne.n	8007fec <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d002      	beq.n	8007f88 <HAL_UART_Receive_DMA+0x24>
 8007f82:	88fb      	ldrh	r3, [r7, #6]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d101      	bne.n	8007f8c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e030      	b.n	8007fee <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a18      	ldr	r2, [pc, #96]	; (8007ff8 <HAL_UART_Receive_DMA+0x94>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d01f      	beq.n	8007fdc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d018      	beq.n	8007fdc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	e853 3f00 	ldrex	r3, [r3]
 8007fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc8:	623b      	str	r3, [r7, #32]
 8007fca:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fcc:	69f9      	ldr	r1, [r7, #28]
 8007fce:	6a3a      	ldr	r2, [r7, #32]
 8007fd0:	e841 2300 	strex	r3, r2, [r1]
 8007fd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1e6      	bne.n	8007faa <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007fdc:	88fb      	ldrh	r3, [r7, #6]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	68b9      	ldr	r1, [r7, #8]
 8007fe2:	68f8      	ldr	r0, [r7, #12]
 8007fe4:	f000 ff4c 	bl	8008e80 <UART_Start_Receive_DMA>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	e000      	b.n	8007fee <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007fec:	2302      	movs	r3, #2
  }
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3728      	adds	r7, #40	; 0x28
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	58000c00 	.word	0x58000c00

08007ffc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008004:	bf00      	nop
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008018:	bf00      	nop
 800801a:	370c      	adds	r7, #12
 800801c:	46bd      	mov	sp, r7
 800801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008022:	4770      	bx	lr

08008024 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008024:	b480      	push	{r7}
 8008026:	b083      	sub	sp, #12
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	460b      	mov	r3, r1
 800802e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800803c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008040:	b092      	sub	sp, #72	; 0x48
 8008042:	af00      	add	r7, sp, #0
 8008044:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008046:	2300      	movs	r3, #0
 8008048:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	689a      	ldr	r2, [r3, #8]
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	431a      	orrs	r2, r3
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	695b      	ldr	r3, [r3, #20]
 800805a:	431a      	orrs	r2, r3
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	69db      	ldr	r3, [r3, #28]
 8008060:	4313      	orrs	r3, r2
 8008062:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	4bbe      	ldr	r3, [pc, #760]	; (8008364 <UART_SetConfig+0x328>)
 800806c:	4013      	ands	r3, r2
 800806e:	697a      	ldr	r2, [r7, #20]
 8008070:	6812      	ldr	r2, [r2, #0]
 8008072:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008074:	430b      	orrs	r3, r1
 8008076:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	68da      	ldr	r2, [r3, #12]
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	430a      	orrs	r2, r1
 800808c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	699b      	ldr	r3, [r3, #24]
 8008092:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4ab3      	ldr	r2, [pc, #716]	; (8008368 <UART_SetConfig+0x32c>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d004      	beq.n	80080a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080a4:	4313      	orrs	r3, r2
 80080a6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	689a      	ldr	r2, [r3, #8]
 80080ae:	4baf      	ldr	r3, [pc, #700]	; (800836c <UART_SetConfig+0x330>)
 80080b0:	4013      	ands	r3, r2
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	6812      	ldr	r2, [r2, #0]
 80080b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80080b8:	430b      	orrs	r3, r1
 80080ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c2:	f023 010f 	bic.w	r1, r3, #15
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4aa6      	ldr	r2, [pc, #664]	; (8008370 <UART_SetConfig+0x334>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d177      	bne.n	80081cc <UART_SetConfig+0x190>
 80080dc:	4ba5      	ldr	r3, [pc, #660]	; (8008374 <UART_SetConfig+0x338>)
 80080de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80080e4:	2b28      	cmp	r3, #40	; 0x28
 80080e6:	d86d      	bhi.n	80081c4 <UART_SetConfig+0x188>
 80080e8:	a201      	add	r2, pc, #4	; (adr r2, 80080f0 <UART_SetConfig+0xb4>)
 80080ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ee:	bf00      	nop
 80080f0:	08008195 	.word	0x08008195
 80080f4:	080081c5 	.word	0x080081c5
 80080f8:	080081c5 	.word	0x080081c5
 80080fc:	080081c5 	.word	0x080081c5
 8008100:	080081c5 	.word	0x080081c5
 8008104:	080081c5 	.word	0x080081c5
 8008108:	080081c5 	.word	0x080081c5
 800810c:	080081c5 	.word	0x080081c5
 8008110:	0800819d 	.word	0x0800819d
 8008114:	080081c5 	.word	0x080081c5
 8008118:	080081c5 	.word	0x080081c5
 800811c:	080081c5 	.word	0x080081c5
 8008120:	080081c5 	.word	0x080081c5
 8008124:	080081c5 	.word	0x080081c5
 8008128:	080081c5 	.word	0x080081c5
 800812c:	080081c5 	.word	0x080081c5
 8008130:	080081a5 	.word	0x080081a5
 8008134:	080081c5 	.word	0x080081c5
 8008138:	080081c5 	.word	0x080081c5
 800813c:	080081c5 	.word	0x080081c5
 8008140:	080081c5 	.word	0x080081c5
 8008144:	080081c5 	.word	0x080081c5
 8008148:	080081c5 	.word	0x080081c5
 800814c:	080081c5 	.word	0x080081c5
 8008150:	080081ad 	.word	0x080081ad
 8008154:	080081c5 	.word	0x080081c5
 8008158:	080081c5 	.word	0x080081c5
 800815c:	080081c5 	.word	0x080081c5
 8008160:	080081c5 	.word	0x080081c5
 8008164:	080081c5 	.word	0x080081c5
 8008168:	080081c5 	.word	0x080081c5
 800816c:	080081c5 	.word	0x080081c5
 8008170:	080081b5 	.word	0x080081b5
 8008174:	080081c5 	.word	0x080081c5
 8008178:	080081c5 	.word	0x080081c5
 800817c:	080081c5 	.word	0x080081c5
 8008180:	080081c5 	.word	0x080081c5
 8008184:	080081c5 	.word	0x080081c5
 8008188:	080081c5 	.word	0x080081c5
 800818c:	080081c5 	.word	0x080081c5
 8008190:	080081bd 	.word	0x080081bd
 8008194:	2301      	movs	r3, #1
 8008196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800819a:	e222      	b.n	80085e2 <UART_SetConfig+0x5a6>
 800819c:	2304      	movs	r3, #4
 800819e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80081a2:	e21e      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80081a4:	2308      	movs	r3, #8
 80081a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80081aa:	e21a      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80081ac:	2310      	movs	r3, #16
 80081ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80081b2:	e216      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80081b4:	2320      	movs	r3, #32
 80081b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80081ba:	e212      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80081bc:	2340      	movs	r3, #64	; 0x40
 80081be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80081c2:	e20e      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80081c4:	2380      	movs	r3, #128	; 0x80
 80081c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80081ca:	e20a      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a69      	ldr	r2, [pc, #420]	; (8008378 <UART_SetConfig+0x33c>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d130      	bne.n	8008238 <UART_SetConfig+0x1fc>
 80081d6:	4b67      	ldr	r3, [pc, #412]	; (8008374 <UART_SetConfig+0x338>)
 80081d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081da:	f003 0307 	and.w	r3, r3, #7
 80081de:	2b05      	cmp	r3, #5
 80081e0:	d826      	bhi.n	8008230 <UART_SetConfig+0x1f4>
 80081e2:	a201      	add	r2, pc, #4	; (adr r2, 80081e8 <UART_SetConfig+0x1ac>)
 80081e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e8:	08008201 	.word	0x08008201
 80081ec:	08008209 	.word	0x08008209
 80081f0:	08008211 	.word	0x08008211
 80081f4:	08008219 	.word	0x08008219
 80081f8:	08008221 	.word	0x08008221
 80081fc:	08008229 	.word	0x08008229
 8008200:	2300      	movs	r3, #0
 8008202:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008206:	e1ec      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008208:	2304      	movs	r3, #4
 800820a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800820e:	e1e8      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008210:	2308      	movs	r3, #8
 8008212:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008216:	e1e4      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008218:	2310      	movs	r3, #16
 800821a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800821e:	e1e0      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008220:	2320      	movs	r3, #32
 8008222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008226:	e1dc      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008228:	2340      	movs	r3, #64	; 0x40
 800822a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800822e:	e1d8      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008230:	2380      	movs	r3, #128	; 0x80
 8008232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008236:	e1d4      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a4f      	ldr	r2, [pc, #316]	; (800837c <UART_SetConfig+0x340>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d130      	bne.n	80082a4 <UART_SetConfig+0x268>
 8008242:	4b4c      	ldr	r3, [pc, #304]	; (8008374 <UART_SetConfig+0x338>)
 8008244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008246:	f003 0307 	and.w	r3, r3, #7
 800824a:	2b05      	cmp	r3, #5
 800824c:	d826      	bhi.n	800829c <UART_SetConfig+0x260>
 800824e:	a201      	add	r2, pc, #4	; (adr r2, 8008254 <UART_SetConfig+0x218>)
 8008250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008254:	0800826d 	.word	0x0800826d
 8008258:	08008275 	.word	0x08008275
 800825c:	0800827d 	.word	0x0800827d
 8008260:	08008285 	.word	0x08008285
 8008264:	0800828d 	.word	0x0800828d
 8008268:	08008295 	.word	0x08008295
 800826c:	2300      	movs	r3, #0
 800826e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008272:	e1b6      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008274:	2304      	movs	r3, #4
 8008276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800827a:	e1b2      	b.n	80085e2 <UART_SetConfig+0x5a6>
 800827c:	2308      	movs	r3, #8
 800827e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008282:	e1ae      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008284:	2310      	movs	r3, #16
 8008286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800828a:	e1aa      	b.n	80085e2 <UART_SetConfig+0x5a6>
 800828c:	2320      	movs	r3, #32
 800828e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008292:	e1a6      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008294:	2340      	movs	r3, #64	; 0x40
 8008296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800829a:	e1a2      	b.n	80085e2 <UART_SetConfig+0x5a6>
 800829c:	2380      	movs	r3, #128	; 0x80
 800829e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80082a2:	e19e      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a35      	ldr	r2, [pc, #212]	; (8008380 <UART_SetConfig+0x344>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d130      	bne.n	8008310 <UART_SetConfig+0x2d4>
 80082ae:	4b31      	ldr	r3, [pc, #196]	; (8008374 <UART_SetConfig+0x338>)
 80082b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082b2:	f003 0307 	and.w	r3, r3, #7
 80082b6:	2b05      	cmp	r3, #5
 80082b8:	d826      	bhi.n	8008308 <UART_SetConfig+0x2cc>
 80082ba:	a201      	add	r2, pc, #4	; (adr r2, 80082c0 <UART_SetConfig+0x284>)
 80082bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c0:	080082d9 	.word	0x080082d9
 80082c4:	080082e1 	.word	0x080082e1
 80082c8:	080082e9 	.word	0x080082e9
 80082cc:	080082f1 	.word	0x080082f1
 80082d0:	080082f9 	.word	0x080082f9
 80082d4:	08008301 	.word	0x08008301
 80082d8:	2300      	movs	r3, #0
 80082da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80082de:	e180      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80082e0:	2304      	movs	r3, #4
 80082e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80082e6:	e17c      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80082e8:	2308      	movs	r3, #8
 80082ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80082ee:	e178      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80082f0:	2310      	movs	r3, #16
 80082f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80082f6:	e174      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80082f8:	2320      	movs	r3, #32
 80082fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80082fe:	e170      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008300:	2340      	movs	r3, #64	; 0x40
 8008302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008306:	e16c      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008308:	2380      	movs	r3, #128	; 0x80
 800830a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800830e:	e168      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a1b      	ldr	r2, [pc, #108]	; (8008384 <UART_SetConfig+0x348>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d142      	bne.n	80083a0 <UART_SetConfig+0x364>
 800831a:	4b16      	ldr	r3, [pc, #88]	; (8008374 <UART_SetConfig+0x338>)
 800831c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800831e:	f003 0307 	and.w	r3, r3, #7
 8008322:	2b05      	cmp	r3, #5
 8008324:	d838      	bhi.n	8008398 <UART_SetConfig+0x35c>
 8008326:	a201      	add	r2, pc, #4	; (adr r2, 800832c <UART_SetConfig+0x2f0>)
 8008328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800832c:	08008345 	.word	0x08008345
 8008330:	0800834d 	.word	0x0800834d
 8008334:	08008355 	.word	0x08008355
 8008338:	0800835d 	.word	0x0800835d
 800833c:	08008389 	.word	0x08008389
 8008340:	08008391 	.word	0x08008391
 8008344:	2300      	movs	r3, #0
 8008346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800834a:	e14a      	b.n	80085e2 <UART_SetConfig+0x5a6>
 800834c:	2304      	movs	r3, #4
 800834e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008352:	e146      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008354:	2308      	movs	r3, #8
 8008356:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800835a:	e142      	b.n	80085e2 <UART_SetConfig+0x5a6>
 800835c:	2310      	movs	r3, #16
 800835e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008362:	e13e      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008364:	cfff69f3 	.word	0xcfff69f3
 8008368:	58000c00 	.word	0x58000c00
 800836c:	11fff4ff 	.word	0x11fff4ff
 8008370:	40011000 	.word	0x40011000
 8008374:	58024400 	.word	0x58024400
 8008378:	40004400 	.word	0x40004400
 800837c:	40004800 	.word	0x40004800
 8008380:	40004c00 	.word	0x40004c00
 8008384:	40005000 	.word	0x40005000
 8008388:	2320      	movs	r3, #32
 800838a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800838e:	e128      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008390:	2340      	movs	r3, #64	; 0x40
 8008392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008396:	e124      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008398:	2380      	movs	r3, #128	; 0x80
 800839a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800839e:	e120      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4acb      	ldr	r2, [pc, #812]	; (80086d4 <UART_SetConfig+0x698>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d176      	bne.n	8008498 <UART_SetConfig+0x45c>
 80083aa:	4bcb      	ldr	r3, [pc, #812]	; (80086d8 <UART_SetConfig+0x69c>)
 80083ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80083b2:	2b28      	cmp	r3, #40	; 0x28
 80083b4:	d86c      	bhi.n	8008490 <UART_SetConfig+0x454>
 80083b6:	a201      	add	r2, pc, #4	; (adr r2, 80083bc <UART_SetConfig+0x380>)
 80083b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083bc:	08008461 	.word	0x08008461
 80083c0:	08008491 	.word	0x08008491
 80083c4:	08008491 	.word	0x08008491
 80083c8:	08008491 	.word	0x08008491
 80083cc:	08008491 	.word	0x08008491
 80083d0:	08008491 	.word	0x08008491
 80083d4:	08008491 	.word	0x08008491
 80083d8:	08008491 	.word	0x08008491
 80083dc:	08008469 	.word	0x08008469
 80083e0:	08008491 	.word	0x08008491
 80083e4:	08008491 	.word	0x08008491
 80083e8:	08008491 	.word	0x08008491
 80083ec:	08008491 	.word	0x08008491
 80083f0:	08008491 	.word	0x08008491
 80083f4:	08008491 	.word	0x08008491
 80083f8:	08008491 	.word	0x08008491
 80083fc:	08008471 	.word	0x08008471
 8008400:	08008491 	.word	0x08008491
 8008404:	08008491 	.word	0x08008491
 8008408:	08008491 	.word	0x08008491
 800840c:	08008491 	.word	0x08008491
 8008410:	08008491 	.word	0x08008491
 8008414:	08008491 	.word	0x08008491
 8008418:	08008491 	.word	0x08008491
 800841c:	08008479 	.word	0x08008479
 8008420:	08008491 	.word	0x08008491
 8008424:	08008491 	.word	0x08008491
 8008428:	08008491 	.word	0x08008491
 800842c:	08008491 	.word	0x08008491
 8008430:	08008491 	.word	0x08008491
 8008434:	08008491 	.word	0x08008491
 8008438:	08008491 	.word	0x08008491
 800843c:	08008481 	.word	0x08008481
 8008440:	08008491 	.word	0x08008491
 8008444:	08008491 	.word	0x08008491
 8008448:	08008491 	.word	0x08008491
 800844c:	08008491 	.word	0x08008491
 8008450:	08008491 	.word	0x08008491
 8008454:	08008491 	.word	0x08008491
 8008458:	08008491 	.word	0x08008491
 800845c:	08008489 	.word	0x08008489
 8008460:	2301      	movs	r3, #1
 8008462:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008466:	e0bc      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008468:	2304      	movs	r3, #4
 800846a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800846e:	e0b8      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008470:	2308      	movs	r3, #8
 8008472:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008476:	e0b4      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008478:	2310      	movs	r3, #16
 800847a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800847e:	e0b0      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008480:	2320      	movs	r3, #32
 8008482:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008486:	e0ac      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008488:	2340      	movs	r3, #64	; 0x40
 800848a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800848e:	e0a8      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008490:	2380      	movs	r3, #128	; 0x80
 8008492:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008496:	e0a4      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a8f      	ldr	r2, [pc, #572]	; (80086dc <UART_SetConfig+0x6a0>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d130      	bne.n	8008504 <UART_SetConfig+0x4c8>
 80084a2:	4b8d      	ldr	r3, [pc, #564]	; (80086d8 <UART_SetConfig+0x69c>)
 80084a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084a6:	f003 0307 	and.w	r3, r3, #7
 80084aa:	2b05      	cmp	r3, #5
 80084ac:	d826      	bhi.n	80084fc <UART_SetConfig+0x4c0>
 80084ae:	a201      	add	r2, pc, #4	; (adr r2, 80084b4 <UART_SetConfig+0x478>)
 80084b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084b4:	080084cd 	.word	0x080084cd
 80084b8:	080084d5 	.word	0x080084d5
 80084bc:	080084dd 	.word	0x080084dd
 80084c0:	080084e5 	.word	0x080084e5
 80084c4:	080084ed 	.word	0x080084ed
 80084c8:	080084f5 	.word	0x080084f5
 80084cc:	2300      	movs	r3, #0
 80084ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80084d2:	e086      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80084d4:	2304      	movs	r3, #4
 80084d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80084da:	e082      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80084dc:	2308      	movs	r3, #8
 80084de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80084e2:	e07e      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80084e4:	2310      	movs	r3, #16
 80084e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80084ea:	e07a      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80084ec:	2320      	movs	r3, #32
 80084ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80084f2:	e076      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80084f4:	2340      	movs	r3, #64	; 0x40
 80084f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80084fa:	e072      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80084fc:	2380      	movs	r3, #128	; 0x80
 80084fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008502:	e06e      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a75      	ldr	r2, [pc, #468]	; (80086e0 <UART_SetConfig+0x6a4>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d130      	bne.n	8008570 <UART_SetConfig+0x534>
 800850e:	4b72      	ldr	r3, [pc, #456]	; (80086d8 <UART_SetConfig+0x69c>)
 8008510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008512:	f003 0307 	and.w	r3, r3, #7
 8008516:	2b05      	cmp	r3, #5
 8008518:	d826      	bhi.n	8008568 <UART_SetConfig+0x52c>
 800851a:	a201      	add	r2, pc, #4	; (adr r2, 8008520 <UART_SetConfig+0x4e4>)
 800851c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008520:	08008539 	.word	0x08008539
 8008524:	08008541 	.word	0x08008541
 8008528:	08008549 	.word	0x08008549
 800852c:	08008551 	.word	0x08008551
 8008530:	08008559 	.word	0x08008559
 8008534:	08008561 	.word	0x08008561
 8008538:	2300      	movs	r3, #0
 800853a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800853e:	e050      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008540:	2304      	movs	r3, #4
 8008542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008546:	e04c      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008548:	2308      	movs	r3, #8
 800854a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800854e:	e048      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008550:	2310      	movs	r3, #16
 8008552:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008556:	e044      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008558:	2320      	movs	r3, #32
 800855a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800855e:	e040      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008560:	2340      	movs	r3, #64	; 0x40
 8008562:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008566:	e03c      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008568:	2380      	movs	r3, #128	; 0x80
 800856a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800856e:	e038      	b.n	80085e2 <UART_SetConfig+0x5a6>
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a5b      	ldr	r2, [pc, #364]	; (80086e4 <UART_SetConfig+0x6a8>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d130      	bne.n	80085dc <UART_SetConfig+0x5a0>
 800857a:	4b57      	ldr	r3, [pc, #348]	; (80086d8 <UART_SetConfig+0x69c>)
 800857c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800857e:	f003 0307 	and.w	r3, r3, #7
 8008582:	2b05      	cmp	r3, #5
 8008584:	d826      	bhi.n	80085d4 <UART_SetConfig+0x598>
 8008586:	a201      	add	r2, pc, #4	; (adr r2, 800858c <UART_SetConfig+0x550>)
 8008588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800858c:	080085a5 	.word	0x080085a5
 8008590:	080085ad 	.word	0x080085ad
 8008594:	080085b5 	.word	0x080085b5
 8008598:	080085bd 	.word	0x080085bd
 800859c:	080085c5 	.word	0x080085c5
 80085a0:	080085cd 	.word	0x080085cd
 80085a4:	2302      	movs	r3, #2
 80085a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80085aa:	e01a      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80085ac:	2304      	movs	r3, #4
 80085ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80085b2:	e016      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80085b4:	2308      	movs	r3, #8
 80085b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80085ba:	e012      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80085bc:	2310      	movs	r3, #16
 80085be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80085c2:	e00e      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80085c4:	2320      	movs	r3, #32
 80085c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80085ca:	e00a      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80085cc:	2340      	movs	r3, #64	; 0x40
 80085ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80085d2:	e006      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80085d4:	2380      	movs	r3, #128	; 0x80
 80085d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80085da:	e002      	b.n	80085e2 <UART_SetConfig+0x5a6>
 80085dc:	2380      	movs	r3, #128	; 0x80
 80085de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a3f      	ldr	r2, [pc, #252]	; (80086e4 <UART_SetConfig+0x6a8>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	f040 80f8 	bne.w	80087de <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085ee:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80085f2:	2b20      	cmp	r3, #32
 80085f4:	dc46      	bgt.n	8008684 <UART_SetConfig+0x648>
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	f2c0 8082 	blt.w	8008700 <UART_SetConfig+0x6c4>
 80085fc:	3b02      	subs	r3, #2
 80085fe:	2b1e      	cmp	r3, #30
 8008600:	d87e      	bhi.n	8008700 <UART_SetConfig+0x6c4>
 8008602:	a201      	add	r2, pc, #4	; (adr r2, 8008608 <UART_SetConfig+0x5cc>)
 8008604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008608:	0800868b 	.word	0x0800868b
 800860c:	08008701 	.word	0x08008701
 8008610:	08008693 	.word	0x08008693
 8008614:	08008701 	.word	0x08008701
 8008618:	08008701 	.word	0x08008701
 800861c:	08008701 	.word	0x08008701
 8008620:	080086a3 	.word	0x080086a3
 8008624:	08008701 	.word	0x08008701
 8008628:	08008701 	.word	0x08008701
 800862c:	08008701 	.word	0x08008701
 8008630:	08008701 	.word	0x08008701
 8008634:	08008701 	.word	0x08008701
 8008638:	08008701 	.word	0x08008701
 800863c:	08008701 	.word	0x08008701
 8008640:	080086b3 	.word	0x080086b3
 8008644:	08008701 	.word	0x08008701
 8008648:	08008701 	.word	0x08008701
 800864c:	08008701 	.word	0x08008701
 8008650:	08008701 	.word	0x08008701
 8008654:	08008701 	.word	0x08008701
 8008658:	08008701 	.word	0x08008701
 800865c:	08008701 	.word	0x08008701
 8008660:	08008701 	.word	0x08008701
 8008664:	08008701 	.word	0x08008701
 8008668:	08008701 	.word	0x08008701
 800866c:	08008701 	.word	0x08008701
 8008670:	08008701 	.word	0x08008701
 8008674:	08008701 	.word	0x08008701
 8008678:	08008701 	.word	0x08008701
 800867c:	08008701 	.word	0x08008701
 8008680:	080086f3 	.word	0x080086f3
 8008684:	2b40      	cmp	r3, #64	; 0x40
 8008686:	d037      	beq.n	80086f8 <UART_SetConfig+0x6bc>
 8008688:	e03a      	b.n	8008700 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800868a:	f7fe ff6b 	bl	8007564 <HAL_RCCEx_GetD3PCLK1Freq>
 800868e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008690:	e03c      	b.n	800870c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008696:	4618      	mov	r0, r3
 8008698:	f7fe ff7a 	bl	8007590 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800869c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800869e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086a0:	e034      	b.n	800870c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086a2:	f107 0318 	add.w	r3, r7, #24
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff f8c6 	bl	8007838 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086b0:	e02c      	b.n	800870c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086b2:	4b09      	ldr	r3, [pc, #36]	; (80086d8 <UART_SetConfig+0x69c>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f003 0320 	and.w	r3, r3, #32
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d016      	beq.n	80086ec <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80086be:	4b06      	ldr	r3, [pc, #24]	; (80086d8 <UART_SetConfig+0x69c>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	08db      	lsrs	r3, r3, #3
 80086c4:	f003 0303 	and.w	r3, r3, #3
 80086c8:	4a07      	ldr	r2, [pc, #28]	; (80086e8 <UART_SetConfig+0x6ac>)
 80086ca:	fa22 f303 	lsr.w	r3, r2, r3
 80086ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80086d0:	e01c      	b.n	800870c <UART_SetConfig+0x6d0>
 80086d2:	bf00      	nop
 80086d4:	40011400 	.word	0x40011400
 80086d8:	58024400 	.word	0x58024400
 80086dc:	40007800 	.word	0x40007800
 80086e0:	40007c00 	.word	0x40007c00
 80086e4:	58000c00 	.word	0x58000c00
 80086e8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80086ec:	4b9d      	ldr	r3, [pc, #628]	; (8008964 <UART_SetConfig+0x928>)
 80086ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086f0:	e00c      	b.n	800870c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80086f2:	4b9d      	ldr	r3, [pc, #628]	; (8008968 <UART_SetConfig+0x92c>)
 80086f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086f6:	e009      	b.n	800870c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086fe:	e005      	b.n	800870c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008700:	2300      	movs	r3, #0
 8008702:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8008704:	2301      	movs	r3, #1
 8008706:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800870a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800870c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800870e:	2b00      	cmp	r3, #0
 8008710:	f000 81de 	beq.w	8008ad0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008718:	4a94      	ldr	r2, [pc, #592]	; (800896c <UART_SetConfig+0x930>)
 800871a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800871e:	461a      	mov	r2, r3
 8008720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008722:	fbb3 f3f2 	udiv	r3, r3, r2
 8008726:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	685a      	ldr	r2, [r3, #4]
 800872c:	4613      	mov	r3, r2
 800872e:	005b      	lsls	r3, r3, #1
 8008730:	4413      	add	r3, r2
 8008732:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008734:	429a      	cmp	r2, r3
 8008736:	d305      	bcc.n	8008744 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800873e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008740:	429a      	cmp	r2, r3
 8008742:	d903      	bls.n	800874c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800874a:	e1c1      	b.n	8008ad0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800874c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800874e:	2200      	movs	r2, #0
 8008750:	60bb      	str	r3, [r7, #8]
 8008752:	60fa      	str	r2, [r7, #12]
 8008754:	697b      	ldr	r3, [r7, #20]
 8008756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008758:	4a84      	ldr	r2, [pc, #528]	; (800896c <UART_SetConfig+0x930>)
 800875a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800875e:	b29b      	uxth	r3, r3
 8008760:	2200      	movs	r2, #0
 8008762:	603b      	str	r3, [r7, #0]
 8008764:	607a      	str	r2, [r7, #4]
 8008766:	e9d7 2300 	ldrd	r2, r3, [r7]
 800876a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800876e:	f7f7 fe07 	bl	8000380 <__aeabi_uldivmod>
 8008772:	4602      	mov	r2, r0
 8008774:	460b      	mov	r3, r1
 8008776:	4610      	mov	r0, r2
 8008778:	4619      	mov	r1, r3
 800877a:	f04f 0200 	mov.w	r2, #0
 800877e:	f04f 0300 	mov.w	r3, #0
 8008782:	020b      	lsls	r3, r1, #8
 8008784:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008788:	0202      	lsls	r2, r0, #8
 800878a:	6979      	ldr	r1, [r7, #20]
 800878c:	6849      	ldr	r1, [r1, #4]
 800878e:	0849      	lsrs	r1, r1, #1
 8008790:	2000      	movs	r0, #0
 8008792:	460c      	mov	r4, r1
 8008794:	4605      	mov	r5, r0
 8008796:	eb12 0804 	adds.w	r8, r2, r4
 800879a:	eb43 0905 	adc.w	r9, r3, r5
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	469a      	mov	sl, r3
 80087a6:	4693      	mov	fp, r2
 80087a8:	4652      	mov	r2, sl
 80087aa:	465b      	mov	r3, fp
 80087ac:	4640      	mov	r0, r8
 80087ae:	4649      	mov	r1, r9
 80087b0:	f7f7 fde6 	bl	8000380 <__aeabi_uldivmod>
 80087b4:	4602      	mov	r2, r0
 80087b6:	460b      	mov	r3, r1
 80087b8:	4613      	mov	r3, r2
 80087ba:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80087bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087c2:	d308      	bcc.n	80087d6 <UART_SetConfig+0x79a>
 80087c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80087ca:	d204      	bcs.n	80087d6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087d2:	60da      	str	r2, [r3, #12]
 80087d4:	e17c      	b.n	8008ad0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80087d6:	2301      	movs	r3, #1
 80087d8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80087dc:	e178      	b.n	8008ad0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087e6:	f040 80c5 	bne.w	8008974 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80087ea:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80087ee:	2b20      	cmp	r3, #32
 80087f0:	dc48      	bgt.n	8008884 <UART_SetConfig+0x848>
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	db7b      	blt.n	80088ee <UART_SetConfig+0x8b2>
 80087f6:	2b20      	cmp	r3, #32
 80087f8:	d879      	bhi.n	80088ee <UART_SetConfig+0x8b2>
 80087fa:	a201      	add	r2, pc, #4	; (adr r2, 8008800 <UART_SetConfig+0x7c4>)
 80087fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008800:	0800888b 	.word	0x0800888b
 8008804:	08008893 	.word	0x08008893
 8008808:	080088ef 	.word	0x080088ef
 800880c:	080088ef 	.word	0x080088ef
 8008810:	0800889b 	.word	0x0800889b
 8008814:	080088ef 	.word	0x080088ef
 8008818:	080088ef 	.word	0x080088ef
 800881c:	080088ef 	.word	0x080088ef
 8008820:	080088ab 	.word	0x080088ab
 8008824:	080088ef 	.word	0x080088ef
 8008828:	080088ef 	.word	0x080088ef
 800882c:	080088ef 	.word	0x080088ef
 8008830:	080088ef 	.word	0x080088ef
 8008834:	080088ef 	.word	0x080088ef
 8008838:	080088ef 	.word	0x080088ef
 800883c:	080088ef 	.word	0x080088ef
 8008840:	080088bb 	.word	0x080088bb
 8008844:	080088ef 	.word	0x080088ef
 8008848:	080088ef 	.word	0x080088ef
 800884c:	080088ef 	.word	0x080088ef
 8008850:	080088ef 	.word	0x080088ef
 8008854:	080088ef 	.word	0x080088ef
 8008858:	080088ef 	.word	0x080088ef
 800885c:	080088ef 	.word	0x080088ef
 8008860:	080088ef 	.word	0x080088ef
 8008864:	080088ef 	.word	0x080088ef
 8008868:	080088ef 	.word	0x080088ef
 800886c:	080088ef 	.word	0x080088ef
 8008870:	080088ef 	.word	0x080088ef
 8008874:	080088ef 	.word	0x080088ef
 8008878:	080088ef 	.word	0x080088ef
 800887c:	080088ef 	.word	0x080088ef
 8008880:	080088e1 	.word	0x080088e1
 8008884:	2b40      	cmp	r3, #64	; 0x40
 8008886:	d02e      	beq.n	80088e6 <UART_SetConfig+0x8aa>
 8008888:	e031      	b.n	80088ee <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800888a:	f7fd fc35 	bl	80060f8 <HAL_RCC_GetPCLK1Freq>
 800888e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008890:	e033      	b.n	80088fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008892:	f7fd fc47 	bl	8006124 <HAL_RCC_GetPCLK2Freq>
 8008896:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008898:	e02f      	b.n	80088fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800889a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800889e:	4618      	mov	r0, r3
 80088a0:	f7fe fe76 	bl	8007590 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80088a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088a8:	e027      	b.n	80088fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088aa:	f107 0318 	add.w	r3, r7, #24
 80088ae:	4618      	mov	r0, r3
 80088b0:	f7fe ffc2 	bl	8007838 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088b8:	e01f      	b.n	80088fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088ba:	4b2d      	ldr	r3, [pc, #180]	; (8008970 <UART_SetConfig+0x934>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f003 0320 	and.w	r3, r3, #32
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d009      	beq.n	80088da <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80088c6:	4b2a      	ldr	r3, [pc, #168]	; (8008970 <UART_SetConfig+0x934>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	08db      	lsrs	r3, r3, #3
 80088cc:	f003 0303 	and.w	r3, r3, #3
 80088d0:	4a24      	ldr	r2, [pc, #144]	; (8008964 <UART_SetConfig+0x928>)
 80088d2:	fa22 f303 	lsr.w	r3, r2, r3
 80088d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80088d8:	e00f      	b.n	80088fa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80088da:	4b22      	ldr	r3, [pc, #136]	; (8008964 <UART_SetConfig+0x928>)
 80088dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088de:	e00c      	b.n	80088fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80088e0:	4b21      	ldr	r3, [pc, #132]	; (8008968 <UART_SetConfig+0x92c>)
 80088e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088e4:	e009      	b.n	80088fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088ec:	e005      	b.n	80088fa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80088ee:	2300      	movs	r3, #0
 80088f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80088f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80088fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f000 80e7 	beq.w	8008ad0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008906:	4a19      	ldr	r2, [pc, #100]	; (800896c <UART_SetConfig+0x930>)
 8008908:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800890c:	461a      	mov	r2, r3
 800890e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008910:	fbb3 f3f2 	udiv	r3, r3, r2
 8008914:	005a      	lsls	r2, r3, #1
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	085b      	lsrs	r3, r3, #1
 800891c:	441a      	add	r2, r3
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	fbb2 f3f3 	udiv	r3, r2, r3
 8008926:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892a:	2b0f      	cmp	r3, #15
 800892c:	d916      	bls.n	800895c <UART_SetConfig+0x920>
 800892e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008934:	d212      	bcs.n	800895c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008938:	b29b      	uxth	r3, r3
 800893a:	f023 030f 	bic.w	r3, r3, #15
 800893e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008942:	085b      	lsrs	r3, r3, #1
 8008944:	b29b      	uxth	r3, r3
 8008946:	f003 0307 	and.w	r3, r3, #7
 800894a:	b29a      	uxth	r2, r3
 800894c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800894e:	4313      	orrs	r3, r2
 8008950:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008958:	60da      	str	r2, [r3, #12]
 800895a:	e0b9      	b.n	8008ad0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008962:	e0b5      	b.n	8008ad0 <UART_SetConfig+0xa94>
 8008964:	03d09000 	.word	0x03d09000
 8008968:	003d0900 	.word	0x003d0900
 800896c:	0800acdc 	.word	0x0800acdc
 8008970:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008974:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008978:	2b20      	cmp	r3, #32
 800897a:	dc49      	bgt.n	8008a10 <UART_SetConfig+0x9d4>
 800897c:	2b00      	cmp	r3, #0
 800897e:	db7c      	blt.n	8008a7a <UART_SetConfig+0xa3e>
 8008980:	2b20      	cmp	r3, #32
 8008982:	d87a      	bhi.n	8008a7a <UART_SetConfig+0xa3e>
 8008984:	a201      	add	r2, pc, #4	; (adr r2, 800898c <UART_SetConfig+0x950>)
 8008986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898a:	bf00      	nop
 800898c:	08008a17 	.word	0x08008a17
 8008990:	08008a1f 	.word	0x08008a1f
 8008994:	08008a7b 	.word	0x08008a7b
 8008998:	08008a7b 	.word	0x08008a7b
 800899c:	08008a27 	.word	0x08008a27
 80089a0:	08008a7b 	.word	0x08008a7b
 80089a4:	08008a7b 	.word	0x08008a7b
 80089a8:	08008a7b 	.word	0x08008a7b
 80089ac:	08008a37 	.word	0x08008a37
 80089b0:	08008a7b 	.word	0x08008a7b
 80089b4:	08008a7b 	.word	0x08008a7b
 80089b8:	08008a7b 	.word	0x08008a7b
 80089bc:	08008a7b 	.word	0x08008a7b
 80089c0:	08008a7b 	.word	0x08008a7b
 80089c4:	08008a7b 	.word	0x08008a7b
 80089c8:	08008a7b 	.word	0x08008a7b
 80089cc:	08008a47 	.word	0x08008a47
 80089d0:	08008a7b 	.word	0x08008a7b
 80089d4:	08008a7b 	.word	0x08008a7b
 80089d8:	08008a7b 	.word	0x08008a7b
 80089dc:	08008a7b 	.word	0x08008a7b
 80089e0:	08008a7b 	.word	0x08008a7b
 80089e4:	08008a7b 	.word	0x08008a7b
 80089e8:	08008a7b 	.word	0x08008a7b
 80089ec:	08008a7b 	.word	0x08008a7b
 80089f0:	08008a7b 	.word	0x08008a7b
 80089f4:	08008a7b 	.word	0x08008a7b
 80089f8:	08008a7b 	.word	0x08008a7b
 80089fc:	08008a7b 	.word	0x08008a7b
 8008a00:	08008a7b 	.word	0x08008a7b
 8008a04:	08008a7b 	.word	0x08008a7b
 8008a08:	08008a7b 	.word	0x08008a7b
 8008a0c:	08008a6d 	.word	0x08008a6d
 8008a10:	2b40      	cmp	r3, #64	; 0x40
 8008a12:	d02e      	beq.n	8008a72 <UART_SetConfig+0xa36>
 8008a14:	e031      	b.n	8008a7a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a16:	f7fd fb6f 	bl	80060f8 <HAL_RCC_GetPCLK1Freq>
 8008a1a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008a1c:	e033      	b.n	8008a86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a1e:	f7fd fb81 	bl	8006124 <HAL_RCC_GetPCLK2Freq>
 8008a22:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008a24:	e02f      	b.n	8008a86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7fe fdb0 	bl	8007590 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a34:	e027      	b.n	8008a86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a36:	f107 0318 	add.w	r3, r7, #24
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f7fe fefc 	bl	8007838 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a44:	e01f      	b.n	8008a86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a46:	4b2d      	ldr	r3, [pc, #180]	; (8008afc <UART_SetConfig+0xac0>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f003 0320 	and.w	r3, r3, #32
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d009      	beq.n	8008a66 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008a52:	4b2a      	ldr	r3, [pc, #168]	; (8008afc <UART_SetConfig+0xac0>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	08db      	lsrs	r3, r3, #3
 8008a58:	f003 0303 	and.w	r3, r3, #3
 8008a5c:	4a28      	ldr	r2, [pc, #160]	; (8008b00 <UART_SetConfig+0xac4>)
 8008a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a62:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008a64:	e00f      	b.n	8008a86 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008a66:	4b26      	ldr	r3, [pc, #152]	; (8008b00 <UART_SetConfig+0xac4>)
 8008a68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a6a:	e00c      	b.n	8008a86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008a6c:	4b25      	ldr	r3, [pc, #148]	; (8008b04 <UART_SetConfig+0xac8>)
 8008a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a70:	e009      	b.n	8008a86 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a78:	e005      	b.n	8008a86 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8008a84:	bf00      	nop
    }

    if (pclk != 0U)
 8008a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d021      	beq.n	8008ad0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a90:	4a1d      	ldr	r2, [pc, #116]	; (8008b08 <UART_SetConfig+0xacc>)
 8008a92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a96:	461a      	mov	r2, r3
 8008a98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a9a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	685b      	ldr	r3, [r3, #4]
 8008aa2:	085b      	lsrs	r3, r3, #1
 8008aa4:	441a      	add	r2, r3
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aae:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab2:	2b0f      	cmp	r3, #15
 8008ab4:	d909      	bls.n	8008aca <UART_SetConfig+0xa8e>
 8008ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008abc:	d205      	bcs.n	8008aca <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac0:	b29a      	uxth	r2, r3
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	60da      	str	r2, [r3, #12]
 8008ac8:	e002      	b.n	8008ad0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008aec:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3748      	adds	r7, #72	; 0x48
 8008af4:	46bd      	mov	sp, r7
 8008af6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008afa:	bf00      	nop
 8008afc:	58024400 	.word	0x58024400
 8008b00:	03d09000 	.word	0x03d09000
 8008b04:	003d0900 	.word	0x003d0900
 8008b08:	0800acdc 	.word	0x0800acdc

08008b0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b18:	f003 0308 	and.w	r3, r3, #8
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00a      	beq.n	8008b36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	430a      	orrs	r2, r1
 8008b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b3a:	f003 0301 	and.w	r3, r3, #1
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d00a      	beq.n	8008b58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	430a      	orrs	r2, r1
 8008b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b5c:	f003 0302 	and.w	r3, r3, #2
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d00a      	beq.n	8008b7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	430a      	orrs	r2, r1
 8008b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b7e:	f003 0304 	and.w	r3, r3, #4
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d00a      	beq.n	8008b9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	430a      	orrs	r2, r1
 8008b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ba0:	f003 0310 	and.w	r3, r3, #16
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d00a      	beq.n	8008bbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bc2:	f003 0320 	and.w	r3, r3, #32
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00a      	beq.n	8008be0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	430a      	orrs	r2, r1
 8008bde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d01a      	beq.n	8008c22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c0a:	d10a      	bne.n	8008c22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	430a      	orrs	r2, r1
 8008c20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00a      	beq.n	8008c44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	430a      	orrs	r2, r1
 8008c42:	605a      	str	r2, [r3, #4]
  }
}
 8008c44:	bf00      	nop
 8008c46:	370c      	adds	r7, #12
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b098      	sub	sp, #96	; 0x60
 8008c54:	af02      	add	r7, sp, #8
 8008c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c60:	f7f8 fd10 	bl	8001684 <HAL_GetTick>
 8008c64:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f003 0308 	and.w	r3, r3, #8
 8008c70:	2b08      	cmp	r3, #8
 8008c72:	d12f      	bne.n	8008cd4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c78:	9300      	str	r3, [sp, #0]
 8008c7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f88e 	bl	8008da4 <UART_WaitOnFlagUntilTimeout>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d022      	beq.n	8008cd4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c96:	e853 3f00 	ldrex	r3, [r3]
 8008c9a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ca2:	653b      	str	r3, [r7, #80]	; 0x50
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	461a      	mov	r2, r3
 8008caa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008cac:	647b      	str	r3, [r7, #68]	; 0x44
 8008cae:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008cb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008cb4:	e841 2300 	strex	r3, r2, [r1]
 8008cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1e6      	bne.n	8008c8e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2220      	movs	r2, #32
 8008cc4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cd0:	2303      	movs	r3, #3
 8008cd2:	e063      	b.n	8008d9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f003 0304 	and.w	r3, r3, #4
 8008cde:	2b04      	cmp	r3, #4
 8008ce0:	d149      	bne.n	8008d76 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ce2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cea:	2200      	movs	r2, #0
 8008cec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f000 f857 	bl	8008da4 <UART_WaitOnFlagUntilTimeout>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d03c      	beq.n	8008d76 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d04:	e853 3f00 	ldrex	r3, [r3]
 8008d08:	623b      	str	r3, [r7, #32]
   return(result);
 8008d0a:	6a3b      	ldr	r3, [r7, #32]
 8008d0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	461a      	mov	r2, r3
 8008d18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d1a:	633b      	str	r3, [r7, #48]	; 0x30
 8008d1c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d22:	e841 2300 	strex	r3, r2, [r1]
 8008d26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d1e6      	bne.n	8008cfc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	3308      	adds	r3, #8
 8008d34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	e853 3f00 	ldrex	r3, [r3]
 8008d3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f023 0301 	bic.w	r3, r3, #1
 8008d44:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	3308      	adds	r3, #8
 8008d4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d4e:	61fa      	str	r2, [r7, #28]
 8008d50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d52:	69b9      	ldr	r1, [r7, #24]
 8008d54:	69fa      	ldr	r2, [r7, #28]
 8008d56:	e841 2300 	strex	r3, r2, [r1]
 8008d5a:	617b      	str	r3, [r7, #20]
   return(result);
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1e5      	bne.n	8008d2e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2220      	movs	r2, #32
 8008d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d72:	2303      	movs	r3, #3
 8008d74:	e012      	b.n	8008d9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2220      	movs	r2, #32
 8008d7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2220      	movs	r2, #32
 8008d82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008d9a:	2300      	movs	r3, #0
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3758      	adds	r7, #88	; 0x58
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	60b9      	str	r1, [r7, #8]
 8008dae:	603b      	str	r3, [r7, #0]
 8008db0:	4613      	mov	r3, r2
 8008db2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008db4:	e04f      	b.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dbc:	d04b      	beq.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008dbe:	f7f8 fc61 	bl	8001684 <HAL_GetTick>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	1ad3      	subs	r3, r2, r3
 8008dc8:	69ba      	ldr	r2, [r7, #24]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d302      	bcc.n	8008dd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008dd4:	2303      	movs	r3, #3
 8008dd6:	e04e      	b.n	8008e76 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 0304 	and.w	r3, r3, #4
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d037      	beq.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	2b80      	cmp	r3, #128	; 0x80
 8008dea:	d034      	beq.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	2b40      	cmp	r3, #64	; 0x40
 8008df0:	d031      	beq.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	69db      	ldr	r3, [r3, #28]
 8008df8:	f003 0308 	and.w	r3, r3, #8
 8008dfc:	2b08      	cmp	r3, #8
 8008dfe:	d110      	bne.n	8008e22 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2208      	movs	r2, #8
 8008e06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f000 f921 	bl	8009050 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2208      	movs	r2, #8
 8008e12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	e029      	b.n	8008e76 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	69db      	ldr	r3, [r3, #28]
 8008e28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e30:	d111      	bne.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 f907 	bl	8009050 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2220      	movs	r2, #32
 8008e46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008e52:	2303      	movs	r3, #3
 8008e54:	e00f      	b.n	8008e76 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	69da      	ldr	r2, [r3, #28]
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	4013      	ands	r3, r2
 8008e60:	68ba      	ldr	r2, [r7, #8]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	bf0c      	ite	eq
 8008e66:	2301      	moveq	r3, #1
 8008e68:	2300      	movne	r3, #0
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	79fb      	ldrb	r3, [r7, #7]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d0a0      	beq.n	8008db6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3710      	adds	r7, #16
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
	...

08008e80 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b096      	sub	sp, #88	; 0x58
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	60b9      	str	r1, [r7, #8]
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	88fa      	ldrh	r2, [r7, #6]
 8008e98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2222      	movs	r2, #34	; 0x22
 8008ea8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d02d      	beq.n	8008f12 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ebc:	4a40      	ldr	r2, [pc, #256]	; (8008fc0 <UART_Start_Receive_DMA+0x140>)
 8008ebe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ec6:	4a3f      	ldr	r2, [pc, #252]	; (8008fc4 <UART_Start_Receive_DMA+0x144>)
 8008ec8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ed0:	4a3d      	ldr	r2, [pc, #244]	; (8008fc8 <UART_Start_Receive_DMA+0x148>)
 8008ed2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008eda:	2200      	movs	r2, #0
 8008edc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	3324      	adds	r3, #36	; 0x24
 8008eea:	4619      	mov	r1, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	88fb      	ldrh	r3, [r7, #6]
 8008ef4:	f7f9 f882 	bl	8001ffc <HAL_DMA_Start_IT>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d009      	beq.n	8008f12 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2210      	movs	r2, #16
 8008f02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2220      	movs	r2, #32
 8008f0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e051      	b.n	8008fb6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d018      	beq.n	8008f4c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f22:	e853 3f00 	ldrex	r3, [r3]
 8008f26:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f2e:	657b      	str	r3, [r7, #84]	; 0x54
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	461a      	mov	r2, r3
 8008f36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f38:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f3a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f3c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008f3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f40:	e841 2300 	strex	r3, r2, [r1]
 8008f44:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008f46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d1e6      	bne.n	8008f1a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	3308      	adds	r3, #8
 8008f52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f56:	e853 3f00 	ldrex	r3, [r3]
 8008f5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5e:	f043 0301 	orr.w	r3, r3, #1
 8008f62:	653b      	str	r3, [r7, #80]	; 0x50
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	3308      	adds	r3, #8
 8008f6a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008f6c:	637a      	str	r2, [r7, #52]	; 0x34
 8008f6e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008f72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f74:	e841 2300 	strex	r3, r2, [r1]
 8008f78:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d1e5      	bne.n	8008f4c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	3308      	adds	r3, #8
 8008f86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	e853 3f00 	ldrex	r3, [r3]
 8008f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	3308      	adds	r3, #8
 8008f9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008fa0:	623a      	str	r2, [r7, #32]
 8008fa2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa4:	69f9      	ldr	r1, [r7, #28]
 8008fa6:	6a3a      	ldr	r2, [r7, #32]
 8008fa8:	e841 2300 	strex	r3, r2, [r1]
 8008fac:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fae:	69bb      	ldr	r3, [r7, #24]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d1e5      	bne.n	8008f80 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3758      	adds	r7, #88	; 0x58
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	0800911d 	.word	0x0800911d
 8008fc4:	08009245 	.word	0x08009245
 8008fc8:	08009283 	.word	0x08009283

08008fcc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b08f      	sub	sp, #60	; 0x3c
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fda:	6a3b      	ldr	r3, [r7, #32]
 8008fdc:	e853 3f00 	ldrex	r3, [r3]
 8008fe0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fe2:	69fb      	ldr	r3, [r7, #28]
 8008fe4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008fe8:	637b      	str	r3, [r7, #52]	; 0x34
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	461a      	mov	r2, r3
 8008ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ff4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008ff8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ffa:	e841 2300 	strex	r3, r2, [r1]
 8008ffe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009002:	2b00      	cmp	r3, #0
 8009004:	d1e6      	bne.n	8008fd4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	3308      	adds	r3, #8
 800900c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	e853 3f00 	ldrex	r3, [r3]
 8009014:	60bb      	str	r3, [r7, #8]
   return(result);
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800901c:	633b      	str	r3, [r7, #48]	; 0x30
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	3308      	adds	r3, #8
 8009024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009026:	61ba      	str	r2, [r7, #24]
 8009028:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800902a:	6979      	ldr	r1, [r7, #20]
 800902c:	69ba      	ldr	r2, [r7, #24]
 800902e:	e841 2300 	strex	r3, r2, [r1]
 8009032:	613b      	str	r3, [r7, #16]
   return(result);
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1e5      	bne.n	8009006 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2220      	movs	r2, #32
 800903e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8009042:	bf00      	nop
 8009044:	373c      	adds	r7, #60	; 0x3c
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr
	...

08009050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009050:	b480      	push	{r7}
 8009052:	b095      	sub	sp, #84	; 0x54
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800905e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009060:	e853 3f00 	ldrex	r3, [r3]
 8009064:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009068:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800906c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	461a      	mov	r2, r3
 8009074:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009076:	643b      	str	r3, [r7, #64]	; 0x40
 8009078:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800907a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800907c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800907e:	e841 2300 	strex	r3, r2, [r1]
 8009082:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1e6      	bne.n	8009058 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	3308      	adds	r3, #8
 8009090:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009092:	6a3b      	ldr	r3, [r7, #32]
 8009094:	e853 3f00 	ldrex	r3, [r3]
 8009098:	61fb      	str	r3, [r7, #28]
   return(result);
 800909a:	69fa      	ldr	r2, [r7, #28]
 800909c:	4b1e      	ldr	r3, [pc, #120]	; (8009118 <UART_EndRxTransfer+0xc8>)
 800909e:	4013      	ands	r3, r2
 80090a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	3308      	adds	r3, #8
 80090a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80090ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090b2:	e841 2300 	strex	r3, r2, [r1]
 80090b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d1e5      	bne.n	800908a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	d118      	bne.n	80090f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	e853 3f00 	ldrex	r3, [r3]
 80090d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	f023 0310 	bic.w	r3, r3, #16
 80090da:	647b      	str	r3, [r7, #68]	; 0x44
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	461a      	mov	r2, r3
 80090e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090e4:	61bb      	str	r3, [r7, #24]
 80090e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e8:	6979      	ldr	r1, [r7, #20]
 80090ea:	69ba      	ldr	r2, [r7, #24]
 80090ec:	e841 2300 	strex	r3, r2, [r1]
 80090f0:	613b      	str	r3, [r7, #16]
   return(result);
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d1e6      	bne.n	80090c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2220      	movs	r2, #32
 80090fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800910c:	bf00      	nop
 800910e:	3754      	adds	r7, #84	; 0x54
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr
 8009118:	effffffe 	.word	0xeffffffe

0800911c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b09c      	sub	sp, #112	; 0x70
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009128:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	69db      	ldr	r3, [r3, #28]
 800912e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009132:	d071      	beq.n	8009218 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009136:	2200      	movs	r2, #0
 8009138:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800913c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009142:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009144:	e853 3f00 	ldrex	r3, [r3]
 8009148:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800914a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800914c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009150:	66bb      	str	r3, [r7, #104]	; 0x68
 8009152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	461a      	mov	r2, r3
 8009158:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800915a:	65bb      	str	r3, [r7, #88]	; 0x58
 800915c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009160:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009162:	e841 2300 	strex	r3, r2, [r1]
 8009166:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009168:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1e6      	bne.n	800913c <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800916e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	3308      	adds	r3, #8
 8009174:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009178:	e853 3f00 	ldrex	r3, [r3]
 800917c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800917e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009180:	f023 0301 	bic.w	r3, r3, #1
 8009184:	667b      	str	r3, [r7, #100]	; 0x64
 8009186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3308      	adds	r3, #8
 800918c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800918e:	647a      	str	r2, [r7, #68]	; 0x44
 8009190:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009192:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009194:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009196:	e841 2300 	strex	r3, r2, [r1]
 800919a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800919c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1e5      	bne.n	800916e <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3308      	adds	r3, #8
 80091a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ac:	e853 3f00 	ldrex	r3, [r3]
 80091b0:	623b      	str	r3, [r7, #32]
   return(result);
 80091b2:	6a3b      	ldr	r3, [r7, #32]
 80091b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091b8:	663b      	str	r3, [r7, #96]	; 0x60
 80091ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	3308      	adds	r3, #8
 80091c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80091c2:	633a      	str	r2, [r7, #48]	; 0x30
 80091c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091ca:	e841 2300 	strex	r3, r2, [r1]
 80091ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1e5      	bne.n	80091a2 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80091d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091d8:	2220      	movs	r2, #32
 80091da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d118      	bne.n	8009218 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	e853 3f00 	ldrex	r3, [r3]
 80091f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f023 0310 	bic.w	r3, r3, #16
 80091fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80091fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	461a      	mov	r2, r3
 8009202:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009204:	61fb      	str	r3, [r7, #28]
 8009206:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009208:	69b9      	ldr	r1, [r7, #24]
 800920a:	69fa      	ldr	r2, [r7, #28]
 800920c:	e841 2300 	strex	r3, r2, [r1]
 8009210:	617b      	str	r3, [r7, #20]
   return(result);
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d1e6      	bne.n	80091e6 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800921a:	2200      	movs	r2, #0
 800921c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800921e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009220:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009222:	2b01      	cmp	r3, #1
 8009224:	d107      	bne.n	8009236 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009226:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009228:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800922c:	4619      	mov	r1, r3
 800922e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009230:	f7fe fef8 	bl	8008024 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009234:	e002      	b.n	800923c <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009236:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009238:	f7f7 fd06 	bl	8000c48 <HAL_UART_RxCpltCallback>
}
 800923c:	bf00      	nop
 800923e:	3770      	adds	r7, #112	; 0x70
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009250:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2201      	movs	r2, #1
 8009256:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800925c:	2b01      	cmp	r3, #1
 800925e:	d109      	bne.n	8009274 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009266:	085b      	lsrs	r3, r3, #1
 8009268:	b29b      	uxth	r3, r3
 800926a:	4619      	mov	r1, r3
 800926c:	68f8      	ldr	r0, [r7, #12]
 800926e:	f7fe fed9 	bl	8008024 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009272:	e002      	b.n	800927a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f7fe fec1 	bl	8007ffc <HAL_UART_RxHalfCpltCallback>
}
 800927a:	bf00      	nop
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b086      	sub	sp, #24
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009296:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800929e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092aa:	2b80      	cmp	r3, #128	; 0x80
 80092ac:	d109      	bne.n	80092c2 <UART_DMAError+0x40>
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	2b21      	cmp	r3, #33	; 0x21
 80092b2:	d106      	bne.n	80092c2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	2200      	movs	r2, #0
 80092b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80092bc:	6978      	ldr	r0, [r7, #20]
 80092be:	f7ff fe85 	bl	8008fcc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092cc:	2b40      	cmp	r3, #64	; 0x40
 80092ce:	d109      	bne.n	80092e4 <UART_DMAError+0x62>
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2b22      	cmp	r3, #34	; 0x22
 80092d4:	d106      	bne.n	80092e4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	2200      	movs	r2, #0
 80092da:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80092de:	6978      	ldr	r0, [r7, #20]
 80092e0:	f7ff feb6 	bl	8009050 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80092ea:	f043 0210 	orr.w	r2, r3, #16
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092f4:	6978      	ldr	r0, [r7, #20]
 80092f6:	f7fe fe8b 	bl	8008010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092fa:	bf00      	nop
 80092fc:	3718      	adds	r7, #24
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}

08009302 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009302:	b480      	push	{r7}
 8009304:	b085      	sub	sp, #20
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009310:	2b01      	cmp	r3, #1
 8009312:	d101      	bne.n	8009318 <HAL_UARTEx_DisableFifoMode+0x16>
 8009314:	2302      	movs	r3, #2
 8009316:	e027      	b.n	8009368 <HAL_UARTEx_DisableFifoMode+0x66>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2224      	movs	r2, #36	; 0x24
 8009324:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f022 0201 	bic.w	r2, r2, #1
 800933e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009346:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	68fa      	ldr	r2, [r7, #12]
 8009354:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2220      	movs	r2, #32
 800935a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009366:	2300      	movs	r3, #0
}
 8009368:	4618      	mov	r0, r3
 800936a:	3714      	adds	r7, #20
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009384:	2b01      	cmp	r3, #1
 8009386:	d101      	bne.n	800938c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009388:	2302      	movs	r3, #2
 800938a:	e02d      	b.n	80093e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2201      	movs	r2, #1
 8009390:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2224      	movs	r2, #36	; 0x24
 8009398:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	681a      	ldr	r2, [r3, #0]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f022 0201 	bic.w	r2, r2, #1
 80093b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	430a      	orrs	r2, r1
 80093c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 f84f 	bl	800946c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	68fa      	ldr	r2, [r7, #12]
 80093d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2220      	movs	r2, #32
 80093da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80093e6:	2300      	movs	r3, #0
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3710      	adds	r7, #16
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009400:	2b01      	cmp	r3, #1
 8009402:	d101      	bne.n	8009408 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009404:	2302      	movs	r3, #2
 8009406:	e02d      	b.n	8009464 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2224      	movs	r2, #36	; 0x24
 8009414:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f022 0201 	bic.w	r2, r2, #1
 800942e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	430a      	orrs	r2, r1
 8009442:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 f811 	bl	800946c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	68fa      	ldr	r2, [r7, #12]
 8009450:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2220      	movs	r2, #32
 8009456:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009462:	2300      	movs	r3, #0
}
 8009464:	4618      	mov	r0, r3
 8009466:	3710      	adds	r7, #16
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}

0800946c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009478:	2b00      	cmp	r3, #0
 800947a:	d108      	bne.n	800948e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2201      	movs	r2, #1
 8009480:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2201      	movs	r2, #1
 8009488:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800948c:	e031      	b.n	80094f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800948e:	2310      	movs	r3, #16
 8009490:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009492:	2310      	movs	r3, #16
 8009494:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	689b      	ldr	r3, [r3, #8]
 800949c:	0e5b      	lsrs	r3, r3, #25
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	f003 0307 	and.w	r3, r3, #7
 80094a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	0f5b      	lsrs	r3, r3, #29
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	f003 0307 	and.w	r3, r3, #7
 80094b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80094b6:	7bbb      	ldrb	r3, [r7, #14]
 80094b8:	7b3a      	ldrb	r2, [r7, #12]
 80094ba:	4911      	ldr	r1, [pc, #68]	; (8009500 <UARTEx_SetNbDataToProcess+0x94>)
 80094bc:	5c8a      	ldrb	r2, [r1, r2]
 80094be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80094c2:	7b3a      	ldrb	r2, [r7, #12]
 80094c4:	490f      	ldr	r1, [pc, #60]	; (8009504 <UARTEx_SetNbDataToProcess+0x98>)
 80094c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80094c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80094d4:	7bfb      	ldrb	r3, [r7, #15]
 80094d6:	7b7a      	ldrb	r2, [r7, #13]
 80094d8:	4909      	ldr	r1, [pc, #36]	; (8009500 <UARTEx_SetNbDataToProcess+0x94>)
 80094da:	5c8a      	ldrb	r2, [r1, r2]
 80094dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80094e0:	7b7a      	ldrb	r2, [r7, #13]
 80094e2:	4908      	ldr	r1, [pc, #32]	; (8009504 <UARTEx_SetNbDataToProcess+0x98>)
 80094e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80094e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80094ea:	b29a      	uxth	r2, r3
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80094f2:	bf00      	nop
 80094f4:	3714      	adds	r7, #20
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr
 80094fe:	bf00      	nop
 8009500:	0800acf4 	.word	0x0800acf4
 8009504:	0800acfc 	.word	0x0800acfc

08009508 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009508:	b084      	sub	sp, #16
 800950a:	b580      	push	{r7, lr}
 800950c:	b084      	sub	sp, #16
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
 8009512:	f107 001c 	add.w	r0, r7, #28
 8009516:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800951a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800951e:	2b01      	cmp	r3, #1
 8009520:	d121      	bne.n	8009566 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009526:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	68da      	ldr	r2, [r3, #12]
 8009532:	4b2c      	ldr	r3, [pc, #176]	; (80095e4 <USB_CoreInit+0xdc>)
 8009534:	4013      	ands	r3, r2
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009546:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800954a:	2b01      	cmp	r3, #1
 800954c:	d105      	bne.n	800955a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 faaa 	bl	8009ab4 <USB_CoreReset>
 8009560:	4603      	mov	r3, r0
 8009562:	73fb      	strb	r3, [r7, #15]
 8009564:	e01b      	b.n	800959e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fa9e 	bl	8009ab4 <USB_CoreReset>
 8009578:	4603      	mov	r3, r0
 800957a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800957c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8009580:	2b00      	cmp	r3, #0
 8009582:	d106      	bne.n	8009592 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009588:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	639a      	str	r2, [r3, #56]	; 0x38
 8009590:	e005      	b.n	800959e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009596:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800959e:	7fbb      	ldrb	r3, [r7, #30]
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d116      	bne.n	80095d2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80095b2:	4b0d      	ldr	r3, [pc, #52]	; (80095e8 <USB_CoreInit+0xe0>)
 80095b4:	4313      	orrs	r3, r2
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	f043 0206 	orr.w	r2, r3, #6
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	f043 0220 	orr.w	r2, r3, #32
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80095d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3710      	adds	r7, #16
 80095d8:	46bd      	mov	sp, r7
 80095da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095de:	b004      	add	sp, #16
 80095e0:	4770      	bx	lr
 80095e2:	bf00      	nop
 80095e4:	ffbdffbf 	.word	0xffbdffbf
 80095e8:	03ee0000 	.word	0x03ee0000

080095ec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f023 0201 	bic.w	r2, r3, #1
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009600:	2300      	movs	r3, #0
}
 8009602:	4618      	mov	r0, r3
 8009604:	370c      	adds	r7, #12
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr

0800960e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800960e:	b580      	push	{r7, lr}
 8009610:	b084      	sub	sp, #16
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
 8009616:	460b      	mov	r3, r1
 8009618:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800961a:	2300      	movs	r3, #0
 800961c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800962a:	78fb      	ldrb	r3, [r7, #3]
 800962c:	2b01      	cmp	r3, #1
 800962e:	d115      	bne.n	800965c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	68db      	ldr	r3, [r3, #12]
 8009634:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800963c:	200a      	movs	r0, #10
 800963e:	f7f8 f82d 	bl	800169c <HAL_Delay>
      ms += 10U;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	330a      	adds	r3, #10
 8009646:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 fa25 	bl	8009a98 <USB_GetMode>
 800964e:	4603      	mov	r3, r0
 8009650:	2b01      	cmp	r3, #1
 8009652:	d01e      	beq.n	8009692 <USB_SetCurrentMode+0x84>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2bc7      	cmp	r3, #199	; 0xc7
 8009658:	d9f0      	bls.n	800963c <USB_SetCurrentMode+0x2e>
 800965a:	e01a      	b.n	8009692 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800965c:	78fb      	ldrb	r3, [r7, #3]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d115      	bne.n	800968e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	68db      	ldr	r3, [r3, #12]
 8009666:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800966e:	200a      	movs	r0, #10
 8009670:	f7f8 f814 	bl	800169c <HAL_Delay>
      ms += 10U;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	330a      	adds	r3, #10
 8009678:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fa0c 	bl	8009a98 <USB_GetMode>
 8009680:	4603      	mov	r3, r0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d005      	beq.n	8009692 <USB_SetCurrentMode+0x84>
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2bc7      	cmp	r3, #199	; 0xc7
 800968a:	d9f0      	bls.n	800966e <USB_SetCurrentMode+0x60>
 800968c:	e001      	b.n	8009692 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e005      	b.n	800969e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2bc8      	cmp	r3, #200	; 0xc8
 8009696:	d101      	bne.n	800969c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e000      	b.n	800969e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800969c:	2300      	movs	r3, #0
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3710      	adds	r7, #16
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
	...

080096a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80096a8:	b084      	sub	sp, #16
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b086      	sub	sp, #24
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
 80096b2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80096b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80096ba:	2300      	movs	r3, #0
 80096bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80096c2:	2300      	movs	r3, #0
 80096c4:	613b      	str	r3, [r7, #16]
 80096c6:	e009      	b.n	80096dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	3340      	adds	r3, #64	; 0x40
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	2200      	movs	r2, #0
 80096d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	3301      	adds	r3, #1
 80096da:	613b      	str	r3, [r7, #16]
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	2b0e      	cmp	r3, #14
 80096e0:	d9f2      	bls.n	80096c8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80096e2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d11c      	bne.n	8009724 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096f8:	f043 0302 	orr.w	r3, r3, #2
 80096fc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009702:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	601a      	str	r2, [r3, #0]
 8009722:	e005      	b.n	8009730 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009728:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009736:	461a      	mov	r2, r3
 8009738:	2300      	movs	r3, #0
 800973a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800973c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8009740:	2b01      	cmp	r3, #1
 8009742:	d10d      	bne.n	8009760 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009744:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009748:	2b00      	cmp	r3, #0
 800974a:	d104      	bne.n	8009756 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800974c:	2100      	movs	r1, #0
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 f968 	bl	8009a24 <USB_SetDevSpeed>
 8009754:	e008      	b.n	8009768 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009756:	2101      	movs	r1, #1
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 f963 	bl	8009a24 <USB_SetDevSpeed>
 800975e:	e003      	b.n	8009768 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009760:	2103      	movs	r1, #3
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 f95e 	bl	8009a24 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009768:	2110      	movs	r1, #16
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f000 f8fa 	bl	8009964 <USB_FlushTxFifo>
 8009770:	4603      	mov	r3, r0
 8009772:	2b00      	cmp	r3, #0
 8009774:	d001      	beq.n	800977a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8009776:	2301      	movs	r3, #1
 8009778:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f000 f924 	bl	80099c8 <USB_FlushRxFifo>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d001      	beq.n	800978a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009790:	461a      	mov	r2, r3
 8009792:	2300      	movs	r3, #0
 8009794:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800979c:	461a      	mov	r2, r3
 800979e:	2300      	movs	r3, #0
 80097a0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097a8:	461a      	mov	r2, r3
 80097aa:	2300      	movs	r3, #0
 80097ac:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097ae:	2300      	movs	r3, #0
 80097b0:	613b      	str	r3, [r7, #16]
 80097b2:	e043      	b.n	800983c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	015a      	lsls	r2, r3, #5
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	4413      	add	r3, r2
 80097bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097ca:	d118      	bne.n	80097fe <USB_DevInit+0x156>
    {
      if (i == 0U)
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10a      	bne.n	80097e8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	015a      	lsls	r2, r3, #5
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	4413      	add	r3, r2
 80097da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097de:	461a      	mov	r2, r3
 80097e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80097e4:	6013      	str	r3, [r2, #0]
 80097e6:	e013      	b.n	8009810 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097f4:	461a      	mov	r2, r3
 80097f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80097fa:	6013      	str	r3, [r2, #0]
 80097fc:	e008      	b.n	8009810 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	015a      	lsls	r2, r3, #5
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	4413      	add	r3, r2
 8009806:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800980a:	461a      	mov	r2, r3
 800980c:	2300      	movs	r3, #0
 800980e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	015a      	lsls	r2, r3, #5
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	4413      	add	r3, r2
 8009818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800981c:	461a      	mov	r2, r3
 800981e:	2300      	movs	r3, #0
 8009820:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	015a      	lsls	r2, r3, #5
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	4413      	add	r3, r2
 800982a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800982e:	461a      	mov	r2, r3
 8009830:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009834:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	3301      	adds	r3, #1
 800983a:	613b      	str	r3, [r7, #16]
 800983c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009840:	461a      	mov	r2, r3
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	4293      	cmp	r3, r2
 8009846:	d3b5      	bcc.n	80097b4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009848:	2300      	movs	r3, #0
 800984a:	613b      	str	r3, [r7, #16]
 800984c:	e043      	b.n	80098d6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	015a      	lsls	r2, r3, #5
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	4413      	add	r3, r2
 8009856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009860:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009864:	d118      	bne.n	8009898 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10a      	bne.n	8009882 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	015a      	lsls	r2, r3, #5
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	4413      	add	r3, r2
 8009874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009878:	461a      	mov	r2, r3
 800987a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800987e:	6013      	str	r3, [r2, #0]
 8009880:	e013      	b.n	80098aa <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	015a      	lsls	r2, r3, #5
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	4413      	add	r3, r2
 800988a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800988e:	461a      	mov	r2, r3
 8009890:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009894:	6013      	str	r3, [r2, #0]
 8009896:	e008      	b.n	80098aa <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	015a      	lsls	r2, r3, #5
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	4413      	add	r3, r2
 80098a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098a4:	461a      	mov	r2, r3
 80098a6:	2300      	movs	r3, #0
 80098a8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80098aa:	693b      	ldr	r3, [r7, #16]
 80098ac:	015a      	lsls	r2, r3, #5
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	4413      	add	r3, r2
 80098b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098b6:	461a      	mov	r2, r3
 80098b8:	2300      	movs	r3, #0
 80098ba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	015a      	lsls	r2, r3, #5
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	4413      	add	r3, r2
 80098c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c8:	461a      	mov	r2, r3
 80098ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80098ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	3301      	adds	r3, #1
 80098d4:	613b      	str	r3, [r7, #16]
 80098d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80098da:	461a      	mov	r2, r3
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	4293      	cmp	r3, r2
 80098e0:	d3b5      	bcc.n	800984e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80098f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80098f4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009902:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009904:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009908:	2b00      	cmp	r3, #0
 800990a:	d105      	bne.n	8009918 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	699b      	ldr	r3, [r3, #24]
 8009910:	f043 0210 	orr.w	r2, r3, #16
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	699a      	ldr	r2, [r3, #24]
 800991c:	4b0f      	ldr	r3, [pc, #60]	; (800995c <USB_DevInit+0x2b4>)
 800991e:	4313      	orrs	r3, r2
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009924:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8009928:	2b00      	cmp	r3, #0
 800992a:	d005      	beq.n	8009938 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	699b      	ldr	r3, [r3, #24]
 8009930:	f043 0208 	orr.w	r2, r3, #8
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009938:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800993c:	2b01      	cmp	r3, #1
 800993e:	d105      	bne.n	800994c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	699a      	ldr	r2, [r3, #24]
 8009944:	4b06      	ldr	r3, [pc, #24]	; (8009960 <USB_DevInit+0x2b8>)
 8009946:	4313      	orrs	r3, r2
 8009948:	687a      	ldr	r2, [r7, #4]
 800994a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800994c:	7dfb      	ldrb	r3, [r7, #23]
}
 800994e:	4618      	mov	r0, r3
 8009950:	3718      	adds	r7, #24
 8009952:	46bd      	mov	sp, r7
 8009954:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009958:	b004      	add	sp, #16
 800995a:	4770      	bx	lr
 800995c:	803c3800 	.word	0x803c3800
 8009960:	40000004 	.word	0x40000004

08009964 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009964:	b480      	push	{r7}
 8009966:	b085      	sub	sp, #20
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800996e:	2300      	movs	r3, #0
 8009970:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	3301      	adds	r3, #1
 8009976:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800997e:	d901      	bls.n	8009984 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009980:	2303      	movs	r3, #3
 8009982:	e01b      	b.n	80099bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	691b      	ldr	r3, [r3, #16]
 8009988:	2b00      	cmp	r3, #0
 800998a:	daf2      	bge.n	8009972 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800998c:	2300      	movs	r3, #0
 800998e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	019b      	lsls	r3, r3, #6
 8009994:	f043 0220 	orr.w	r2, r3, #32
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	3301      	adds	r3, #1
 80099a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80099a8:	d901      	bls.n	80099ae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80099aa:	2303      	movs	r3, #3
 80099ac:	e006      	b.n	80099bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	f003 0320 	and.w	r3, r3, #32
 80099b6:	2b20      	cmp	r3, #32
 80099b8:	d0f0      	beq.n	800999c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80099ba:	2300      	movs	r3, #0
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3714      	adds	r7, #20
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b085      	sub	sp, #20
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80099d0:	2300      	movs	r3, #0
 80099d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	3301      	adds	r3, #1
 80099d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80099e0:	d901      	bls.n	80099e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80099e2:	2303      	movs	r3, #3
 80099e4:	e018      	b.n	8009a18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	daf2      	bge.n	80099d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80099ee:	2300      	movs	r3, #0
 80099f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2210      	movs	r2, #16
 80099f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	3301      	adds	r3, #1
 80099fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009a04:	d901      	bls.n	8009a0a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009a06:	2303      	movs	r3, #3
 8009a08:	e006      	b.n	8009a18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	691b      	ldr	r3, [r3, #16]
 8009a0e:	f003 0310 	and.w	r3, r3, #16
 8009a12:	2b10      	cmp	r3, #16
 8009a14:	d0f0      	beq.n	80099f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009a16:	2300      	movs	r3, #0
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3714      	adds	r7, #20
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a22:	4770      	bx	lr

08009a24 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b085      	sub	sp, #20
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a3a:	681a      	ldr	r2, [r3, #0]
 8009a3c:	78fb      	ldrb	r3, [r7, #3]
 8009a3e:	68f9      	ldr	r1, [r7, #12]
 8009a40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a44:	4313      	orrs	r3, r2
 8009a46:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3714      	adds	r7, #20
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr

08009a56 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a56:	b480      	push	{r7}
 8009a58:	b085      	sub	sp, #20
 8009a5a:	af00      	add	r7, sp, #0
 8009a5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	68fa      	ldr	r2, [r7, #12]
 8009a6c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009a70:	f023 0303 	bic.w	r3, r3, #3
 8009a74:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	68fa      	ldr	r2, [r7, #12]
 8009a80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a84:	f043 0302 	orr.w	r3, r3, #2
 8009a88:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3714      	adds	r7, #20
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr

08009a98 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	695b      	ldr	r3, [r3, #20]
 8009aa4:	f003 0301 	and.w	r3, r3, #1
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b085      	sub	sp, #20
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009abc:	2300      	movs	r3, #0
 8009abe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009acc:	d901      	bls.n	8009ad2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ace:	2303      	movs	r3, #3
 8009ad0:	e01b      	b.n	8009b0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	daf2      	bge.n	8009ac0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009ada:	2300      	movs	r3, #0
 8009adc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	691b      	ldr	r3, [r3, #16]
 8009ae2:	f043 0201 	orr.w	r2, r3, #1
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	3301      	adds	r3, #1
 8009aee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009af6:	d901      	bls.n	8009afc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e006      	b.n	8009b0a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	f003 0301 	and.w	r3, r3, #1
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d0f0      	beq.n	8009aea <USB_CoreReset+0x36>

  return HAL_OK;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3714      	adds	r7, #20
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b14:	4770      	bx	lr
	...

08009b18 <__errno>:
 8009b18:	4b01      	ldr	r3, [pc, #4]	; (8009b20 <__errno+0x8>)
 8009b1a:	6818      	ldr	r0, [r3, #0]
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	24000010 	.word	0x24000010

08009b24 <__libc_init_array>:
 8009b24:	b570      	push	{r4, r5, r6, lr}
 8009b26:	4d0d      	ldr	r5, [pc, #52]	; (8009b5c <__libc_init_array+0x38>)
 8009b28:	4c0d      	ldr	r4, [pc, #52]	; (8009b60 <__libc_init_array+0x3c>)
 8009b2a:	1b64      	subs	r4, r4, r5
 8009b2c:	10a4      	asrs	r4, r4, #2
 8009b2e:	2600      	movs	r6, #0
 8009b30:	42a6      	cmp	r6, r4
 8009b32:	d109      	bne.n	8009b48 <__libc_init_array+0x24>
 8009b34:	4d0b      	ldr	r5, [pc, #44]	; (8009b64 <__libc_init_array+0x40>)
 8009b36:	4c0c      	ldr	r4, [pc, #48]	; (8009b68 <__libc_init_array+0x44>)
 8009b38:	f001 f824 	bl	800ab84 <_init>
 8009b3c:	1b64      	subs	r4, r4, r5
 8009b3e:	10a4      	asrs	r4, r4, #2
 8009b40:	2600      	movs	r6, #0
 8009b42:	42a6      	cmp	r6, r4
 8009b44:	d105      	bne.n	8009b52 <__libc_init_array+0x2e>
 8009b46:	bd70      	pop	{r4, r5, r6, pc}
 8009b48:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b4c:	4798      	blx	r3
 8009b4e:	3601      	adds	r6, #1
 8009b50:	e7ee      	b.n	8009b30 <__libc_init_array+0xc>
 8009b52:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b56:	4798      	blx	r3
 8009b58:	3601      	adds	r6, #1
 8009b5a:	e7f2      	b.n	8009b42 <__libc_init_array+0x1e>
 8009b5c:	0800ada4 	.word	0x0800ada4
 8009b60:	0800ada4 	.word	0x0800ada4
 8009b64:	0800ada4 	.word	0x0800ada4
 8009b68:	0800ada8 	.word	0x0800ada8

08009b6c <memset>:
 8009b6c:	4402      	add	r2, r0
 8009b6e:	4603      	mov	r3, r0
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d100      	bne.n	8009b76 <memset+0xa>
 8009b74:	4770      	bx	lr
 8009b76:	f803 1b01 	strb.w	r1, [r3], #1
 8009b7a:	e7f9      	b.n	8009b70 <memset+0x4>

08009b7c <iprintf>:
 8009b7c:	b40f      	push	{r0, r1, r2, r3}
 8009b7e:	4b0a      	ldr	r3, [pc, #40]	; (8009ba8 <iprintf+0x2c>)
 8009b80:	b513      	push	{r0, r1, r4, lr}
 8009b82:	681c      	ldr	r4, [r3, #0]
 8009b84:	b124      	cbz	r4, 8009b90 <iprintf+0x14>
 8009b86:	69a3      	ldr	r3, [r4, #24]
 8009b88:	b913      	cbnz	r3, 8009b90 <iprintf+0x14>
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	f000 fa5e 	bl	800a04c <__sinit>
 8009b90:	ab05      	add	r3, sp, #20
 8009b92:	9a04      	ldr	r2, [sp, #16]
 8009b94:	68a1      	ldr	r1, [r4, #8]
 8009b96:	9301      	str	r3, [sp, #4]
 8009b98:	4620      	mov	r0, r4
 8009b9a:	f000 fc67 	bl	800a46c <_vfiprintf_r>
 8009b9e:	b002      	add	sp, #8
 8009ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ba4:	b004      	add	sp, #16
 8009ba6:	4770      	bx	lr
 8009ba8:	24000010 	.word	0x24000010

08009bac <_puts_r>:
 8009bac:	b570      	push	{r4, r5, r6, lr}
 8009bae:	460e      	mov	r6, r1
 8009bb0:	4605      	mov	r5, r0
 8009bb2:	b118      	cbz	r0, 8009bbc <_puts_r+0x10>
 8009bb4:	6983      	ldr	r3, [r0, #24]
 8009bb6:	b90b      	cbnz	r3, 8009bbc <_puts_r+0x10>
 8009bb8:	f000 fa48 	bl	800a04c <__sinit>
 8009bbc:	69ab      	ldr	r3, [r5, #24]
 8009bbe:	68ac      	ldr	r4, [r5, #8]
 8009bc0:	b913      	cbnz	r3, 8009bc8 <_puts_r+0x1c>
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	f000 fa42 	bl	800a04c <__sinit>
 8009bc8:	4b2c      	ldr	r3, [pc, #176]	; (8009c7c <_puts_r+0xd0>)
 8009bca:	429c      	cmp	r4, r3
 8009bcc:	d120      	bne.n	8009c10 <_puts_r+0x64>
 8009bce:	686c      	ldr	r4, [r5, #4]
 8009bd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009bd2:	07db      	lsls	r3, r3, #31
 8009bd4:	d405      	bmi.n	8009be2 <_puts_r+0x36>
 8009bd6:	89a3      	ldrh	r3, [r4, #12]
 8009bd8:	0598      	lsls	r0, r3, #22
 8009bda:	d402      	bmi.n	8009be2 <_puts_r+0x36>
 8009bdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009bde:	f000 fad3 	bl	800a188 <__retarget_lock_acquire_recursive>
 8009be2:	89a3      	ldrh	r3, [r4, #12]
 8009be4:	0719      	lsls	r1, r3, #28
 8009be6:	d51d      	bpl.n	8009c24 <_puts_r+0x78>
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	b1db      	cbz	r3, 8009c24 <_puts_r+0x78>
 8009bec:	3e01      	subs	r6, #1
 8009bee:	68a3      	ldr	r3, [r4, #8]
 8009bf0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	60a3      	str	r3, [r4, #8]
 8009bf8:	bb39      	cbnz	r1, 8009c4a <_puts_r+0x9e>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	da38      	bge.n	8009c70 <_puts_r+0xc4>
 8009bfe:	4622      	mov	r2, r4
 8009c00:	210a      	movs	r1, #10
 8009c02:	4628      	mov	r0, r5
 8009c04:	f000 f848 	bl	8009c98 <__swbuf_r>
 8009c08:	3001      	adds	r0, #1
 8009c0a:	d011      	beq.n	8009c30 <_puts_r+0x84>
 8009c0c:	250a      	movs	r5, #10
 8009c0e:	e011      	b.n	8009c34 <_puts_r+0x88>
 8009c10:	4b1b      	ldr	r3, [pc, #108]	; (8009c80 <_puts_r+0xd4>)
 8009c12:	429c      	cmp	r4, r3
 8009c14:	d101      	bne.n	8009c1a <_puts_r+0x6e>
 8009c16:	68ac      	ldr	r4, [r5, #8]
 8009c18:	e7da      	b.n	8009bd0 <_puts_r+0x24>
 8009c1a:	4b1a      	ldr	r3, [pc, #104]	; (8009c84 <_puts_r+0xd8>)
 8009c1c:	429c      	cmp	r4, r3
 8009c1e:	bf08      	it	eq
 8009c20:	68ec      	ldreq	r4, [r5, #12]
 8009c22:	e7d5      	b.n	8009bd0 <_puts_r+0x24>
 8009c24:	4621      	mov	r1, r4
 8009c26:	4628      	mov	r0, r5
 8009c28:	f000 f888 	bl	8009d3c <__swsetup_r>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d0dd      	beq.n	8009bec <_puts_r+0x40>
 8009c30:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009c34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c36:	07da      	lsls	r2, r3, #31
 8009c38:	d405      	bmi.n	8009c46 <_puts_r+0x9a>
 8009c3a:	89a3      	ldrh	r3, [r4, #12]
 8009c3c:	059b      	lsls	r3, r3, #22
 8009c3e:	d402      	bmi.n	8009c46 <_puts_r+0x9a>
 8009c40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c42:	f000 faa2 	bl	800a18a <__retarget_lock_release_recursive>
 8009c46:	4628      	mov	r0, r5
 8009c48:	bd70      	pop	{r4, r5, r6, pc}
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	da04      	bge.n	8009c58 <_puts_r+0xac>
 8009c4e:	69a2      	ldr	r2, [r4, #24]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	dc06      	bgt.n	8009c62 <_puts_r+0xb6>
 8009c54:	290a      	cmp	r1, #10
 8009c56:	d004      	beq.n	8009c62 <_puts_r+0xb6>
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	1c5a      	adds	r2, r3, #1
 8009c5c:	6022      	str	r2, [r4, #0]
 8009c5e:	7019      	strb	r1, [r3, #0]
 8009c60:	e7c5      	b.n	8009bee <_puts_r+0x42>
 8009c62:	4622      	mov	r2, r4
 8009c64:	4628      	mov	r0, r5
 8009c66:	f000 f817 	bl	8009c98 <__swbuf_r>
 8009c6a:	3001      	adds	r0, #1
 8009c6c:	d1bf      	bne.n	8009bee <_puts_r+0x42>
 8009c6e:	e7df      	b.n	8009c30 <_puts_r+0x84>
 8009c70:	6823      	ldr	r3, [r4, #0]
 8009c72:	250a      	movs	r5, #10
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	6022      	str	r2, [r4, #0]
 8009c78:	701d      	strb	r5, [r3, #0]
 8009c7a:	e7db      	b.n	8009c34 <_puts_r+0x88>
 8009c7c:	0800ad28 	.word	0x0800ad28
 8009c80:	0800ad48 	.word	0x0800ad48
 8009c84:	0800ad08 	.word	0x0800ad08

08009c88 <puts>:
 8009c88:	4b02      	ldr	r3, [pc, #8]	; (8009c94 <puts+0xc>)
 8009c8a:	4601      	mov	r1, r0
 8009c8c:	6818      	ldr	r0, [r3, #0]
 8009c8e:	f7ff bf8d 	b.w	8009bac <_puts_r>
 8009c92:	bf00      	nop
 8009c94:	24000010 	.word	0x24000010

08009c98 <__swbuf_r>:
 8009c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9a:	460e      	mov	r6, r1
 8009c9c:	4614      	mov	r4, r2
 8009c9e:	4605      	mov	r5, r0
 8009ca0:	b118      	cbz	r0, 8009caa <__swbuf_r+0x12>
 8009ca2:	6983      	ldr	r3, [r0, #24]
 8009ca4:	b90b      	cbnz	r3, 8009caa <__swbuf_r+0x12>
 8009ca6:	f000 f9d1 	bl	800a04c <__sinit>
 8009caa:	4b21      	ldr	r3, [pc, #132]	; (8009d30 <__swbuf_r+0x98>)
 8009cac:	429c      	cmp	r4, r3
 8009cae:	d12b      	bne.n	8009d08 <__swbuf_r+0x70>
 8009cb0:	686c      	ldr	r4, [r5, #4]
 8009cb2:	69a3      	ldr	r3, [r4, #24]
 8009cb4:	60a3      	str	r3, [r4, #8]
 8009cb6:	89a3      	ldrh	r3, [r4, #12]
 8009cb8:	071a      	lsls	r2, r3, #28
 8009cba:	d52f      	bpl.n	8009d1c <__swbuf_r+0x84>
 8009cbc:	6923      	ldr	r3, [r4, #16]
 8009cbe:	b36b      	cbz	r3, 8009d1c <__swbuf_r+0x84>
 8009cc0:	6923      	ldr	r3, [r4, #16]
 8009cc2:	6820      	ldr	r0, [r4, #0]
 8009cc4:	1ac0      	subs	r0, r0, r3
 8009cc6:	6963      	ldr	r3, [r4, #20]
 8009cc8:	b2f6      	uxtb	r6, r6
 8009cca:	4283      	cmp	r3, r0
 8009ccc:	4637      	mov	r7, r6
 8009cce:	dc04      	bgt.n	8009cda <__swbuf_r+0x42>
 8009cd0:	4621      	mov	r1, r4
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	f000 f926 	bl	8009f24 <_fflush_r>
 8009cd8:	bb30      	cbnz	r0, 8009d28 <__swbuf_r+0x90>
 8009cda:	68a3      	ldr	r3, [r4, #8]
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	60a3      	str	r3, [r4, #8]
 8009ce0:	6823      	ldr	r3, [r4, #0]
 8009ce2:	1c5a      	adds	r2, r3, #1
 8009ce4:	6022      	str	r2, [r4, #0]
 8009ce6:	701e      	strb	r6, [r3, #0]
 8009ce8:	6963      	ldr	r3, [r4, #20]
 8009cea:	3001      	adds	r0, #1
 8009cec:	4283      	cmp	r3, r0
 8009cee:	d004      	beq.n	8009cfa <__swbuf_r+0x62>
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	07db      	lsls	r3, r3, #31
 8009cf4:	d506      	bpl.n	8009d04 <__swbuf_r+0x6c>
 8009cf6:	2e0a      	cmp	r6, #10
 8009cf8:	d104      	bne.n	8009d04 <__swbuf_r+0x6c>
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	f000 f911 	bl	8009f24 <_fflush_r>
 8009d02:	b988      	cbnz	r0, 8009d28 <__swbuf_r+0x90>
 8009d04:	4638      	mov	r0, r7
 8009d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d08:	4b0a      	ldr	r3, [pc, #40]	; (8009d34 <__swbuf_r+0x9c>)
 8009d0a:	429c      	cmp	r4, r3
 8009d0c:	d101      	bne.n	8009d12 <__swbuf_r+0x7a>
 8009d0e:	68ac      	ldr	r4, [r5, #8]
 8009d10:	e7cf      	b.n	8009cb2 <__swbuf_r+0x1a>
 8009d12:	4b09      	ldr	r3, [pc, #36]	; (8009d38 <__swbuf_r+0xa0>)
 8009d14:	429c      	cmp	r4, r3
 8009d16:	bf08      	it	eq
 8009d18:	68ec      	ldreq	r4, [r5, #12]
 8009d1a:	e7ca      	b.n	8009cb2 <__swbuf_r+0x1a>
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	4628      	mov	r0, r5
 8009d20:	f000 f80c 	bl	8009d3c <__swsetup_r>
 8009d24:	2800      	cmp	r0, #0
 8009d26:	d0cb      	beq.n	8009cc0 <__swbuf_r+0x28>
 8009d28:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009d2c:	e7ea      	b.n	8009d04 <__swbuf_r+0x6c>
 8009d2e:	bf00      	nop
 8009d30:	0800ad28 	.word	0x0800ad28
 8009d34:	0800ad48 	.word	0x0800ad48
 8009d38:	0800ad08 	.word	0x0800ad08

08009d3c <__swsetup_r>:
 8009d3c:	4b32      	ldr	r3, [pc, #200]	; (8009e08 <__swsetup_r+0xcc>)
 8009d3e:	b570      	push	{r4, r5, r6, lr}
 8009d40:	681d      	ldr	r5, [r3, #0]
 8009d42:	4606      	mov	r6, r0
 8009d44:	460c      	mov	r4, r1
 8009d46:	b125      	cbz	r5, 8009d52 <__swsetup_r+0x16>
 8009d48:	69ab      	ldr	r3, [r5, #24]
 8009d4a:	b913      	cbnz	r3, 8009d52 <__swsetup_r+0x16>
 8009d4c:	4628      	mov	r0, r5
 8009d4e:	f000 f97d 	bl	800a04c <__sinit>
 8009d52:	4b2e      	ldr	r3, [pc, #184]	; (8009e0c <__swsetup_r+0xd0>)
 8009d54:	429c      	cmp	r4, r3
 8009d56:	d10f      	bne.n	8009d78 <__swsetup_r+0x3c>
 8009d58:	686c      	ldr	r4, [r5, #4]
 8009d5a:	89a3      	ldrh	r3, [r4, #12]
 8009d5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d60:	0719      	lsls	r1, r3, #28
 8009d62:	d42c      	bmi.n	8009dbe <__swsetup_r+0x82>
 8009d64:	06dd      	lsls	r5, r3, #27
 8009d66:	d411      	bmi.n	8009d8c <__swsetup_r+0x50>
 8009d68:	2309      	movs	r3, #9
 8009d6a:	6033      	str	r3, [r6, #0]
 8009d6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d70:	81a3      	strh	r3, [r4, #12]
 8009d72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d76:	e03e      	b.n	8009df6 <__swsetup_r+0xba>
 8009d78:	4b25      	ldr	r3, [pc, #148]	; (8009e10 <__swsetup_r+0xd4>)
 8009d7a:	429c      	cmp	r4, r3
 8009d7c:	d101      	bne.n	8009d82 <__swsetup_r+0x46>
 8009d7e:	68ac      	ldr	r4, [r5, #8]
 8009d80:	e7eb      	b.n	8009d5a <__swsetup_r+0x1e>
 8009d82:	4b24      	ldr	r3, [pc, #144]	; (8009e14 <__swsetup_r+0xd8>)
 8009d84:	429c      	cmp	r4, r3
 8009d86:	bf08      	it	eq
 8009d88:	68ec      	ldreq	r4, [r5, #12]
 8009d8a:	e7e6      	b.n	8009d5a <__swsetup_r+0x1e>
 8009d8c:	0758      	lsls	r0, r3, #29
 8009d8e:	d512      	bpl.n	8009db6 <__swsetup_r+0x7a>
 8009d90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d92:	b141      	cbz	r1, 8009da6 <__swsetup_r+0x6a>
 8009d94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d98:	4299      	cmp	r1, r3
 8009d9a:	d002      	beq.n	8009da2 <__swsetup_r+0x66>
 8009d9c:	4630      	mov	r0, r6
 8009d9e:	f000 fa5b 	bl	800a258 <_free_r>
 8009da2:	2300      	movs	r3, #0
 8009da4:	6363      	str	r3, [r4, #52]	; 0x34
 8009da6:	89a3      	ldrh	r3, [r4, #12]
 8009da8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009dac:	81a3      	strh	r3, [r4, #12]
 8009dae:	2300      	movs	r3, #0
 8009db0:	6063      	str	r3, [r4, #4]
 8009db2:	6923      	ldr	r3, [r4, #16]
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	89a3      	ldrh	r3, [r4, #12]
 8009db8:	f043 0308 	orr.w	r3, r3, #8
 8009dbc:	81a3      	strh	r3, [r4, #12]
 8009dbe:	6923      	ldr	r3, [r4, #16]
 8009dc0:	b94b      	cbnz	r3, 8009dd6 <__swsetup_r+0x9a>
 8009dc2:	89a3      	ldrh	r3, [r4, #12]
 8009dc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009dcc:	d003      	beq.n	8009dd6 <__swsetup_r+0x9a>
 8009dce:	4621      	mov	r1, r4
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	f000 fa01 	bl	800a1d8 <__smakebuf_r>
 8009dd6:	89a0      	ldrh	r0, [r4, #12]
 8009dd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ddc:	f010 0301 	ands.w	r3, r0, #1
 8009de0:	d00a      	beq.n	8009df8 <__swsetup_r+0xbc>
 8009de2:	2300      	movs	r3, #0
 8009de4:	60a3      	str	r3, [r4, #8]
 8009de6:	6963      	ldr	r3, [r4, #20]
 8009de8:	425b      	negs	r3, r3
 8009dea:	61a3      	str	r3, [r4, #24]
 8009dec:	6923      	ldr	r3, [r4, #16]
 8009dee:	b943      	cbnz	r3, 8009e02 <__swsetup_r+0xc6>
 8009df0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009df4:	d1ba      	bne.n	8009d6c <__swsetup_r+0x30>
 8009df6:	bd70      	pop	{r4, r5, r6, pc}
 8009df8:	0781      	lsls	r1, r0, #30
 8009dfa:	bf58      	it	pl
 8009dfc:	6963      	ldrpl	r3, [r4, #20]
 8009dfe:	60a3      	str	r3, [r4, #8]
 8009e00:	e7f4      	b.n	8009dec <__swsetup_r+0xb0>
 8009e02:	2000      	movs	r0, #0
 8009e04:	e7f7      	b.n	8009df6 <__swsetup_r+0xba>
 8009e06:	bf00      	nop
 8009e08:	24000010 	.word	0x24000010
 8009e0c:	0800ad28 	.word	0x0800ad28
 8009e10:	0800ad48 	.word	0x0800ad48
 8009e14:	0800ad08 	.word	0x0800ad08

08009e18 <__sflush_r>:
 8009e18:	898a      	ldrh	r2, [r1, #12]
 8009e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e1e:	4605      	mov	r5, r0
 8009e20:	0710      	lsls	r0, r2, #28
 8009e22:	460c      	mov	r4, r1
 8009e24:	d458      	bmi.n	8009ed8 <__sflush_r+0xc0>
 8009e26:	684b      	ldr	r3, [r1, #4]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	dc05      	bgt.n	8009e38 <__sflush_r+0x20>
 8009e2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	dc02      	bgt.n	8009e38 <__sflush_r+0x20>
 8009e32:	2000      	movs	r0, #0
 8009e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e3a:	2e00      	cmp	r6, #0
 8009e3c:	d0f9      	beq.n	8009e32 <__sflush_r+0x1a>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e44:	682f      	ldr	r7, [r5, #0]
 8009e46:	602b      	str	r3, [r5, #0]
 8009e48:	d032      	beq.n	8009eb0 <__sflush_r+0x98>
 8009e4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e4c:	89a3      	ldrh	r3, [r4, #12]
 8009e4e:	075a      	lsls	r2, r3, #29
 8009e50:	d505      	bpl.n	8009e5e <__sflush_r+0x46>
 8009e52:	6863      	ldr	r3, [r4, #4]
 8009e54:	1ac0      	subs	r0, r0, r3
 8009e56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e58:	b10b      	cbz	r3, 8009e5e <__sflush_r+0x46>
 8009e5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e5c:	1ac0      	subs	r0, r0, r3
 8009e5e:	2300      	movs	r3, #0
 8009e60:	4602      	mov	r2, r0
 8009e62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e64:	6a21      	ldr	r1, [r4, #32]
 8009e66:	4628      	mov	r0, r5
 8009e68:	47b0      	blx	r6
 8009e6a:	1c43      	adds	r3, r0, #1
 8009e6c:	89a3      	ldrh	r3, [r4, #12]
 8009e6e:	d106      	bne.n	8009e7e <__sflush_r+0x66>
 8009e70:	6829      	ldr	r1, [r5, #0]
 8009e72:	291d      	cmp	r1, #29
 8009e74:	d82c      	bhi.n	8009ed0 <__sflush_r+0xb8>
 8009e76:	4a2a      	ldr	r2, [pc, #168]	; (8009f20 <__sflush_r+0x108>)
 8009e78:	40ca      	lsrs	r2, r1
 8009e7a:	07d6      	lsls	r6, r2, #31
 8009e7c:	d528      	bpl.n	8009ed0 <__sflush_r+0xb8>
 8009e7e:	2200      	movs	r2, #0
 8009e80:	6062      	str	r2, [r4, #4]
 8009e82:	04d9      	lsls	r1, r3, #19
 8009e84:	6922      	ldr	r2, [r4, #16]
 8009e86:	6022      	str	r2, [r4, #0]
 8009e88:	d504      	bpl.n	8009e94 <__sflush_r+0x7c>
 8009e8a:	1c42      	adds	r2, r0, #1
 8009e8c:	d101      	bne.n	8009e92 <__sflush_r+0x7a>
 8009e8e:	682b      	ldr	r3, [r5, #0]
 8009e90:	b903      	cbnz	r3, 8009e94 <__sflush_r+0x7c>
 8009e92:	6560      	str	r0, [r4, #84]	; 0x54
 8009e94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e96:	602f      	str	r7, [r5, #0]
 8009e98:	2900      	cmp	r1, #0
 8009e9a:	d0ca      	beq.n	8009e32 <__sflush_r+0x1a>
 8009e9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ea0:	4299      	cmp	r1, r3
 8009ea2:	d002      	beq.n	8009eaa <__sflush_r+0x92>
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	f000 f9d7 	bl	800a258 <_free_r>
 8009eaa:	2000      	movs	r0, #0
 8009eac:	6360      	str	r0, [r4, #52]	; 0x34
 8009eae:	e7c1      	b.n	8009e34 <__sflush_r+0x1c>
 8009eb0:	6a21      	ldr	r1, [r4, #32]
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	47b0      	blx	r6
 8009eb8:	1c41      	adds	r1, r0, #1
 8009eba:	d1c7      	bne.n	8009e4c <__sflush_r+0x34>
 8009ebc:	682b      	ldr	r3, [r5, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d0c4      	beq.n	8009e4c <__sflush_r+0x34>
 8009ec2:	2b1d      	cmp	r3, #29
 8009ec4:	d001      	beq.n	8009eca <__sflush_r+0xb2>
 8009ec6:	2b16      	cmp	r3, #22
 8009ec8:	d101      	bne.n	8009ece <__sflush_r+0xb6>
 8009eca:	602f      	str	r7, [r5, #0]
 8009ecc:	e7b1      	b.n	8009e32 <__sflush_r+0x1a>
 8009ece:	89a3      	ldrh	r3, [r4, #12]
 8009ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ed4:	81a3      	strh	r3, [r4, #12]
 8009ed6:	e7ad      	b.n	8009e34 <__sflush_r+0x1c>
 8009ed8:	690f      	ldr	r7, [r1, #16]
 8009eda:	2f00      	cmp	r7, #0
 8009edc:	d0a9      	beq.n	8009e32 <__sflush_r+0x1a>
 8009ede:	0793      	lsls	r3, r2, #30
 8009ee0:	680e      	ldr	r6, [r1, #0]
 8009ee2:	bf08      	it	eq
 8009ee4:	694b      	ldreq	r3, [r1, #20]
 8009ee6:	600f      	str	r7, [r1, #0]
 8009ee8:	bf18      	it	ne
 8009eea:	2300      	movne	r3, #0
 8009eec:	eba6 0807 	sub.w	r8, r6, r7
 8009ef0:	608b      	str	r3, [r1, #8]
 8009ef2:	f1b8 0f00 	cmp.w	r8, #0
 8009ef6:	dd9c      	ble.n	8009e32 <__sflush_r+0x1a>
 8009ef8:	6a21      	ldr	r1, [r4, #32]
 8009efa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009efc:	4643      	mov	r3, r8
 8009efe:	463a      	mov	r2, r7
 8009f00:	4628      	mov	r0, r5
 8009f02:	47b0      	blx	r6
 8009f04:	2800      	cmp	r0, #0
 8009f06:	dc06      	bgt.n	8009f16 <__sflush_r+0xfe>
 8009f08:	89a3      	ldrh	r3, [r4, #12]
 8009f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f0e:	81a3      	strh	r3, [r4, #12]
 8009f10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f14:	e78e      	b.n	8009e34 <__sflush_r+0x1c>
 8009f16:	4407      	add	r7, r0
 8009f18:	eba8 0800 	sub.w	r8, r8, r0
 8009f1c:	e7e9      	b.n	8009ef2 <__sflush_r+0xda>
 8009f1e:	bf00      	nop
 8009f20:	20400001 	.word	0x20400001

08009f24 <_fflush_r>:
 8009f24:	b538      	push	{r3, r4, r5, lr}
 8009f26:	690b      	ldr	r3, [r1, #16]
 8009f28:	4605      	mov	r5, r0
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	b913      	cbnz	r3, 8009f34 <_fflush_r+0x10>
 8009f2e:	2500      	movs	r5, #0
 8009f30:	4628      	mov	r0, r5
 8009f32:	bd38      	pop	{r3, r4, r5, pc}
 8009f34:	b118      	cbz	r0, 8009f3e <_fflush_r+0x1a>
 8009f36:	6983      	ldr	r3, [r0, #24]
 8009f38:	b90b      	cbnz	r3, 8009f3e <_fflush_r+0x1a>
 8009f3a:	f000 f887 	bl	800a04c <__sinit>
 8009f3e:	4b14      	ldr	r3, [pc, #80]	; (8009f90 <_fflush_r+0x6c>)
 8009f40:	429c      	cmp	r4, r3
 8009f42:	d11b      	bne.n	8009f7c <_fflush_r+0x58>
 8009f44:	686c      	ldr	r4, [r5, #4]
 8009f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d0ef      	beq.n	8009f2e <_fflush_r+0xa>
 8009f4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009f50:	07d0      	lsls	r0, r2, #31
 8009f52:	d404      	bmi.n	8009f5e <_fflush_r+0x3a>
 8009f54:	0599      	lsls	r1, r3, #22
 8009f56:	d402      	bmi.n	8009f5e <_fflush_r+0x3a>
 8009f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f5a:	f000 f915 	bl	800a188 <__retarget_lock_acquire_recursive>
 8009f5e:	4628      	mov	r0, r5
 8009f60:	4621      	mov	r1, r4
 8009f62:	f7ff ff59 	bl	8009e18 <__sflush_r>
 8009f66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f68:	07da      	lsls	r2, r3, #31
 8009f6a:	4605      	mov	r5, r0
 8009f6c:	d4e0      	bmi.n	8009f30 <_fflush_r+0xc>
 8009f6e:	89a3      	ldrh	r3, [r4, #12]
 8009f70:	059b      	lsls	r3, r3, #22
 8009f72:	d4dd      	bmi.n	8009f30 <_fflush_r+0xc>
 8009f74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f76:	f000 f908 	bl	800a18a <__retarget_lock_release_recursive>
 8009f7a:	e7d9      	b.n	8009f30 <_fflush_r+0xc>
 8009f7c:	4b05      	ldr	r3, [pc, #20]	; (8009f94 <_fflush_r+0x70>)
 8009f7e:	429c      	cmp	r4, r3
 8009f80:	d101      	bne.n	8009f86 <_fflush_r+0x62>
 8009f82:	68ac      	ldr	r4, [r5, #8]
 8009f84:	e7df      	b.n	8009f46 <_fflush_r+0x22>
 8009f86:	4b04      	ldr	r3, [pc, #16]	; (8009f98 <_fflush_r+0x74>)
 8009f88:	429c      	cmp	r4, r3
 8009f8a:	bf08      	it	eq
 8009f8c:	68ec      	ldreq	r4, [r5, #12]
 8009f8e:	e7da      	b.n	8009f46 <_fflush_r+0x22>
 8009f90:	0800ad28 	.word	0x0800ad28
 8009f94:	0800ad48 	.word	0x0800ad48
 8009f98:	0800ad08 	.word	0x0800ad08

08009f9c <std>:
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	b510      	push	{r4, lr}
 8009fa0:	4604      	mov	r4, r0
 8009fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8009fa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009faa:	6083      	str	r3, [r0, #8]
 8009fac:	8181      	strh	r1, [r0, #12]
 8009fae:	6643      	str	r3, [r0, #100]	; 0x64
 8009fb0:	81c2      	strh	r2, [r0, #14]
 8009fb2:	6183      	str	r3, [r0, #24]
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	2208      	movs	r2, #8
 8009fb8:	305c      	adds	r0, #92	; 0x5c
 8009fba:	f7ff fdd7 	bl	8009b6c <memset>
 8009fbe:	4b05      	ldr	r3, [pc, #20]	; (8009fd4 <std+0x38>)
 8009fc0:	6263      	str	r3, [r4, #36]	; 0x24
 8009fc2:	4b05      	ldr	r3, [pc, #20]	; (8009fd8 <std+0x3c>)
 8009fc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009fc6:	4b05      	ldr	r3, [pc, #20]	; (8009fdc <std+0x40>)
 8009fc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009fca:	4b05      	ldr	r3, [pc, #20]	; (8009fe0 <std+0x44>)
 8009fcc:	6224      	str	r4, [r4, #32]
 8009fce:	6323      	str	r3, [r4, #48]	; 0x30
 8009fd0:	bd10      	pop	{r4, pc}
 8009fd2:	bf00      	nop
 8009fd4:	0800aa15 	.word	0x0800aa15
 8009fd8:	0800aa37 	.word	0x0800aa37
 8009fdc:	0800aa6f 	.word	0x0800aa6f
 8009fe0:	0800aa93 	.word	0x0800aa93

08009fe4 <_cleanup_r>:
 8009fe4:	4901      	ldr	r1, [pc, #4]	; (8009fec <_cleanup_r+0x8>)
 8009fe6:	f000 b8af 	b.w	800a148 <_fwalk_reent>
 8009fea:	bf00      	nop
 8009fec:	08009f25 	.word	0x08009f25

08009ff0 <__sfmoreglue>:
 8009ff0:	b570      	push	{r4, r5, r6, lr}
 8009ff2:	2268      	movs	r2, #104	; 0x68
 8009ff4:	1e4d      	subs	r5, r1, #1
 8009ff6:	4355      	muls	r5, r2
 8009ff8:	460e      	mov	r6, r1
 8009ffa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ffe:	f000 f997 	bl	800a330 <_malloc_r>
 800a002:	4604      	mov	r4, r0
 800a004:	b140      	cbz	r0, 800a018 <__sfmoreglue+0x28>
 800a006:	2100      	movs	r1, #0
 800a008:	e9c0 1600 	strd	r1, r6, [r0]
 800a00c:	300c      	adds	r0, #12
 800a00e:	60a0      	str	r0, [r4, #8]
 800a010:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a014:	f7ff fdaa 	bl	8009b6c <memset>
 800a018:	4620      	mov	r0, r4
 800a01a:	bd70      	pop	{r4, r5, r6, pc}

0800a01c <__sfp_lock_acquire>:
 800a01c:	4801      	ldr	r0, [pc, #4]	; (800a024 <__sfp_lock_acquire+0x8>)
 800a01e:	f000 b8b3 	b.w	800a188 <__retarget_lock_acquire_recursive>
 800a022:	bf00      	nop
 800a024:	24002c59 	.word	0x24002c59

0800a028 <__sfp_lock_release>:
 800a028:	4801      	ldr	r0, [pc, #4]	; (800a030 <__sfp_lock_release+0x8>)
 800a02a:	f000 b8ae 	b.w	800a18a <__retarget_lock_release_recursive>
 800a02e:	bf00      	nop
 800a030:	24002c59 	.word	0x24002c59

0800a034 <__sinit_lock_acquire>:
 800a034:	4801      	ldr	r0, [pc, #4]	; (800a03c <__sinit_lock_acquire+0x8>)
 800a036:	f000 b8a7 	b.w	800a188 <__retarget_lock_acquire_recursive>
 800a03a:	bf00      	nop
 800a03c:	24002c5a 	.word	0x24002c5a

0800a040 <__sinit_lock_release>:
 800a040:	4801      	ldr	r0, [pc, #4]	; (800a048 <__sinit_lock_release+0x8>)
 800a042:	f000 b8a2 	b.w	800a18a <__retarget_lock_release_recursive>
 800a046:	bf00      	nop
 800a048:	24002c5a 	.word	0x24002c5a

0800a04c <__sinit>:
 800a04c:	b510      	push	{r4, lr}
 800a04e:	4604      	mov	r4, r0
 800a050:	f7ff fff0 	bl	800a034 <__sinit_lock_acquire>
 800a054:	69a3      	ldr	r3, [r4, #24]
 800a056:	b11b      	cbz	r3, 800a060 <__sinit+0x14>
 800a058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a05c:	f7ff bff0 	b.w	800a040 <__sinit_lock_release>
 800a060:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a064:	6523      	str	r3, [r4, #80]	; 0x50
 800a066:	4b13      	ldr	r3, [pc, #76]	; (800a0b4 <__sinit+0x68>)
 800a068:	4a13      	ldr	r2, [pc, #76]	; (800a0b8 <__sinit+0x6c>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a06e:	42a3      	cmp	r3, r4
 800a070:	bf04      	itt	eq
 800a072:	2301      	moveq	r3, #1
 800a074:	61a3      	streq	r3, [r4, #24]
 800a076:	4620      	mov	r0, r4
 800a078:	f000 f820 	bl	800a0bc <__sfp>
 800a07c:	6060      	str	r0, [r4, #4]
 800a07e:	4620      	mov	r0, r4
 800a080:	f000 f81c 	bl	800a0bc <__sfp>
 800a084:	60a0      	str	r0, [r4, #8]
 800a086:	4620      	mov	r0, r4
 800a088:	f000 f818 	bl	800a0bc <__sfp>
 800a08c:	2200      	movs	r2, #0
 800a08e:	60e0      	str	r0, [r4, #12]
 800a090:	2104      	movs	r1, #4
 800a092:	6860      	ldr	r0, [r4, #4]
 800a094:	f7ff ff82 	bl	8009f9c <std>
 800a098:	68a0      	ldr	r0, [r4, #8]
 800a09a:	2201      	movs	r2, #1
 800a09c:	2109      	movs	r1, #9
 800a09e:	f7ff ff7d 	bl	8009f9c <std>
 800a0a2:	68e0      	ldr	r0, [r4, #12]
 800a0a4:	2202      	movs	r2, #2
 800a0a6:	2112      	movs	r1, #18
 800a0a8:	f7ff ff78 	bl	8009f9c <std>
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	61a3      	str	r3, [r4, #24]
 800a0b0:	e7d2      	b.n	800a058 <__sinit+0xc>
 800a0b2:	bf00      	nop
 800a0b4:	0800ad04 	.word	0x0800ad04
 800a0b8:	08009fe5 	.word	0x08009fe5

0800a0bc <__sfp>:
 800a0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0be:	4607      	mov	r7, r0
 800a0c0:	f7ff ffac 	bl	800a01c <__sfp_lock_acquire>
 800a0c4:	4b1e      	ldr	r3, [pc, #120]	; (800a140 <__sfp+0x84>)
 800a0c6:	681e      	ldr	r6, [r3, #0]
 800a0c8:	69b3      	ldr	r3, [r6, #24]
 800a0ca:	b913      	cbnz	r3, 800a0d2 <__sfp+0x16>
 800a0cc:	4630      	mov	r0, r6
 800a0ce:	f7ff ffbd 	bl	800a04c <__sinit>
 800a0d2:	3648      	adds	r6, #72	; 0x48
 800a0d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	d503      	bpl.n	800a0e4 <__sfp+0x28>
 800a0dc:	6833      	ldr	r3, [r6, #0]
 800a0de:	b30b      	cbz	r3, 800a124 <__sfp+0x68>
 800a0e0:	6836      	ldr	r6, [r6, #0]
 800a0e2:	e7f7      	b.n	800a0d4 <__sfp+0x18>
 800a0e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a0e8:	b9d5      	cbnz	r5, 800a120 <__sfp+0x64>
 800a0ea:	4b16      	ldr	r3, [pc, #88]	; (800a144 <__sfp+0x88>)
 800a0ec:	60e3      	str	r3, [r4, #12]
 800a0ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a0f2:	6665      	str	r5, [r4, #100]	; 0x64
 800a0f4:	f000 f847 	bl	800a186 <__retarget_lock_init_recursive>
 800a0f8:	f7ff ff96 	bl	800a028 <__sfp_lock_release>
 800a0fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a100:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a104:	6025      	str	r5, [r4, #0]
 800a106:	61a5      	str	r5, [r4, #24]
 800a108:	2208      	movs	r2, #8
 800a10a:	4629      	mov	r1, r5
 800a10c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a110:	f7ff fd2c 	bl	8009b6c <memset>
 800a114:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a118:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a11c:	4620      	mov	r0, r4
 800a11e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a120:	3468      	adds	r4, #104	; 0x68
 800a122:	e7d9      	b.n	800a0d8 <__sfp+0x1c>
 800a124:	2104      	movs	r1, #4
 800a126:	4638      	mov	r0, r7
 800a128:	f7ff ff62 	bl	8009ff0 <__sfmoreglue>
 800a12c:	4604      	mov	r4, r0
 800a12e:	6030      	str	r0, [r6, #0]
 800a130:	2800      	cmp	r0, #0
 800a132:	d1d5      	bne.n	800a0e0 <__sfp+0x24>
 800a134:	f7ff ff78 	bl	800a028 <__sfp_lock_release>
 800a138:	230c      	movs	r3, #12
 800a13a:	603b      	str	r3, [r7, #0]
 800a13c:	e7ee      	b.n	800a11c <__sfp+0x60>
 800a13e:	bf00      	nop
 800a140:	0800ad04 	.word	0x0800ad04
 800a144:	ffff0001 	.word	0xffff0001

0800a148 <_fwalk_reent>:
 800a148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a14c:	4606      	mov	r6, r0
 800a14e:	4688      	mov	r8, r1
 800a150:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a154:	2700      	movs	r7, #0
 800a156:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a15a:	f1b9 0901 	subs.w	r9, r9, #1
 800a15e:	d505      	bpl.n	800a16c <_fwalk_reent+0x24>
 800a160:	6824      	ldr	r4, [r4, #0]
 800a162:	2c00      	cmp	r4, #0
 800a164:	d1f7      	bne.n	800a156 <_fwalk_reent+0xe>
 800a166:	4638      	mov	r0, r7
 800a168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a16c:	89ab      	ldrh	r3, [r5, #12]
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d907      	bls.n	800a182 <_fwalk_reent+0x3a>
 800a172:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a176:	3301      	adds	r3, #1
 800a178:	d003      	beq.n	800a182 <_fwalk_reent+0x3a>
 800a17a:	4629      	mov	r1, r5
 800a17c:	4630      	mov	r0, r6
 800a17e:	47c0      	blx	r8
 800a180:	4307      	orrs	r7, r0
 800a182:	3568      	adds	r5, #104	; 0x68
 800a184:	e7e9      	b.n	800a15a <_fwalk_reent+0x12>

0800a186 <__retarget_lock_init_recursive>:
 800a186:	4770      	bx	lr

0800a188 <__retarget_lock_acquire_recursive>:
 800a188:	4770      	bx	lr

0800a18a <__retarget_lock_release_recursive>:
 800a18a:	4770      	bx	lr

0800a18c <__swhatbuf_r>:
 800a18c:	b570      	push	{r4, r5, r6, lr}
 800a18e:	460e      	mov	r6, r1
 800a190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a194:	2900      	cmp	r1, #0
 800a196:	b096      	sub	sp, #88	; 0x58
 800a198:	4614      	mov	r4, r2
 800a19a:	461d      	mov	r5, r3
 800a19c:	da08      	bge.n	800a1b0 <__swhatbuf_r+0x24>
 800a19e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	602a      	str	r2, [r5, #0]
 800a1a6:	061a      	lsls	r2, r3, #24
 800a1a8:	d410      	bmi.n	800a1cc <__swhatbuf_r+0x40>
 800a1aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1ae:	e00e      	b.n	800a1ce <__swhatbuf_r+0x42>
 800a1b0:	466a      	mov	r2, sp
 800a1b2:	f000 fc95 	bl	800aae0 <_fstat_r>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	dbf1      	blt.n	800a19e <__swhatbuf_r+0x12>
 800a1ba:	9a01      	ldr	r2, [sp, #4]
 800a1bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a1c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a1c4:	425a      	negs	r2, r3
 800a1c6:	415a      	adcs	r2, r3
 800a1c8:	602a      	str	r2, [r5, #0]
 800a1ca:	e7ee      	b.n	800a1aa <__swhatbuf_r+0x1e>
 800a1cc:	2340      	movs	r3, #64	; 0x40
 800a1ce:	2000      	movs	r0, #0
 800a1d0:	6023      	str	r3, [r4, #0]
 800a1d2:	b016      	add	sp, #88	; 0x58
 800a1d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a1d8 <__smakebuf_r>:
 800a1d8:	898b      	ldrh	r3, [r1, #12]
 800a1da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1dc:	079d      	lsls	r5, r3, #30
 800a1de:	4606      	mov	r6, r0
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	d507      	bpl.n	800a1f4 <__smakebuf_r+0x1c>
 800a1e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	6123      	str	r3, [r4, #16]
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	6163      	str	r3, [r4, #20]
 800a1f0:	b002      	add	sp, #8
 800a1f2:	bd70      	pop	{r4, r5, r6, pc}
 800a1f4:	ab01      	add	r3, sp, #4
 800a1f6:	466a      	mov	r2, sp
 800a1f8:	f7ff ffc8 	bl	800a18c <__swhatbuf_r>
 800a1fc:	9900      	ldr	r1, [sp, #0]
 800a1fe:	4605      	mov	r5, r0
 800a200:	4630      	mov	r0, r6
 800a202:	f000 f895 	bl	800a330 <_malloc_r>
 800a206:	b948      	cbnz	r0, 800a21c <__smakebuf_r+0x44>
 800a208:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a20c:	059a      	lsls	r2, r3, #22
 800a20e:	d4ef      	bmi.n	800a1f0 <__smakebuf_r+0x18>
 800a210:	f023 0303 	bic.w	r3, r3, #3
 800a214:	f043 0302 	orr.w	r3, r3, #2
 800a218:	81a3      	strh	r3, [r4, #12]
 800a21a:	e7e3      	b.n	800a1e4 <__smakebuf_r+0xc>
 800a21c:	4b0d      	ldr	r3, [pc, #52]	; (800a254 <__smakebuf_r+0x7c>)
 800a21e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a220:	89a3      	ldrh	r3, [r4, #12]
 800a222:	6020      	str	r0, [r4, #0]
 800a224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a228:	81a3      	strh	r3, [r4, #12]
 800a22a:	9b00      	ldr	r3, [sp, #0]
 800a22c:	6163      	str	r3, [r4, #20]
 800a22e:	9b01      	ldr	r3, [sp, #4]
 800a230:	6120      	str	r0, [r4, #16]
 800a232:	b15b      	cbz	r3, 800a24c <__smakebuf_r+0x74>
 800a234:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a238:	4630      	mov	r0, r6
 800a23a:	f000 fc63 	bl	800ab04 <_isatty_r>
 800a23e:	b128      	cbz	r0, 800a24c <__smakebuf_r+0x74>
 800a240:	89a3      	ldrh	r3, [r4, #12]
 800a242:	f023 0303 	bic.w	r3, r3, #3
 800a246:	f043 0301 	orr.w	r3, r3, #1
 800a24a:	81a3      	strh	r3, [r4, #12]
 800a24c:	89a0      	ldrh	r0, [r4, #12]
 800a24e:	4305      	orrs	r5, r0
 800a250:	81a5      	strh	r5, [r4, #12]
 800a252:	e7cd      	b.n	800a1f0 <__smakebuf_r+0x18>
 800a254:	08009fe5 	.word	0x08009fe5

0800a258 <_free_r>:
 800a258:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a25a:	2900      	cmp	r1, #0
 800a25c:	d044      	beq.n	800a2e8 <_free_r+0x90>
 800a25e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a262:	9001      	str	r0, [sp, #4]
 800a264:	2b00      	cmp	r3, #0
 800a266:	f1a1 0404 	sub.w	r4, r1, #4
 800a26a:	bfb8      	it	lt
 800a26c:	18e4      	addlt	r4, r4, r3
 800a26e:	f000 fc6b 	bl	800ab48 <__malloc_lock>
 800a272:	4a1e      	ldr	r2, [pc, #120]	; (800a2ec <_free_r+0x94>)
 800a274:	9801      	ldr	r0, [sp, #4]
 800a276:	6813      	ldr	r3, [r2, #0]
 800a278:	b933      	cbnz	r3, 800a288 <_free_r+0x30>
 800a27a:	6063      	str	r3, [r4, #4]
 800a27c:	6014      	str	r4, [r2, #0]
 800a27e:	b003      	add	sp, #12
 800a280:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a284:	f000 bc66 	b.w	800ab54 <__malloc_unlock>
 800a288:	42a3      	cmp	r3, r4
 800a28a:	d908      	bls.n	800a29e <_free_r+0x46>
 800a28c:	6825      	ldr	r5, [r4, #0]
 800a28e:	1961      	adds	r1, r4, r5
 800a290:	428b      	cmp	r3, r1
 800a292:	bf01      	itttt	eq
 800a294:	6819      	ldreq	r1, [r3, #0]
 800a296:	685b      	ldreq	r3, [r3, #4]
 800a298:	1949      	addeq	r1, r1, r5
 800a29a:	6021      	streq	r1, [r4, #0]
 800a29c:	e7ed      	b.n	800a27a <_free_r+0x22>
 800a29e:	461a      	mov	r2, r3
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	b10b      	cbz	r3, 800a2a8 <_free_r+0x50>
 800a2a4:	42a3      	cmp	r3, r4
 800a2a6:	d9fa      	bls.n	800a29e <_free_r+0x46>
 800a2a8:	6811      	ldr	r1, [r2, #0]
 800a2aa:	1855      	adds	r5, r2, r1
 800a2ac:	42a5      	cmp	r5, r4
 800a2ae:	d10b      	bne.n	800a2c8 <_free_r+0x70>
 800a2b0:	6824      	ldr	r4, [r4, #0]
 800a2b2:	4421      	add	r1, r4
 800a2b4:	1854      	adds	r4, r2, r1
 800a2b6:	42a3      	cmp	r3, r4
 800a2b8:	6011      	str	r1, [r2, #0]
 800a2ba:	d1e0      	bne.n	800a27e <_free_r+0x26>
 800a2bc:	681c      	ldr	r4, [r3, #0]
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	6053      	str	r3, [r2, #4]
 800a2c2:	4421      	add	r1, r4
 800a2c4:	6011      	str	r1, [r2, #0]
 800a2c6:	e7da      	b.n	800a27e <_free_r+0x26>
 800a2c8:	d902      	bls.n	800a2d0 <_free_r+0x78>
 800a2ca:	230c      	movs	r3, #12
 800a2cc:	6003      	str	r3, [r0, #0]
 800a2ce:	e7d6      	b.n	800a27e <_free_r+0x26>
 800a2d0:	6825      	ldr	r5, [r4, #0]
 800a2d2:	1961      	adds	r1, r4, r5
 800a2d4:	428b      	cmp	r3, r1
 800a2d6:	bf04      	itt	eq
 800a2d8:	6819      	ldreq	r1, [r3, #0]
 800a2da:	685b      	ldreq	r3, [r3, #4]
 800a2dc:	6063      	str	r3, [r4, #4]
 800a2de:	bf04      	itt	eq
 800a2e0:	1949      	addeq	r1, r1, r5
 800a2e2:	6021      	streq	r1, [r4, #0]
 800a2e4:	6054      	str	r4, [r2, #4]
 800a2e6:	e7ca      	b.n	800a27e <_free_r+0x26>
 800a2e8:	b003      	add	sp, #12
 800a2ea:	bd30      	pop	{r4, r5, pc}
 800a2ec:	24002c5c 	.word	0x24002c5c

0800a2f0 <sbrk_aligned>:
 800a2f0:	b570      	push	{r4, r5, r6, lr}
 800a2f2:	4e0e      	ldr	r6, [pc, #56]	; (800a32c <sbrk_aligned+0x3c>)
 800a2f4:	460c      	mov	r4, r1
 800a2f6:	6831      	ldr	r1, [r6, #0]
 800a2f8:	4605      	mov	r5, r0
 800a2fa:	b911      	cbnz	r1, 800a302 <sbrk_aligned+0x12>
 800a2fc:	f000 fb7a 	bl	800a9f4 <_sbrk_r>
 800a300:	6030      	str	r0, [r6, #0]
 800a302:	4621      	mov	r1, r4
 800a304:	4628      	mov	r0, r5
 800a306:	f000 fb75 	bl	800a9f4 <_sbrk_r>
 800a30a:	1c43      	adds	r3, r0, #1
 800a30c:	d00a      	beq.n	800a324 <sbrk_aligned+0x34>
 800a30e:	1cc4      	adds	r4, r0, #3
 800a310:	f024 0403 	bic.w	r4, r4, #3
 800a314:	42a0      	cmp	r0, r4
 800a316:	d007      	beq.n	800a328 <sbrk_aligned+0x38>
 800a318:	1a21      	subs	r1, r4, r0
 800a31a:	4628      	mov	r0, r5
 800a31c:	f000 fb6a 	bl	800a9f4 <_sbrk_r>
 800a320:	3001      	adds	r0, #1
 800a322:	d101      	bne.n	800a328 <sbrk_aligned+0x38>
 800a324:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a328:	4620      	mov	r0, r4
 800a32a:	bd70      	pop	{r4, r5, r6, pc}
 800a32c:	24002c60 	.word	0x24002c60

0800a330 <_malloc_r>:
 800a330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a334:	1ccd      	adds	r5, r1, #3
 800a336:	f025 0503 	bic.w	r5, r5, #3
 800a33a:	3508      	adds	r5, #8
 800a33c:	2d0c      	cmp	r5, #12
 800a33e:	bf38      	it	cc
 800a340:	250c      	movcc	r5, #12
 800a342:	2d00      	cmp	r5, #0
 800a344:	4607      	mov	r7, r0
 800a346:	db01      	blt.n	800a34c <_malloc_r+0x1c>
 800a348:	42a9      	cmp	r1, r5
 800a34a:	d905      	bls.n	800a358 <_malloc_r+0x28>
 800a34c:	230c      	movs	r3, #12
 800a34e:	603b      	str	r3, [r7, #0]
 800a350:	2600      	movs	r6, #0
 800a352:	4630      	mov	r0, r6
 800a354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a358:	4e2e      	ldr	r6, [pc, #184]	; (800a414 <_malloc_r+0xe4>)
 800a35a:	f000 fbf5 	bl	800ab48 <__malloc_lock>
 800a35e:	6833      	ldr	r3, [r6, #0]
 800a360:	461c      	mov	r4, r3
 800a362:	bb34      	cbnz	r4, 800a3b2 <_malloc_r+0x82>
 800a364:	4629      	mov	r1, r5
 800a366:	4638      	mov	r0, r7
 800a368:	f7ff ffc2 	bl	800a2f0 <sbrk_aligned>
 800a36c:	1c43      	adds	r3, r0, #1
 800a36e:	4604      	mov	r4, r0
 800a370:	d14d      	bne.n	800a40e <_malloc_r+0xde>
 800a372:	6834      	ldr	r4, [r6, #0]
 800a374:	4626      	mov	r6, r4
 800a376:	2e00      	cmp	r6, #0
 800a378:	d140      	bne.n	800a3fc <_malloc_r+0xcc>
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	4631      	mov	r1, r6
 800a37e:	4638      	mov	r0, r7
 800a380:	eb04 0803 	add.w	r8, r4, r3
 800a384:	f000 fb36 	bl	800a9f4 <_sbrk_r>
 800a388:	4580      	cmp	r8, r0
 800a38a:	d13a      	bne.n	800a402 <_malloc_r+0xd2>
 800a38c:	6821      	ldr	r1, [r4, #0]
 800a38e:	3503      	adds	r5, #3
 800a390:	1a6d      	subs	r5, r5, r1
 800a392:	f025 0503 	bic.w	r5, r5, #3
 800a396:	3508      	adds	r5, #8
 800a398:	2d0c      	cmp	r5, #12
 800a39a:	bf38      	it	cc
 800a39c:	250c      	movcc	r5, #12
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4638      	mov	r0, r7
 800a3a2:	f7ff ffa5 	bl	800a2f0 <sbrk_aligned>
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	d02b      	beq.n	800a402 <_malloc_r+0xd2>
 800a3aa:	6823      	ldr	r3, [r4, #0]
 800a3ac:	442b      	add	r3, r5
 800a3ae:	6023      	str	r3, [r4, #0]
 800a3b0:	e00e      	b.n	800a3d0 <_malloc_r+0xa0>
 800a3b2:	6822      	ldr	r2, [r4, #0]
 800a3b4:	1b52      	subs	r2, r2, r5
 800a3b6:	d41e      	bmi.n	800a3f6 <_malloc_r+0xc6>
 800a3b8:	2a0b      	cmp	r2, #11
 800a3ba:	d916      	bls.n	800a3ea <_malloc_r+0xba>
 800a3bc:	1961      	adds	r1, r4, r5
 800a3be:	42a3      	cmp	r3, r4
 800a3c0:	6025      	str	r5, [r4, #0]
 800a3c2:	bf18      	it	ne
 800a3c4:	6059      	strne	r1, [r3, #4]
 800a3c6:	6863      	ldr	r3, [r4, #4]
 800a3c8:	bf08      	it	eq
 800a3ca:	6031      	streq	r1, [r6, #0]
 800a3cc:	5162      	str	r2, [r4, r5]
 800a3ce:	604b      	str	r3, [r1, #4]
 800a3d0:	4638      	mov	r0, r7
 800a3d2:	f104 060b 	add.w	r6, r4, #11
 800a3d6:	f000 fbbd 	bl	800ab54 <__malloc_unlock>
 800a3da:	f026 0607 	bic.w	r6, r6, #7
 800a3de:	1d23      	adds	r3, r4, #4
 800a3e0:	1af2      	subs	r2, r6, r3
 800a3e2:	d0b6      	beq.n	800a352 <_malloc_r+0x22>
 800a3e4:	1b9b      	subs	r3, r3, r6
 800a3e6:	50a3      	str	r3, [r4, r2]
 800a3e8:	e7b3      	b.n	800a352 <_malloc_r+0x22>
 800a3ea:	6862      	ldr	r2, [r4, #4]
 800a3ec:	42a3      	cmp	r3, r4
 800a3ee:	bf0c      	ite	eq
 800a3f0:	6032      	streq	r2, [r6, #0]
 800a3f2:	605a      	strne	r2, [r3, #4]
 800a3f4:	e7ec      	b.n	800a3d0 <_malloc_r+0xa0>
 800a3f6:	4623      	mov	r3, r4
 800a3f8:	6864      	ldr	r4, [r4, #4]
 800a3fa:	e7b2      	b.n	800a362 <_malloc_r+0x32>
 800a3fc:	4634      	mov	r4, r6
 800a3fe:	6876      	ldr	r6, [r6, #4]
 800a400:	e7b9      	b.n	800a376 <_malloc_r+0x46>
 800a402:	230c      	movs	r3, #12
 800a404:	603b      	str	r3, [r7, #0]
 800a406:	4638      	mov	r0, r7
 800a408:	f000 fba4 	bl	800ab54 <__malloc_unlock>
 800a40c:	e7a1      	b.n	800a352 <_malloc_r+0x22>
 800a40e:	6025      	str	r5, [r4, #0]
 800a410:	e7de      	b.n	800a3d0 <_malloc_r+0xa0>
 800a412:	bf00      	nop
 800a414:	24002c5c 	.word	0x24002c5c

0800a418 <__sfputc_r>:
 800a418:	6893      	ldr	r3, [r2, #8]
 800a41a:	3b01      	subs	r3, #1
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	b410      	push	{r4}
 800a420:	6093      	str	r3, [r2, #8]
 800a422:	da08      	bge.n	800a436 <__sfputc_r+0x1e>
 800a424:	6994      	ldr	r4, [r2, #24]
 800a426:	42a3      	cmp	r3, r4
 800a428:	db01      	blt.n	800a42e <__sfputc_r+0x16>
 800a42a:	290a      	cmp	r1, #10
 800a42c:	d103      	bne.n	800a436 <__sfputc_r+0x1e>
 800a42e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a432:	f7ff bc31 	b.w	8009c98 <__swbuf_r>
 800a436:	6813      	ldr	r3, [r2, #0]
 800a438:	1c58      	adds	r0, r3, #1
 800a43a:	6010      	str	r0, [r2, #0]
 800a43c:	7019      	strb	r1, [r3, #0]
 800a43e:	4608      	mov	r0, r1
 800a440:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a444:	4770      	bx	lr

0800a446 <__sfputs_r>:
 800a446:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a448:	4606      	mov	r6, r0
 800a44a:	460f      	mov	r7, r1
 800a44c:	4614      	mov	r4, r2
 800a44e:	18d5      	adds	r5, r2, r3
 800a450:	42ac      	cmp	r4, r5
 800a452:	d101      	bne.n	800a458 <__sfputs_r+0x12>
 800a454:	2000      	movs	r0, #0
 800a456:	e007      	b.n	800a468 <__sfputs_r+0x22>
 800a458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a45c:	463a      	mov	r2, r7
 800a45e:	4630      	mov	r0, r6
 800a460:	f7ff ffda 	bl	800a418 <__sfputc_r>
 800a464:	1c43      	adds	r3, r0, #1
 800a466:	d1f3      	bne.n	800a450 <__sfputs_r+0xa>
 800a468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a46c <_vfiprintf_r>:
 800a46c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a470:	460d      	mov	r5, r1
 800a472:	b09d      	sub	sp, #116	; 0x74
 800a474:	4614      	mov	r4, r2
 800a476:	4698      	mov	r8, r3
 800a478:	4606      	mov	r6, r0
 800a47a:	b118      	cbz	r0, 800a484 <_vfiprintf_r+0x18>
 800a47c:	6983      	ldr	r3, [r0, #24]
 800a47e:	b90b      	cbnz	r3, 800a484 <_vfiprintf_r+0x18>
 800a480:	f7ff fde4 	bl	800a04c <__sinit>
 800a484:	4b89      	ldr	r3, [pc, #548]	; (800a6ac <_vfiprintf_r+0x240>)
 800a486:	429d      	cmp	r5, r3
 800a488:	d11b      	bne.n	800a4c2 <_vfiprintf_r+0x56>
 800a48a:	6875      	ldr	r5, [r6, #4]
 800a48c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a48e:	07d9      	lsls	r1, r3, #31
 800a490:	d405      	bmi.n	800a49e <_vfiprintf_r+0x32>
 800a492:	89ab      	ldrh	r3, [r5, #12]
 800a494:	059a      	lsls	r2, r3, #22
 800a496:	d402      	bmi.n	800a49e <_vfiprintf_r+0x32>
 800a498:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a49a:	f7ff fe75 	bl	800a188 <__retarget_lock_acquire_recursive>
 800a49e:	89ab      	ldrh	r3, [r5, #12]
 800a4a0:	071b      	lsls	r3, r3, #28
 800a4a2:	d501      	bpl.n	800a4a8 <_vfiprintf_r+0x3c>
 800a4a4:	692b      	ldr	r3, [r5, #16]
 800a4a6:	b9eb      	cbnz	r3, 800a4e4 <_vfiprintf_r+0x78>
 800a4a8:	4629      	mov	r1, r5
 800a4aa:	4630      	mov	r0, r6
 800a4ac:	f7ff fc46 	bl	8009d3c <__swsetup_r>
 800a4b0:	b1c0      	cbz	r0, 800a4e4 <_vfiprintf_r+0x78>
 800a4b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4b4:	07dc      	lsls	r4, r3, #31
 800a4b6:	d50e      	bpl.n	800a4d6 <_vfiprintf_r+0x6a>
 800a4b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4bc:	b01d      	add	sp, #116	; 0x74
 800a4be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c2:	4b7b      	ldr	r3, [pc, #492]	; (800a6b0 <_vfiprintf_r+0x244>)
 800a4c4:	429d      	cmp	r5, r3
 800a4c6:	d101      	bne.n	800a4cc <_vfiprintf_r+0x60>
 800a4c8:	68b5      	ldr	r5, [r6, #8]
 800a4ca:	e7df      	b.n	800a48c <_vfiprintf_r+0x20>
 800a4cc:	4b79      	ldr	r3, [pc, #484]	; (800a6b4 <_vfiprintf_r+0x248>)
 800a4ce:	429d      	cmp	r5, r3
 800a4d0:	bf08      	it	eq
 800a4d2:	68f5      	ldreq	r5, [r6, #12]
 800a4d4:	e7da      	b.n	800a48c <_vfiprintf_r+0x20>
 800a4d6:	89ab      	ldrh	r3, [r5, #12]
 800a4d8:	0598      	lsls	r0, r3, #22
 800a4da:	d4ed      	bmi.n	800a4b8 <_vfiprintf_r+0x4c>
 800a4dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4de:	f7ff fe54 	bl	800a18a <__retarget_lock_release_recursive>
 800a4e2:	e7e9      	b.n	800a4b8 <_vfiprintf_r+0x4c>
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	9309      	str	r3, [sp, #36]	; 0x24
 800a4e8:	2320      	movs	r3, #32
 800a4ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4f2:	2330      	movs	r3, #48	; 0x30
 800a4f4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a6b8 <_vfiprintf_r+0x24c>
 800a4f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4fc:	f04f 0901 	mov.w	r9, #1
 800a500:	4623      	mov	r3, r4
 800a502:	469a      	mov	sl, r3
 800a504:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a508:	b10a      	cbz	r2, 800a50e <_vfiprintf_r+0xa2>
 800a50a:	2a25      	cmp	r2, #37	; 0x25
 800a50c:	d1f9      	bne.n	800a502 <_vfiprintf_r+0x96>
 800a50e:	ebba 0b04 	subs.w	fp, sl, r4
 800a512:	d00b      	beq.n	800a52c <_vfiprintf_r+0xc0>
 800a514:	465b      	mov	r3, fp
 800a516:	4622      	mov	r2, r4
 800a518:	4629      	mov	r1, r5
 800a51a:	4630      	mov	r0, r6
 800a51c:	f7ff ff93 	bl	800a446 <__sfputs_r>
 800a520:	3001      	adds	r0, #1
 800a522:	f000 80aa 	beq.w	800a67a <_vfiprintf_r+0x20e>
 800a526:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a528:	445a      	add	r2, fp
 800a52a:	9209      	str	r2, [sp, #36]	; 0x24
 800a52c:	f89a 3000 	ldrb.w	r3, [sl]
 800a530:	2b00      	cmp	r3, #0
 800a532:	f000 80a2 	beq.w	800a67a <_vfiprintf_r+0x20e>
 800a536:	2300      	movs	r3, #0
 800a538:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a53c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a540:	f10a 0a01 	add.w	sl, sl, #1
 800a544:	9304      	str	r3, [sp, #16]
 800a546:	9307      	str	r3, [sp, #28]
 800a548:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a54c:	931a      	str	r3, [sp, #104]	; 0x68
 800a54e:	4654      	mov	r4, sl
 800a550:	2205      	movs	r2, #5
 800a552:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a556:	4858      	ldr	r0, [pc, #352]	; (800a6b8 <_vfiprintf_r+0x24c>)
 800a558:	f7f5 fec2 	bl	80002e0 <memchr>
 800a55c:	9a04      	ldr	r2, [sp, #16]
 800a55e:	b9d8      	cbnz	r0, 800a598 <_vfiprintf_r+0x12c>
 800a560:	06d1      	lsls	r1, r2, #27
 800a562:	bf44      	itt	mi
 800a564:	2320      	movmi	r3, #32
 800a566:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a56a:	0713      	lsls	r3, r2, #28
 800a56c:	bf44      	itt	mi
 800a56e:	232b      	movmi	r3, #43	; 0x2b
 800a570:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a574:	f89a 3000 	ldrb.w	r3, [sl]
 800a578:	2b2a      	cmp	r3, #42	; 0x2a
 800a57a:	d015      	beq.n	800a5a8 <_vfiprintf_r+0x13c>
 800a57c:	9a07      	ldr	r2, [sp, #28]
 800a57e:	4654      	mov	r4, sl
 800a580:	2000      	movs	r0, #0
 800a582:	f04f 0c0a 	mov.w	ip, #10
 800a586:	4621      	mov	r1, r4
 800a588:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a58c:	3b30      	subs	r3, #48	; 0x30
 800a58e:	2b09      	cmp	r3, #9
 800a590:	d94e      	bls.n	800a630 <_vfiprintf_r+0x1c4>
 800a592:	b1b0      	cbz	r0, 800a5c2 <_vfiprintf_r+0x156>
 800a594:	9207      	str	r2, [sp, #28]
 800a596:	e014      	b.n	800a5c2 <_vfiprintf_r+0x156>
 800a598:	eba0 0308 	sub.w	r3, r0, r8
 800a59c:	fa09 f303 	lsl.w	r3, r9, r3
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	9304      	str	r3, [sp, #16]
 800a5a4:	46a2      	mov	sl, r4
 800a5a6:	e7d2      	b.n	800a54e <_vfiprintf_r+0xe2>
 800a5a8:	9b03      	ldr	r3, [sp, #12]
 800a5aa:	1d19      	adds	r1, r3, #4
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	9103      	str	r1, [sp, #12]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	bfbb      	ittet	lt
 800a5b4:	425b      	neglt	r3, r3
 800a5b6:	f042 0202 	orrlt.w	r2, r2, #2
 800a5ba:	9307      	strge	r3, [sp, #28]
 800a5bc:	9307      	strlt	r3, [sp, #28]
 800a5be:	bfb8      	it	lt
 800a5c0:	9204      	strlt	r2, [sp, #16]
 800a5c2:	7823      	ldrb	r3, [r4, #0]
 800a5c4:	2b2e      	cmp	r3, #46	; 0x2e
 800a5c6:	d10c      	bne.n	800a5e2 <_vfiprintf_r+0x176>
 800a5c8:	7863      	ldrb	r3, [r4, #1]
 800a5ca:	2b2a      	cmp	r3, #42	; 0x2a
 800a5cc:	d135      	bne.n	800a63a <_vfiprintf_r+0x1ce>
 800a5ce:	9b03      	ldr	r3, [sp, #12]
 800a5d0:	1d1a      	adds	r2, r3, #4
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	9203      	str	r2, [sp, #12]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	bfb8      	it	lt
 800a5da:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a5de:	3402      	adds	r4, #2
 800a5e0:	9305      	str	r3, [sp, #20]
 800a5e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a6c8 <_vfiprintf_r+0x25c>
 800a5e6:	7821      	ldrb	r1, [r4, #0]
 800a5e8:	2203      	movs	r2, #3
 800a5ea:	4650      	mov	r0, sl
 800a5ec:	f7f5 fe78 	bl	80002e0 <memchr>
 800a5f0:	b140      	cbz	r0, 800a604 <_vfiprintf_r+0x198>
 800a5f2:	2340      	movs	r3, #64	; 0x40
 800a5f4:	eba0 000a 	sub.w	r0, r0, sl
 800a5f8:	fa03 f000 	lsl.w	r0, r3, r0
 800a5fc:	9b04      	ldr	r3, [sp, #16]
 800a5fe:	4303      	orrs	r3, r0
 800a600:	3401      	adds	r4, #1
 800a602:	9304      	str	r3, [sp, #16]
 800a604:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a608:	482c      	ldr	r0, [pc, #176]	; (800a6bc <_vfiprintf_r+0x250>)
 800a60a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a60e:	2206      	movs	r2, #6
 800a610:	f7f5 fe66 	bl	80002e0 <memchr>
 800a614:	2800      	cmp	r0, #0
 800a616:	d03f      	beq.n	800a698 <_vfiprintf_r+0x22c>
 800a618:	4b29      	ldr	r3, [pc, #164]	; (800a6c0 <_vfiprintf_r+0x254>)
 800a61a:	bb1b      	cbnz	r3, 800a664 <_vfiprintf_r+0x1f8>
 800a61c:	9b03      	ldr	r3, [sp, #12]
 800a61e:	3307      	adds	r3, #7
 800a620:	f023 0307 	bic.w	r3, r3, #7
 800a624:	3308      	adds	r3, #8
 800a626:	9303      	str	r3, [sp, #12]
 800a628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a62a:	443b      	add	r3, r7
 800a62c:	9309      	str	r3, [sp, #36]	; 0x24
 800a62e:	e767      	b.n	800a500 <_vfiprintf_r+0x94>
 800a630:	fb0c 3202 	mla	r2, ip, r2, r3
 800a634:	460c      	mov	r4, r1
 800a636:	2001      	movs	r0, #1
 800a638:	e7a5      	b.n	800a586 <_vfiprintf_r+0x11a>
 800a63a:	2300      	movs	r3, #0
 800a63c:	3401      	adds	r4, #1
 800a63e:	9305      	str	r3, [sp, #20]
 800a640:	4619      	mov	r1, r3
 800a642:	f04f 0c0a 	mov.w	ip, #10
 800a646:	4620      	mov	r0, r4
 800a648:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a64c:	3a30      	subs	r2, #48	; 0x30
 800a64e:	2a09      	cmp	r2, #9
 800a650:	d903      	bls.n	800a65a <_vfiprintf_r+0x1ee>
 800a652:	2b00      	cmp	r3, #0
 800a654:	d0c5      	beq.n	800a5e2 <_vfiprintf_r+0x176>
 800a656:	9105      	str	r1, [sp, #20]
 800a658:	e7c3      	b.n	800a5e2 <_vfiprintf_r+0x176>
 800a65a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a65e:	4604      	mov	r4, r0
 800a660:	2301      	movs	r3, #1
 800a662:	e7f0      	b.n	800a646 <_vfiprintf_r+0x1da>
 800a664:	ab03      	add	r3, sp, #12
 800a666:	9300      	str	r3, [sp, #0]
 800a668:	462a      	mov	r2, r5
 800a66a:	4b16      	ldr	r3, [pc, #88]	; (800a6c4 <_vfiprintf_r+0x258>)
 800a66c:	a904      	add	r1, sp, #16
 800a66e:	4630      	mov	r0, r6
 800a670:	f3af 8000 	nop.w
 800a674:	4607      	mov	r7, r0
 800a676:	1c78      	adds	r0, r7, #1
 800a678:	d1d6      	bne.n	800a628 <_vfiprintf_r+0x1bc>
 800a67a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a67c:	07d9      	lsls	r1, r3, #31
 800a67e:	d405      	bmi.n	800a68c <_vfiprintf_r+0x220>
 800a680:	89ab      	ldrh	r3, [r5, #12]
 800a682:	059a      	lsls	r2, r3, #22
 800a684:	d402      	bmi.n	800a68c <_vfiprintf_r+0x220>
 800a686:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a688:	f7ff fd7f 	bl	800a18a <__retarget_lock_release_recursive>
 800a68c:	89ab      	ldrh	r3, [r5, #12]
 800a68e:	065b      	lsls	r3, r3, #25
 800a690:	f53f af12 	bmi.w	800a4b8 <_vfiprintf_r+0x4c>
 800a694:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a696:	e711      	b.n	800a4bc <_vfiprintf_r+0x50>
 800a698:	ab03      	add	r3, sp, #12
 800a69a:	9300      	str	r3, [sp, #0]
 800a69c:	462a      	mov	r2, r5
 800a69e:	4b09      	ldr	r3, [pc, #36]	; (800a6c4 <_vfiprintf_r+0x258>)
 800a6a0:	a904      	add	r1, sp, #16
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	f000 f880 	bl	800a7a8 <_printf_i>
 800a6a8:	e7e4      	b.n	800a674 <_vfiprintf_r+0x208>
 800a6aa:	bf00      	nop
 800a6ac:	0800ad28 	.word	0x0800ad28
 800a6b0:	0800ad48 	.word	0x0800ad48
 800a6b4:	0800ad08 	.word	0x0800ad08
 800a6b8:	0800ad68 	.word	0x0800ad68
 800a6bc:	0800ad72 	.word	0x0800ad72
 800a6c0:	00000000 	.word	0x00000000
 800a6c4:	0800a447 	.word	0x0800a447
 800a6c8:	0800ad6e 	.word	0x0800ad6e

0800a6cc <_printf_common>:
 800a6cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6d0:	4616      	mov	r6, r2
 800a6d2:	4699      	mov	r9, r3
 800a6d4:	688a      	ldr	r2, [r1, #8]
 800a6d6:	690b      	ldr	r3, [r1, #16]
 800a6d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	bfb8      	it	lt
 800a6e0:	4613      	movlt	r3, r2
 800a6e2:	6033      	str	r3, [r6, #0]
 800a6e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a6e8:	4607      	mov	r7, r0
 800a6ea:	460c      	mov	r4, r1
 800a6ec:	b10a      	cbz	r2, 800a6f2 <_printf_common+0x26>
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	6033      	str	r3, [r6, #0]
 800a6f2:	6823      	ldr	r3, [r4, #0]
 800a6f4:	0699      	lsls	r1, r3, #26
 800a6f6:	bf42      	ittt	mi
 800a6f8:	6833      	ldrmi	r3, [r6, #0]
 800a6fa:	3302      	addmi	r3, #2
 800a6fc:	6033      	strmi	r3, [r6, #0]
 800a6fe:	6825      	ldr	r5, [r4, #0]
 800a700:	f015 0506 	ands.w	r5, r5, #6
 800a704:	d106      	bne.n	800a714 <_printf_common+0x48>
 800a706:	f104 0a19 	add.w	sl, r4, #25
 800a70a:	68e3      	ldr	r3, [r4, #12]
 800a70c:	6832      	ldr	r2, [r6, #0]
 800a70e:	1a9b      	subs	r3, r3, r2
 800a710:	42ab      	cmp	r3, r5
 800a712:	dc26      	bgt.n	800a762 <_printf_common+0x96>
 800a714:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a718:	1e13      	subs	r3, r2, #0
 800a71a:	6822      	ldr	r2, [r4, #0]
 800a71c:	bf18      	it	ne
 800a71e:	2301      	movne	r3, #1
 800a720:	0692      	lsls	r2, r2, #26
 800a722:	d42b      	bmi.n	800a77c <_printf_common+0xb0>
 800a724:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a728:	4649      	mov	r1, r9
 800a72a:	4638      	mov	r0, r7
 800a72c:	47c0      	blx	r8
 800a72e:	3001      	adds	r0, #1
 800a730:	d01e      	beq.n	800a770 <_printf_common+0xa4>
 800a732:	6823      	ldr	r3, [r4, #0]
 800a734:	68e5      	ldr	r5, [r4, #12]
 800a736:	6832      	ldr	r2, [r6, #0]
 800a738:	f003 0306 	and.w	r3, r3, #6
 800a73c:	2b04      	cmp	r3, #4
 800a73e:	bf08      	it	eq
 800a740:	1aad      	subeq	r5, r5, r2
 800a742:	68a3      	ldr	r3, [r4, #8]
 800a744:	6922      	ldr	r2, [r4, #16]
 800a746:	bf0c      	ite	eq
 800a748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a74c:	2500      	movne	r5, #0
 800a74e:	4293      	cmp	r3, r2
 800a750:	bfc4      	itt	gt
 800a752:	1a9b      	subgt	r3, r3, r2
 800a754:	18ed      	addgt	r5, r5, r3
 800a756:	2600      	movs	r6, #0
 800a758:	341a      	adds	r4, #26
 800a75a:	42b5      	cmp	r5, r6
 800a75c:	d11a      	bne.n	800a794 <_printf_common+0xc8>
 800a75e:	2000      	movs	r0, #0
 800a760:	e008      	b.n	800a774 <_printf_common+0xa8>
 800a762:	2301      	movs	r3, #1
 800a764:	4652      	mov	r2, sl
 800a766:	4649      	mov	r1, r9
 800a768:	4638      	mov	r0, r7
 800a76a:	47c0      	blx	r8
 800a76c:	3001      	adds	r0, #1
 800a76e:	d103      	bne.n	800a778 <_printf_common+0xac>
 800a770:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a778:	3501      	adds	r5, #1
 800a77a:	e7c6      	b.n	800a70a <_printf_common+0x3e>
 800a77c:	18e1      	adds	r1, r4, r3
 800a77e:	1c5a      	adds	r2, r3, #1
 800a780:	2030      	movs	r0, #48	; 0x30
 800a782:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a786:	4422      	add	r2, r4
 800a788:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a78c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a790:	3302      	adds	r3, #2
 800a792:	e7c7      	b.n	800a724 <_printf_common+0x58>
 800a794:	2301      	movs	r3, #1
 800a796:	4622      	mov	r2, r4
 800a798:	4649      	mov	r1, r9
 800a79a:	4638      	mov	r0, r7
 800a79c:	47c0      	blx	r8
 800a79e:	3001      	adds	r0, #1
 800a7a0:	d0e6      	beq.n	800a770 <_printf_common+0xa4>
 800a7a2:	3601      	adds	r6, #1
 800a7a4:	e7d9      	b.n	800a75a <_printf_common+0x8e>
	...

0800a7a8 <_printf_i>:
 800a7a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7ac:	7e0f      	ldrb	r7, [r1, #24]
 800a7ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7b0:	2f78      	cmp	r7, #120	; 0x78
 800a7b2:	4691      	mov	r9, r2
 800a7b4:	4680      	mov	r8, r0
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	469a      	mov	sl, r3
 800a7ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a7be:	d807      	bhi.n	800a7d0 <_printf_i+0x28>
 800a7c0:	2f62      	cmp	r7, #98	; 0x62
 800a7c2:	d80a      	bhi.n	800a7da <_printf_i+0x32>
 800a7c4:	2f00      	cmp	r7, #0
 800a7c6:	f000 80d8 	beq.w	800a97a <_printf_i+0x1d2>
 800a7ca:	2f58      	cmp	r7, #88	; 0x58
 800a7cc:	f000 80a3 	beq.w	800a916 <_printf_i+0x16e>
 800a7d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a7d8:	e03a      	b.n	800a850 <_printf_i+0xa8>
 800a7da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a7de:	2b15      	cmp	r3, #21
 800a7e0:	d8f6      	bhi.n	800a7d0 <_printf_i+0x28>
 800a7e2:	a101      	add	r1, pc, #4	; (adr r1, 800a7e8 <_printf_i+0x40>)
 800a7e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7e8:	0800a841 	.word	0x0800a841
 800a7ec:	0800a855 	.word	0x0800a855
 800a7f0:	0800a7d1 	.word	0x0800a7d1
 800a7f4:	0800a7d1 	.word	0x0800a7d1
 800a7f8:	0800a7d1 	.word	0x0800a7d1
 800a7fc:	0800a7d1 	.word	0x0800a7d1
 800a800:	0800a855 	.word	0x0800a855
 800a804:	0800a7d1 	.word	0x0800a7d1
 800a808:	0800a7d1 	.word	0x0800a7d1
 800a80c:	0800a7d1 	.word	0x0800a7d1
 800a810:	0800a7d1 	.word	0x0800a7d1
 800a814:	0800a961 	.word	0x0800a961
 800a818:	0800a885 	.word	0x0800a885
 800a81c:	0800a943 	.word	0x0800a943
 800a820:	0800a7d1 	.word	0x0800a7d1
 800a824:	0800a7d1 	.word	0x0800a7d1
 800a828:	0800a983 	.word	0x0800a983
 800a82c:	0800a7d1 	.word	0x0800a7d1
 800a830:	0800a885 	.word	0x0800a885
 800a834:	0800a7d1 	.word	0x0800a7d1
 800a838:	0800a7d1 	.word	0x0800a7d1
 800a83c:	0800a94b 	.word	0x0800a94b
 800a840:	682b      	ldr	r3, [r5, #0]
 800a842:	1d1a      	adds	r2, r3, #4
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	602a      	str	r2, [r5, #0]
 800a848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a84c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a850:	2301      	movs	r3, #1
 800a852:	e0a3      	b.n	800a99c <_printf_i+0x1f4>
 800a854:	6820      	ldr	r0, [r4, #0]
 800a856:	6829      	ldr	r1, [r5, #0]
 800a858:	0606      	lsls	r6, r0, #24
 800a85a:	f101 0304 	add.w	r3, r1, #4
 800a85e:	d50a      	bpl.n	800a876 <_printf_i+0xce>
 800a860:	680e      	ldr	r6, [r1, #0]
 800a862:	602b      	str	r3, [r5, #0]
 800a864:	2e00      	cmp	r6, #0
 800a866:	da03      	bge.n	800a870 <_printf_i+0xc8>
 800a868:	232d      	movs	r3, #45	; 0x2d
 800a86a:	4276      	negs	r6, r6
 800a86c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a870:	485e      	ldr	r0, [pc, #376]	; (800a9ec <_printf_i+0x244>)
 800a872:	230a      	movs	r3, #10
 800a874:	e019      	b.n	800a8aa <_printf_i+0x102>
 800a876:	680e      	ldr	r6, [r1, #0]
 800a878:	602b      	str	r3, [r5, #0]
 800a87a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a87e:	bf18      	it	ne
 800a880:	b236      	sxthne	r6, r6
 800a882:	e7ef      	b.n	800a864 <_printf_i+0xbc>
 800a884:	682b      	ldr	r3, [r5, #0]
 800a886:	6820      	ldr	r0, [r4, #0]
 800a888:	1d19      	adds	r1, r3, #4
 800a88a:	6029      	str	r1, [r5, #0]
 800a88c:	0601      	lsls	r1, r0, #24
 800a88e:	d501      	bpl.n	800a894 <_printf_i+0xec>
 800a890:	681e      	ldr	r6, [r3, #0]
 800a892:	e002      	b.n	800a89a <_printf_i+0xf2>
 800a894:	0646      	lsls	r6, r0, #25
 800a896:	d5fb      	bpl.n	800a890 <_printf_i+0xe8>
 800a898:	881e      	ldrh	r6, [r3, #0]
 800a89a:	4854      	ldr	r0, [pc, #336]	; (800a9ec <_printf_i+0x244>)
 800a89c:	2f6f      	cmp	r7, #111	; 0x6f
 800a89e:	bf0c      	ite	eq
 800a8a0:	2308      	moveq	r3, #8
 800a8a2:	230a      	movne	r3, #10
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8aa:	6865      	ldr	r5, [r4, #4]
 800a8ac:	60a5      	str	r5, [r4, #8]
 800a8ae:	2d00      	cmp	r5, #0
 800a8b0:	bfa2      	ittt	ge
 800a8b2:	6821      	ldrge	r1, [r4, #0]
 800a8b4:	f021 0104 	bicge.w	r1, r1, #4
 800a8b8:	6021      	strge	r1, [r4, #0]
 800a8ba:	b90e      	cbnz	r6, 800a8c0 <_printf_i+0x118>
 800a8bc:	2d00      	cmp	r5, #0
 800a8be:	d04d      	beq.n	800a95c <_printf_i+0x1b4>
 800a8c0:	4615      	mov	r5, r2
 800a8c2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a8c6:	fb03 6711 	mls	r7, r3, r1, r6
 800a8ca:	5dc7      	ldrb	r7, [r0, r7]
 800a8cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a8d0:	4637      	mov	r7, r6
 800a8d2:	42bb      	cmp	r3, r7
 800a8d4:	460e      	mov	r6, r1
 800a8d6:	d9f4      	bls.n	800a8c2 <_printf_i+0x11a>
 800a8d8:	2b08      	cmp	r3, #8
 800a8da:	d10b      	bne.n	800a8f4 <_printf_i+0x14c>
 800a8dc:	6823      	ldr	r3, [r4, #0]
 800a8de:	07de      	lsls	r6, r3, #31
 800a8e0:	d508      	bpl.n	800a8f4 <_printf_i+0x14c>
 800a8e2:	6923      	ldr	r3, [r4, #16]
 800a8e4:	6861      	ldr	r1, [r4, #4]
 800a8e6:	4299      	cmp	r1, r3
 800a8e8:	bfde      	ittt	le
 800a8ea:	2330      	movle	r3, #48	; 0x30
 800a8ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a8f0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a8f4:	1b52      	subs	r2, r2, r5
 800a8f6:	6122      	str	r2, [r4, #16]
 800a8f8:	f8cd a000 	str.w	sl, [sp]
 800a8fc:	464b      	mov	r3, r9
 800a8fe:	aa03      	add	r2, sp, #12
 800a900:	4621      	mov	r1, r4
 800a902:	4640      	mov	r0, r8
 800a904:	f7ff fee2 	bl	800a6cc <_printf_common>
 800a908:	3001      	adds	r0, #1
 800a90a:	d14c      	bne.n	800a9a6 <_printf_i+0x1fe>
 800a90c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a910:	b004      	add	sp, #16
 800a912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a916:	4835      	ldr	r0, [pc, #212]	; (800a9ec <_printf_i+0x244>)
 800a918:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a91c:	6829      	ldr	r1, [r5, #0]
 800a91e:	6823      	ldr	r3, [r4, #0]
 800a920:	f851 6b04 	ldr.w	r6, [r1], #4
 800a924:	6029      	str	r1, [r5, #0]
 800a926:	061d      	lsls	r5, r3, #24
 800a928:	d514      	bpl.n	800a954 <_printf_i+0x1ac>
 800a92a:	07df      	lsls	r7, r3, #31
 800a92c:	bf44      	itt	mi
 800a92e:	f043 0320 	orrmi.w	r3, r3, #32
 800a932:	6023      	strmi	r3, [r4, #0]
 800a934:	b91e      	cbnz	r6, 800a93e <_printf_i+0x196>
 800a936:	6823      	ldr	r3, [r4, #0]
 800a938:	f023 0320 	bic.w	r3, r3, #32
 800a93c:	6023      	str	r3, [r4, #0]
 800a93e:	2310      	movs	r3, #16
 800a940:	e7b0      	b.n	800a8a4 <_printf_i+0xfc>
 800a942:	6823      	ldr	r3, [r4, #0]
 800a944:	f043 0320 	orr.w	r3, r3, #32
 800a948:	6023      	str	r3, [r4, #0]
 800a94a:	2378      	movs	r3, #120	; 0x78
 800a94c:	4828      	ldr	r0, [pc, #160]	; (800a9f0 <_printf_i+0x248>)
 800a94e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a952:	e7e3      	b.n	800a91c <_printf_i+0x174>
 800a954:	0659      	lsls	r1, r3, #25
 800a956:	bf48      	it	mi
 800a958:	b2b6      	uxthmi	r6, r6
 800a95a:	e7e6      	b.n	800a92a <_printf_i+0x182>
 800a95c:	4615      	mov	r5, r2
 800a95e:	e7bb      	b.n	800a8d8 <_printf_i+0x130>
 800a960:	682b      	ldr	r3, [r5, #0]
 800a962:	6826      	ldr	r6, [r4, #0]
 800a964:	6961      	ldr	r1, [r4, #20]
 800a966:	1d18      	adds	r0, r3, #4
 800a968:	6028      	str	r0, [r5, #0]
 800a96a:	0635      	lsls	r5, r6, #24
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	d501      	bpl.n	800a974 <_printf_i+0x1cc>
 800a970:	6019      	str	r1, [r3, #0]
 800a972:	e002      	b.n	800a97a <_printf_i+0x1d2>
 800a974:	0670      	lsls	r0, r6, #25
 800a976:	d5fb      	bpl.n	800a970 <_printf_i+0x1c8>
 800a978:	8019      	strh	r1, [r3, #0]
 800a97a:	2300      	movs	r3, #0
 800a97c:	6123      	str	r3, [r4, #16]
 800a97e:	4615      	mov	r5, r2
 800a980:	e7ba      	b.n	800a8f8 <_printf_i+0x150>
 800a982:	682b      	ldr	r3, [r5, #0]
 800a984:	1d1a      	adds	r2, r3, #4
 800a986:	602a      	str	r2, [r5, #0]
 800a988:	681d      	ldr	r5, [r3, #0]
 800a98a:	6862      	ldr	r2, [r4, #4]
 800a98c:	2100      	movs	r1, #0
 800a98e:	4628      	mov	r0, r5
 800a990:	f7f5 fca6 	bl	80002e0 <memchr>
 800a994:	b108      	cbz	r0, 800a99a <_printf_i+0x1f2>
 800a996:	1b40      	subs	r0, r0, r5
 800a998:	6060      	str	r0, [r4, #4]
 800a99a:	6863      	ldr	r3, [r4, #4]
 800a99c:	6123      	str	r3, [r4, #16]
 800a99e:	2300      	movs	r3, #0
 800a9a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9a4:	e7a8      	b.n	800a8f8 <_printf_i+0x150>
 800a9a6:	6923      	ldr	r3, [r4, #16]
 800a9a8:	462a      	mov	r2, r5
 800a9aa:	4649      	mov	r1, r9
 800a9ac:	4640      	mov	r0, r8
 800a9ae:	47d0      	blx	sl
 800a9b0:	3001      	adds	r0, #1
 800a9b2:	d0ab      	beq.n	800a90c <_printf_i+0x164>
 800a9b4:	6823      	ldr	r3, [r4, #0]
 800a9b6:	079b      	lsls	r3, r3, #30
 800a9b8:	d413      	bmi.n	800a9e2 <_printf_i+0x23a>
 800a9ba:	68e0      	ldr	r0, [r4, #12]
 800a9bc:	9b03      	ldr	r3, [sp, #12]
 800a9be:	4298      	cmp	r0, r3
 800a9c0:	bfb8      	it	lt
 800a9c2:	4618      	movlt	r0, r3
 800a9c4:	e7a4      	b.n	800a910 <_printf_i+0x168>
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	4632      	mov	r2, r6
 800a9ca:	4649      	mov	r1, r9
 800a9cc:	4640      	mov	r0, r8
 800a9ce:	47d0      	blx	sl
 800a9d0:	3001      	adds	r0, #1
 800a9d2:	d09b      	beq.n	800a90c <_printf_i+0x164>
 800a9d4:	3501      	adds	r5, #1
 800a9d6:	68e3      	ldr	r3, [r4, #12]
 800a9d8:	9903      	ldr	r1, [sp, #12]
 800a9da:	1a5b      	subs	r3, r3, r1
 800a9dc:	42ab      	cmp	r3, r5
 800a9de:	dcf2      	bgt.n	800a9c6 <_printf_i+0x21e>
 800a9e0:	e7eb      	b.n	800a9ba <_printf_i+0x212>
 800a9e2:	2500      	movs	r5, #0
 800a9e4:	f104 0619 	add.w	r6, r4, #25
 800a9e8:	e7f5      	b.n	800a9d6 <_printf_i+0x22e>
 800a9ea:	bf00      	nop
 800a9ec:	0800ad79 	.word	0x0800ad79
 800a9f0:	0800ad8a 	.word	0x0800ad8a

0800a9f4 <_sbrk_r>:
 800a9f4:	b538      	push	{r3, r4, r5, lr}
 800a9f6:	4d06      	ldr	r5, [pc, #24]	; (800aa10 <_sbrk_r+0x1c>)
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	4604      	mov	r4, r0
 800a9fc:	4608      	mov	r0, r1
 800a9fe:	602b      	str	r3, [r5, #0]
 800aa00:	f7f6 fcd2 	bl	80013a8 <_sbrk>
 800aa04:	1c43      	adds	r3, r0, #1
 800aa06:	d102      	bne.n	800aa0e <_sbrk_r+0x1a>
 800aa08:	682b      	ldr	r3, [r5, #0]
 800aa0a:	b103      	cbz	r3, 800aa0e <_sbrk_r+0x1a>
 800aa0c:	6023      	str	r3, [r4, #0]
 800aa0e:	bd38      	pop	{r3, r4, r5, pc}
 800aa10:	24002c64 	.word	0x24002c64

0800aa14 <__sread>:
 800aa14:	b510      	push	{r4, lr}
 800aa16:	460c      	mov	r4, r1
 800aa18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa1c:	f000 f8a0 	bl	800ab60 <_read_r>
 800aa20:	2800      	cmp	r0, #0
 800aa22:	bfab      	itete	ge
 800aa24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa26:	89a3      	ldrhlt	r3, [r4, #12]
 800aa28:	181b      	addge	r3, r3, r0
 800aa2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa2e:	bfac      	ite	ge
 800aa30:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa32:	81a3      	strhlt	r3, [r4, #12]
 800aa34:	bd10      	pop	{r4, pc}

0800aa36 <__swrite>:
 800aa36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa3a:	461f      	mov	r7, r3
 800aa3c:	898b      	ldrh	r3, [r1, #12]
 800aa3e:	05db      	lsls	r3, r3, #23
 800aa40:	4605      	mov	r5, r0
 800aa42:	460c      	mov	r4, r1
 800aa44:	4616      	mov	r6, r2
 800aa46:	d505      	bpl.n	800aa54 <__swrite+0x1e>
 800aa48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa4c:	2302      	movs	r3, #2
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f000 f868 	bl	800ab24 <_lseek_r>
 800aa54:	89a3      	ldrh	r3, [r4, #12]
 800aa56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa5e:	81a3      	strh	r3, [r4, #12]
 800aa60:	4632      	mov	r2, r6
 800aa62:	463b      	mov	r3, r7
 800aa64:	4628      	mov	r0, r5
 800aa66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa6a:	f000 b817 	b.w	800aa9c <_write_r>

0800aa6e <__sseek>:
 800aa6e:	b510      	push	{r4, lr}
 800aa70:	460c      	mov	r4, r1
 800aa72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa76:	f000 f855 	bl	800ab24 <_lseek_r>
 800aa7a:	1c43      	adds	r3, r0, #1
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	bf15      	itete	ne
 800aa80:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa8a:	81a3      	strheq	r3, [r4, #12]
 800aa8c:	bf18      	it	ne
 800aa8e:	81a3      	strhne	r3, [r4, #12]
 800aa90:	bd10      	pop	{r4, pc}

0800aa92 <__sclose>:
 800aa92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa96:	f000 b813 	b.w	800aac0 <_close_r>
	...

0800aa9c <_write_r>:
 800aa9c:	b538      	push	{r3, r4, r5, lr}
 800aa9e:	4d07      	ldr	r5, [pc, #28]	; (800aabc <_write_r+0x20>)
 800aaa0:	4604      	mov	r4, r0
 800aaa2:	4608      	mov	r0, r1
 800aaa4:	4611      	mov	r1, r2
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	602a      	str	r2, [r5, #0]
 800aaaa:	461a      	mov	r2, r3
 800aaac:	f7f6 fc2b 	bl	8001306 <_write>
 800aab0:	1c43      	adds	r3, r0, #1
 800aab2:	d102      	bne.n	800aaba <_write_r+0x1e>
 800aab4:	682b      	ldr	r3, [r5, #0]
 800aab6:	b103      	cbz	r3, 800aaba <_write_r+0x1e>
 800aab8:	6023      	str	r3, [r4, #0]
 800aaba:	bd38      	pop	{r3, r4, r5, pc}
 800aabc:	24002c64 	.word	0x24002c64

0800aac0 <_close_r>:
 800aac0:	b538      	push	{r3, r4, r5, lr}
 800aac2:	4d06      	ldr	r5, [pc, #24]	; (800aadc <_close_r+0x1c>)
 800aac4:	2300      	movs	r3, #0
 800aac6:	4604      	mov	r4, r0
 800aac8:	4608      	mov	r0, r1
 800aaca:	602b      	str	r3, [r5, #0]
 800aacc:	f7f6 fc37 	bl	800133e <_close>
 800aad0:	1c43      	adds	r3, r0, #1
 800aad2:	d102      	bne.n	800aada <_close_r+0x1a>
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	b103      	cbz	r3, 800aada <_close_r+0x1a>
 800aad8:	6023      	str	r3, [r4, #0]
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	24002c64 	.word	0x24002c64

0800aae0 <_fstat_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	4d07      	ldr	r5, [pc, #28]	; (800ab00 <_fstat_r+0x20>)
 800aae4:	2300      	movs	r3, #0
 800aae6:	4604      	mov	r4, r0
 800aae8:	4608      	mov	r0, r1
 800aaea:	4611      	mov	r1, r2
 800aaec:	602b      	str	r3, [r5, #0]
 800aaee:	f7f6 fc32 	bl	8001356 <_fstat>
 800aaf2:	1c43      	adds	r3, r0, #1
 800aaf4:	d102      	bne.n	800aafc <_fstat_r+0x1c>
 800aaf6:	682b      	ldr	r3, [r5, #0]
 800aaf8:	b103      	cbz	r3, 800aafc <_fstat_r+0x1c>
 800aafa:	6023      	str	r3, [r4, #0]
 800aafc:	bd38      	pop	{r3, r4, r5, pc}
 800aafe:	bf00      	nop
 800ab00:	24002c64 	.word	0x24002c64

0800ab04 <_isatty_r>:
 800ab04:	b538      	push	{r3, r4, r5, lr}
 800ab06:	4d06      	ldr	r5, [pc, #24]	; (800ab20 <_isatty_r+0x1c>)
 800ab08:	2300      	movs	r3, #0
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	4608      	mov	r0, r1
 800ab0e:	602b      	str	r3, [r5, #0]
 800ab10:	f7f6 fc31 	bl	8001376 <_isatty>
 800ab14:	1c43      	adds	r3, r0, #1
 800ab16:	d102      	bne.n	800ab1e <_isatty_r+0x1a>
 800ab18:	682b      	ldr	r3, [r5, #0]
 800ab1a:	b103      	cbz	r3, 800ab1e <_isatty_r+0x1a>
 800ab1c:	6023      	str	r3, [r4, #0]
 800ab1e:	bd38      	pop	{r3, r4, r5, pc}
 800ab20:	24002c64 	.word	0x24002c64

0800ab24 <_lseek_r>:
 800ab24:	b538      	push	{r3, r4, r5, lr}
 800ab26:	4d07      	ldr	r5, [pc, #28]	; (800ab44 <_lseek_r+0x20>)
 800ab28:	4604      	mov	r4, r0
 800ab2a:	4608      	mov	r0, r1
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	2200      	movs	r2, #0
 800ab30:	602a      	str	r2, [r5, #0]
 800ab32:	461a      	mov	r2, r3
 800ab34:	f7f6 fc2a 	bl	800138c <_lseek>
 800ab38:	1c43      	adds	r3, r0, #1
 800ab3a:	d102      	bne.n	800ab42 <_lseek_r+0x1e>
 800ab3c:	682b      	ldr	r3, [r5, #0]
 800ab3e:	b103      	cbz	r3, 800ab42 <_lseek_r+0x1e>
 800ab40:	6023      	str	r3, [r4, #0]
 800ab42:	bd38      	pop	{r3, r4, r5, pc}
 800ab44:	24002c64 	.word	0x24002c64

0800ab48 <__malloc_lock>:
 800ab48:	4801      	ldr	r0, [pc, #4]	; (800ab50 <__malloc_lock+0x8>)
 800ab4a:	f7ff bb1d 	b.w	800a188 <__retarget_lock_acquire_recursive>
 800ab4e:	bf00      	nop
 800ab50:	24002c58 	.word	0x24002c58

0800ab54 <__malloc_unlock>:
 800ab54:	4801      	ldr	r0, [pc, #4]	; (800ab5c <__malloc_unlock+0x8>)
 800ab56:	f7ff bb18 	b.w	800a18a <__retarget_lock_release_recursive>
 800ab5a:	bf00      	nop
 800ab5c:	24002c58 	.word	0x24002c58

0800ab60 <_read_r>:
 800ab60:	b538      	push	{r3, r4, r5, lr}
 800ab62:	4d07      	ldr	r5, [pc, #28]	; (800ab80 <_read_r+0x20>)
 800ab64:	4604      	mov	r4, r0
 800ab66:	4608      	mov	r0, r1
 800ab68:	4611      	mov	r1, r2
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	602a      	str	r2, [r5, #0]
 800ab6e:	461a      	mov	r2, r3
 800ab70:	f7f6 fbac 	bl	80012cc <_read>
 800ab74:	1c43      	adds	r3, r0, #1
 800ab76:	d102      	bne.n	800ab7e <_read_r+0x1e>
 800ab78:	682b      	ldr	r3, [r5, #0]
 800ab7a:	b103      	cbz	r3, 800ab7e <_read_r+0x1e>
 800ab7c:	6023      	str	r3, [r4, #0]
 800ab7e:	bd38      	pop	{r3, r4, r5, pc}
 800ab80:	24002c64 	.word	0x24002c64

0800ab84 <_init>:
 800ab84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab86:	bf00      	nop
 800ab88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab8a:	bc08      	pop	{r3}
 800ab8c:	469e      	mov	lr, r3
 800ab8e:	4770      	bx	lr

0800ab90 <_fini>:
 800ab90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab92:	bf00      	nop
 800ab94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab96:	bc08      	pop	{r3}
 800ab98:	469e      	mov	lr, r3
 800ab9a:	4770      	bx	lr
