begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2011 Ben Gray<ben.r.gray@gmail.com>.  * Copyright (c) 2014 Luiz Otavio O Souza<loos@freebsd.org>.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/**  * Driver for the I2C module on the TI SoC.  *  * This driver is heavily based on the TWI driver for the AT91 (at91_twi.c).  *  * CAUTION: The I2Ci registers are limited to 16 bit and 8 bit data accesses,  * 32 bit data access is not allowed and can corrupt register content.  *  * This driver currently doesn't use DMA for the transfer, although I hope to  * incorporate that sometime in the future.  The idea being that for transaction  * larger than a certain size the DMA engine is used, for anything less the  * normal interrupt/fifo driven option is used.  *  *  * WARNING: This driver uses mtx_sleep and interrupts to perform transactions,  * which means you can't do a transaction during startup before the interrupts  * have been enabled.  Hint - the freebsd function config_intrhook_establish().  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mbuf.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_cpuid.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_prcm.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_i2c.h>
end_include

begin_include
include|#
directive|include
file|<dev/iicbus/iiconf.h>
end_include

begin_include
include|#
directive|include
file|<dev/iicbus/iicbus.h>
end_include

begin_include
include|#
directive|include
file|"iicbus_if.h"
end_include

begin_comment
comment|/**  *	I2C device driver context, a pointer to this is stored in the device  *	driver structure.  */
end_comment

begin_struct
struct|struct
name|ti_i2c_softc
block|{
name|device_t
name|sc_dev
decl_stmt|;
name|uint32_t
name|device_id
decl_stmt|;
name|struct
name|resource
modifier|*
name|sc_irq_res
decl_stmt|;
name|struct
name|resource
modifier|*
name|sc_mem_res
decl_stmt|;
name|device_t
name|sc_iicbus
decl_stmt|;
name|void
modifier|*
name|sc_irq_h
decl_stmt|;
name|struct
name|mtx
name|sc_mtx
decl_stmt|;
name|struct
name|iic_msg
modifier|*
name|sc_buffer
decl_stmt|;
name|int
name|sc_bus_inuse
decl_stmt|;
name|int
name|sc_buffer_pos
decl_stmt|;
name|int
name|sc_error
decl_stmt|;
name|int
name|sc_fifo_trsh
decl_stmt|;
name|uint16_t
name|sc_con_reg
decl_stmt|;
name|uint16_t
name|sc_rev
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|ti_i2c_clock_config
block|{
name|u_int
name|frequency
decl_stmt|;
comment|/* Bus frequency in Hz */
name|uint8_t
name|psc
decl_stmt|;
comment|/* Fast/Standard mode prescale divider */
name|uint8_t
name|scll
decl_stmt|;
comment|/* Fast/Standard mode SCL low time */
name|uint8_t
name|sclh
decl_stmt|;
comment|/* Fast/Standard mode SCL high time */
name|uint8_t
name|hsscll
decl_stmt|;
comment|/* High Speed mode SCL low time */
name|uint8_t
name|hssclh
decl_stmt|;
comment|/* High Speed mode SCL high time */
block|}
struct|;
end_struct

begin_if
if|#
directive|if
name|defined
argument_list|(
name|SOC_OMAP4
argument_list|)
end_if

begin_comment
comment|/*  * OMAP4 i2c bus clock is 96MHz / ((psc + 1) * (scll + 7 + sclh + 5)).  * The prescaler values for 100KHz and 400KHz modes come from the table in the  * OMAP4 TRM.  The table doesn't list 1MHz; these values should give that speed.  */
end_comment

begin_decl_stmt
specifier|static
name|struct
name|ti_i2c_clock_config
name|ti_omap4_i2c_clock_configs
index|[]
init|=
block|{
block|{
literal|100000
block|,
literal|23
block|,
literal|13
block|,
literal|15
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|400000
block|,
literal|9
block|,
literal|5
block|,
literal|7
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1000000
block|,
literal|3
block|,
literal|5
block|,
literal|7
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|/*	{ 3200000,  1, 113, 115,  7, 10}, - HS mode */
block|{
literal|0
comment|/* Table terminator */
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|SOC_TI_AM335X
argument_list|)
end_if

begin_comment
comment|/*  * AM335x i2c bus clock is 48MHZ / ((psc + 1) * (scll + 7 + sclh + 5))  * In all cases we prescale the clock to 24MHz as recommended in the manual.  */
end_comment

begin_decl_stmt
specifier|static
name|struct
name|ti_i2c_clock_config
name|ti_am335x_i2c_clock_configs
index|[]
init|=
block|{
block|{
literal|100000
block|,
literal|1
block|,
literal|111
block|,
literal|117
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|400000
block|,
literal|1
block|,
literal|23
block|,
literal|25
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|1000000
block|,
literal|1
block|,
literal|5
block|,
literal|7
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|0
comment|/* Table terminator */
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/**  *	Locking macros used throughout the driver  */
end_comment

begin_define
define|#
directive|define
name|TI_I2C_LOCK
parameter_list|(
name|_sc
parameter_list|)
value|mtx_lock(&(_sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|TI_I2C_UNLOCK
parameter_list|(
name|_sc
parameter_list|)
value|mtx_unlock(&(_sc)->sc_mtx)
end_define

begin_define
define|#
directive|define
name|TI_I2C_LOCK_INIT
parameter_list|(
name|_sc
parameter_list|)
define|\
value|mtx_init(&_sc->sc_mtx, device_get_nameunit(_sc->sc_dev),	\ 	    "ti_i2c", MTX_DEF)
end_define

begin_define
define|#
directive|define
name|TI_I2C_LOCK_DESTROY
parameter_list|(
name|_sc
parameter_list|)
value|mtx_destroy(&_sc->sc_mtx)
end_define

begin_define
define|#
directive|define
name|TI_I2C_ASSERT_LOCKED
parameter_list|(
name|_sc
parameter_list|)
value|mtx_assert(&_sc->sc_mtx, MA_OWNED)
end_define

begin_define
define|#
directive|define
name|TI_I2C_ASSERT_UNLOCKED
parameter_list|(
name|_sc
parameter_list|)
value|mtx_assert(&_sc->sc_mtx, MA_NOTOWNED)
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|DEBUG
end_ifdef

begin_define
define|#
directive|define
name|ti_i2c_dbg
parameter_list|(
name|_sc
parameter_list|,
name|fmt
parameter_list|,
name|args
modifier|...
parameter_list|)
define|\
value|device_printf((_sc)->sc_dev, fmt, ##args)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|ti_i2c_dbg
parameter_list|(
name|_sc
parameter_list|,
name|fmt
parameter_list|,
name|args
modifier|...
parameter_list|)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/**  *	ti_i2c_read_2 - reads a 16-bit value from one of the I2C registers  *	@sc: I2C device context  *	@off: the byte offset within the register bank to read from.  *  *  *	LOCKING:  *	No locking required  *  *	RETURNS:  *	16-bit value read from the register.  */
end_comment

begin_function
specifier|static
specifier|inline
name|uint16_t
name|ti_i2c_read_2
parameter_list|(
name|struct
name|ti_i2c_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|)
block|{
return|return
operator|(
name|bus_read_2
argument_list|(
name|sc
operator|->
name|sc_mem_res
argument_list|,
name|off
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_i2c_write_2 - writes a 16-bit value to one of the I2C registers  *	@sc: I2C device context  *	@off: the byte offset within the register bank to read from.  *	@val: the value to write into the register  *  *	LOCKING:  *	No locking required  *  *	RETURNS:  *	16-bit value read from the register.  */
end_comment

begin_function
specifier|static
specifier|inline
name|void
name|ti_i2c_write_2
parameter_list|(
name|struct
name|ti_i2c_softc
modifier|*
name|sc
parameter_list|,
name|bus_size_t
name|off
parameter_list|,
name|uint16_t
name|val
parameter_list|)
block|{
name|bus_write_2
argument_list|(
name|sc
operator|->
name|sc_mem_res
argument_list|,
name|off
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_transfer_intr
parameter_list|(
name|struct
name|ti_i2c_softc
modifier|*
name|sc
parameter_list|,
name|uint16_t
name|status
parameter_list|)
block|{
name|int
name|amount
decl_stmt|,
name|done
decl_stmt|,
name|i
decl_stmt|;
name|done
operator|=
literal|0
expr_stmt|;
name|amount
operator|=
literal|0
expr_stmt|;
comment|/* Check for the error conditions. */
if|if
condition|(
name|status
operator|&
name|I2C_STAT_NACK
condition|)
block|{
comment|/* No ACK from slave. */
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"NACK\n"
argument_list|)
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
name|I2C_STAT_NACK
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_error
operator|=
name|ENXIO
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|status
operator|&
name|I2C_STAT_AL
condition|)
block|{
comment|/* Arbitration lost. */
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"Arbitration lost\n"
argument_list|)
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
name|I2C_STAT_AL
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_error
operator|=
name|ENXIO
expr_stmt|;
block|}
comment|/* Check if we have finished. */
if|if
condition|(
name|status
operator|&
name|I2C_STAT_ARDY
condition|)
block|{
comment|/* Register access ready - transaction complete basically. */
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"ARDY transaction complete\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_error
operator|!=
literal|0
operator|&&
name|sc
operator|->
name|sc_buffer
operator|->
name|flags
operator|&
name|IIC_M_NOSTOP
condition|)
block|{
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
name|sc
operator|->
name|sc_con_reg
operator||
name|I2C_CON_STP
argument_list|)
expr_stmt|;
block|}
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
name|I2C_STAT_ARDY
operator||
name|I2C_STAT_RDR
operator||
name|I2C_STAT_RRDY
operator||
name|I2C_STAT_XDR
operator||
name|I2C_STAT_XRDY
argument_list|)
expr_stmt|;
return|return
operator|(
literal|1
operator|)
return|;
block|}
if|if
condition|(
name|sc
operator|->
name|sc_buffer
operator|->
name|flags
operator|&
name|IIC_M_RD
condition|)
block|{
comment|/* Read some data. */
if|if
condition|(
name|status
operator|&
name|I2C_STAT_RDR
condition|)
block|{
comment|/* 			 * Receive draining interrupt - last data received. 			 * The set FIFO threshold wont be reached to trigger 			 * RRDY. 			 */
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"Receive draining interrupt\n"
argument_list|)
expr_stmt|;
comment|/* 			 * Drain the FIFO.  Read the pending data in the FIFO. 			 */
name|amount
operator|=
name|sc
operator|->
name|sc_buffer
operator|->
name|len
operator|-
name|sc
operator|->
name|sc_buffer_pos
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|status
operator|&
name|I2C_STAT_RRDY
condition|)
block|{
comment|/* 			 * Receive data ready interrupt - FIFO has reached the 			 * set threshold. 			 */
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"Receive data ready interrupt\n"
argument_list|)
expr_stmt|;
name|amount
operator|=
name|min
argument_list|(
name|sc
operator|->
name|sc_fifo_trsh
argument_list|,
name|sc
operator|->
name|sc_buffer
operator|->
name|len
operator|-
name|sc
operator|->
name|sc_buffer_pos
argument_list|)
expr_stmt|;
block|}
comment|/* Read the bytes from the fifo. */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|amount
condition|;
name|i
operator|++
control|)
name|sc
operator|->
name|sc_buffer
operator|->
name|buf
index|[
name|sc
operator|->
name|sc_buffer_pos
operator|++
index|]
operator|=
call|(
name|uint8_t
call|)
argument_list|(
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_DATA
argument_list|)
operator|&
literal|0xff
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|I2C_STAT_RDR
condition|)
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
name|I2C_STAT_RDR
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|I2C_STAT_RRDY
condition|)
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
name|I2C_STAT_RRDY
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* Write some data. */
if|if
condition|(
name|status
operator|&
name|I2C_STAT_XDR
condition|)
block|{
comment|/* 			 * Transmit draining interrupt - FIFO level is below 			 * the set threshold and the amount of data still to 			 * be transferred wont reach the set FIFO threshold. 			 */
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"Transmit draining interrupt\n"
argument_list|)
expr_stmt|;
comment|/* 			 * Drain the TX data.  Write the pending data in the 			 * FIFO. 			 */
name|amount
operator|=
name|sc
operator|->
name|sc_buffer
operator|->
name|len
operator|-
name|sc
operator|->
name|sc_buffer_pos
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|status
operator|&
name|I2C_STAT_XRDY
condition|)
block|{
comment|/* 			 * Transmit data ready interrupt - the FIFO level 			 * is below the set threshold. 			 */
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"Transmit data ready interrupt\n"
argument_list|)
expr_stmt|;
name|amount
operator|=
name|min
argument_list|(
name|sc
operator|->
name|sc_fifo_trsh
argument_list|,
name|sc
operator|->
name|sc_buffer
operator|->
name|len
operator|-
name|sc
operator|->
name|sc_buffer_pos
argument_list|)
expr_stmt|;
block|}
comment|/* Write the bytes from the fifo. */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|amount
condition|;
name|i
operator|++
control|)
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_DATA
argument_list|,
name|sc
operator|->
name|sc_buffer
operator|->
name|buf
index|[
name|sc
operator|->
name|sc_buffer_pos
operator|++
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|I2C_STAT_XDR
condition|)
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
name|I2C_STAT_XDR
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|I2C_STAT_XRDY
condition|)
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
name|I2C_STAT_XRDY
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|done
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_i2c_intr - interrupt handler for the I2C module  *	@dev: i2c device handle  *  *  *  *	LOCKING:  *	Called from timer context  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
specifier|static
name|void
name|ti_i2c_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|int
name|done
decl_stmt|;
name|struct
name|ti_i2c_softc
modifier|*
name|sc
decl_stmt|;
name|uint16_t
name|events
decl_stmt|,
name|status
decl_stmt|;
name|sc
operator|=
operator|(
expr|struct
name|ti_i2c_softc
operator|*
operator|)
name|arg
expr_stmt|;
name|TI_I2C_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|status
operator|=
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|==
literal|0
condition|)
block|{
name|TI_I2C_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* Save enabled interrupts. */
name|events
operator|=
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_IRQENABLE_SET
argument_list|)
expr_stmt|;
comment|/* We only care about enabled interrupts. */
name|status
operator|&=
name|events
expr_stmt|;
name|done
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_buffer
operator|!=
name|NULL
condition|)
name|done
operator|=
name|ti_i2c_transfer_intr
argument_list|(
name|sc
argument_list|,
name|status
argument_list|)
expr_stmt|;
else|else
block|{
name|ti_i2c_dbg
argument_list|(
name|sc
argument_list|,
literal|"Transfer interrupt without buffer\n"
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_error
operator|=
name|EINVAL
expr_stmt|;
name|done
operator|=
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|done
condition|)
comment|/* Wakeup the process that started the transaction. */
name|wakeup
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|TI_I2C_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/**  *	ti_i2c_transfer - called to perform the transfer  *	@dev: i2c device handle  *	@msgs: the messages to send/receive  *	@nmsgs: the number of messages in the msgs array  *  *  *	LOCKING:  *	Internally locked  *  *	RETURNS:  *	0 on function succeeded  *	EINVAL if invalid message is passed as an arg  */
end_comment

begin_function
specifier|static
name|int
name|ti_i2c_transfer
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|iic_msg
modifier|*
name|msgs
parameter_list|,
name|uint32_t
name|nmsgs
parameter_list|)
block|{
name|int
name|err
decl_stmt|,
name|i
decl_stmt|,
name|repstart
decl_stmt|,
name|timeout
decl_stmt|;
name|struct
name|ti_i2c_softc
modifier|*
name|sc
decl_stmt|;
name|uint16_t
name|reg
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|TI_I2C_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* If the controller is busy wait until it is available. */
while|while
condition|(
name|sc
operator|->
name|sc_bus_inuse
operator|==
literal|1
condition|)
name|mtx_sleep
argument_list|(
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|,
literal|0
argument_list|,
literal|"i2cbuswait"
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Now we have control over the I2C controller. */
name|sc
operator|->
name|sc_bus_inuse
operator|=
literal|1
expr_stmt|;
name|err
operator|=
literal|0
expr_stmt|;
name|repstart
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|nmsgs
condition|;
name|i
operator|++
control|)
block|{
name|sc
operator|->
name|sc_buffer
operator|=
operator|&
name|msgs
index|[
name|i
index|]
expr_stmt|;
name|sc
operator|->
name|sc_buffer_pos
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_error
operator|=
literal|0
expr_stmt|;
comment|/* Zero byte transfers aren't allowed. */
if|if
condition|(
name|sc
operator|->
name|sc_buffer
operator|==
name|NULL
operator|||
name|sc
operator|->
name|sc_buffer
operator|->
name|buf
operator|==
name|NULL
operator|||
name|sc
operator|->
name|sc_buffer
operator|->
name|len
operator|==
literal|0
condition|)
block|{
name|err
operator|=
name|EINVAL
expr_stmt|;
break|break;
block|}
comment|/* Check if the i2c bus is free. */
if|if
condition|(
name|repstart
operator|==
literal|0
condition|)
block|{
comment|/* 			 * On repeated start we send the START condition while 			 * the bus _is_ busy. 			 */
name|timeout
operator|=
literal|0
expr_stmt|;
while|while
condition|(
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS_RAW
argument_list|)
operator|&
name|I2C_STAT_BB
condition|)
block|{
if|if
condition|(
name|timeout
operator|++
operator|>
literal|100
condition|)
block|{
name|err
operator|=
name|EBUSY
expr_stmt|;
goto|goto
name|out
goto|;
block|}
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
block|}
name|timeout
operator|=
literal|0
expr_stmt|;
block|}
else|else
name|repstart
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_buffer
operator|->
name|flags
operator|&
name|IIC_M_NOSTOP
condition|)
name|repstart
operator|=
literal|1
expr_stmt|;
comment|/* Set the slave address. */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_SA
argument_list|,
name|msgs
index|[
name|i
index|]
operator|.
name|slave
operator|>>
literal|1
argument_list|)
expr_stmt|;
comment|/* Write the data length. */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CNT
argument_list|,
name|sc
operator|->
name|sc_buffer
operator|->
name|len
argument_list|)
expr_stmt|;
comment|/* Clear the RX and the TX FIFO. */
name|reg
operator|=
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_BUF
argument_list|)
expr_stmt|;
name|reg
operator||=
name|I2C_BUF_RXFIFO_CLR
operator||
name|I2C_BUF_TXFIFO_CLR
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_BUF
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|=
name|sc
operator|->
name|sc_con_reg
operator||
name|I2C_CON_STT
expr_stmt|;
if|if
condition|(
name|repstart
operator|==
literal|0
condition|)
name|reg
operator||=
name|I2C_CON_STP
expr_stmt|;
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_buffer
operator|->
name|flags
operator|&
name|IIC_M_RD
operator|)
operator|==
literal|0
condition|)
name|reg
operator||=
name|I2C_CON_TRX
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Wait for an event. */
name|err
operator|=
name|mtx_sleep
argument_list|(
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|,
literal|0
argument_list|,
literal|"i2ciowait"
argument_list|,
name|hz
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|==
literal|0
condition|)
name|err
operator|=
name|sc
operator|->
name|sc_error
expr_stmt|;
if|if
condition|(
name|err
condition|)
break|break;
block|}
name|out
label|:
if|if
condition|(
name|timeout
operator|==
literal|0
condition|)
block|{
while|while
condition|(
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS_RAW
argument_list|)
operator|&
name|I2C_STAT_BB
condition|)
block|{
if|if
condition|(
name|timeout
operator|++
operator|>
literal|100
condition|)
break|break;
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Put the controller in master mode again. */
if|if
condition|(
operator|(
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|)
operator|&
name|I2C_CON_MST
operator|)
operator|==
literal|0
condition|)
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
name|sc
operator|->
name|sc_con_reg
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_buffer
operator|=
name|NULL
expr_stmt|;
name|sc
operator|->
name|sc_bus_inuse
operator|=
literal|0
expr_stmt|;
comment|/* Wake up the processes that are waiting for the bus. */
name|wakeup
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|TI_I2C_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_i2c_callback - as we only provide iicbus_transfer() interface  * 		we don't need to implement the serialization here.  *	@dev: i2c device handle  *  *  *  *	LOCKING:  *	Called from timer context  *  *	RETURNS:  *	EH_HANDLED or EH_NOT_HANDLED  */
end_comment

begin_function
specifier|static
name|int
name|ti_i2c_callback
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|int
name|index
parameter_list|,
name|caddr_t
name|data
parameter_list|)
block|{
name|int
name|error
init|=
literal|0
decl_stmt|;
switch|switch
condition|(
name|index
condition|)
block|{
case|case
name|IIC_REQUEST_BUS
case|:
break|break;
case|case
name|IIC_RELEASE_BUS
case|:
break|break;
default|default:
name|error
operator|=
name|EINVAL
expr_stmt|;
block|}
return|return
operator|(
name|error
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_reset
parameter_list|(
name|struct
name|ti_i2c_softc
modifier|*
name|sc
parameter_list|,
name|u_char
name|speed
parameter_list|)
block|{
name|int
name|timeout
decl_stmt|;
name|struct
name|ti_i2c_clock_config
modifier|*
name|clkcfg
decl_stmt|;
name|u_int
name|busfreq
decl_stmt|;
name|uint16_t
name|fifo_trsh
decl_stmt|,
name|reg
decl_stmt|,
name|scll
decl_stmt|,
name|sclh
decl_stmt|;
switch|switch
condition|(
name|ti_chip
argument_list|()
condition|)
block|{
ifdef|#
directive|ifdef
name|SOC_OMAP4
case|case
name|CHIP_OMAP_4
case|:
name|clkcfg
operator|=
name|ti_omap4_i2c_clock_configs
expr_stmt|;
break|break;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|SOC_TI_AM335X
case|case
name|CHIP_AM335X
case|:
name|clkcfg
operator|=
name|ti_am335x_i2c_clock_configs
expr_stmt|;
break|break;
endif|#
directive|endif
default|default:
name|panic
argument_list|(
literal|"Unknown Ti SoC, unable to reset the i2c"
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * If we haven't attached the bus yet, just init at the default slow 	 * speed.  This lets us get the hardware initialized enough to attach 	 * the bus which is where the real speed configuration is handled. After 	 * the bus is attached, get the configured speed from it.  Search the 	 * configuration table for the best speed we can do that doesn't exceed 	 * the requested speed. 	 */
if|if
condition|(
name|sc
operator|->
name|sc_iicbus
operator|==
name|NULL
condition|)
name|busfreq
operator|=
literal|100000
expr_stmt|;
else|else
name|busfreq
operator|=
name|IICBUS_GET_FREQUENCY
argument_list|(
name|sc
operator|->
name|sc_iicbus
argument_list|,
name|speed
argument_list|)
expr_stmt|;
for|for
control|(
init|;
condition|;
control|)
block|{
if|if
condition|(
name|clkcfg
index|[
literal|1
index|]
operator|.
name|frequency
operator|==
literal|0
operator|||
name|clkcfg
index|[
literal|1
index|]
operator|.
name|frequency
operator|>
name|busfreq
condition|)
break|break;
name|clkcfg
operator|++
expr_stmt|;
block|}
comment|/* 	 * 23.1.4.3 - HS I2C Software Reset 	 *    From OMAP4 TRM at page 4068. 	 * 	 * 1. Ensure that the module is disabled. 	 */
name|sc
operator|->
name|sc_con_reg
operator|=
literal|0
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
name|sc
operator|->
name|sc_con_reg
argument_list|)
expr_stmt|;
comment|/* 2. Issue a softreset to the controller. */
name|bus_write_2
argument_list|(
name|sc
operator|->
name|sc_mem_res
argument_list|,
name|I2C_REG_SYSC
argument_list|,
name|I2C_REG_SYSC_SRST
argument_list|)
expr_stmt|;
comment|/* 	 * 3. Enable the module. 	 *    The I2Ci.I2C_SYSS[0] RDONE bit is asserted only after the module 	 *    is enabled by setting the I2Ci.I2C_CON[15] I2C_EN bit to 1. 	 */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
name|I2C_CON_I2C_EN
argument_list|)
expr_stmt|;
comment|/* 4. Wait for the software reset to complete. */
name|timeout
operator|=
literal|0
expr_stmt|;
while|while
condition|(
operator|(
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_SYSS
argument_list|)
operator|&
name|I2C_SYSS_RDONE
operator|)
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|timeout
operator|++
operator|>
literal|100
condition|)
return|return
operator|(
name|EBUSY
operator|)
return|;
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Disable the I2C controller once again, now that the reset has 	 * finished. 	 */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
name|sc
operator|->
name|sc_con_reg
argument_list|)
expr_stmt|;
comment|/* 	 * The following sequence is taken from the OMAP4 TRM at page 4077. 	 * 	 * 1. Enable the functional and interface clocks (see Section 	 *    23.1.5.1.1.1.1).  Done at ti_i2c_activate(). 	 * 	 * 2. Program the prescaler to obtain an approximately 12MHz internal 	 *    sampling clock (I2Ci_INTERNAL_CLK) by programming the 	 *    corresponding value in the I2Ci.I2C_PSC[3:0] PSC field. 	 *    This value depends on the frequency of the functional clock 	 *    (I2Ci_FCLK).  Because this frequency is 96MHz, the 	 *    I2Ci.I2C_PSC[7:0] PSC field value is 0x7. 	 */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_PSC
argument_list|,
name|clkcfg
operator|->
name|psc
argument_list|)
expr_stmt|;
comment|/* 	 * 3. Program the I2Ci.I2C_SCLL[7:0] SCLL and I2Ci.I2C_SCLH[7:0] SCLH 	 *    bit fields to obtain a bit rate of 100 Kbps, 400 Kbps or 1Mbps. 	 *    These values depend on the internal sampling clock frequency 	 *    (see Table 23-8). 	 */
name|scll
operator|=
name|clkcfg
operator|->
name|scll
operator|&
name|I2C_SCLL_MASK
expr_stmt|;
name|sclh
operator|=
name|clkcfg
operator|->
name|sclh
operator|&
name|I2C_SCLH_MASK
expr_stmt|;
comment|/* 	 * 4. (Optional) Program the I2Ci.I2C_SCLL[15:8] HSSCLL and 	 *    I2Ci.I2C_SCLH[15:8] HSSCLH fields to obtain a bit rate of 	 *    400K bps or 3.4M bps (for the second phase of HS mode).  These 	 *    values depend on the internal sampling clock frequency (see 	 *    Table 23-8). 	 * 	 * 5. (Optional) If a bit rate of 3.4M bps is used and the bus line 	 *    capacitance exceeds 45 pF, (see Section 18.4.8, PAD Functional 	 *    Multiplexing and Configuration). 	 */
switch|switch
condition|(
name|ti_chip
argument_list|()
condition|)
block|{
ifdef|#
directive|ifdef
name|SOC_OMAP4
case|case
name|CHIP_OMAP_4
case|:
if|if
condition|(
operator|(
name|clkcfg
operator|->
name|hsscll
operator|+
name|clkcfg
operator|->
name|hssclh
operator|)
operator|>
literal|0
condition|)
block|{
name|scll
operator||=
name|clkcfg
operator|->
name|hsscll
operator|<<
name|I2C_HSSCLL_SHIFT
expr_stmt|;
name|sclh
operator||=
name|clkcfg
operator|->
name|hssclh
operator|<<
name|I2C_HSSCLH_SHIFT
expr_stmt|;
name|sc
operator|->
name|sc_con_reg
operator||=
name|I2C_CON_OPMODE_HS
expr_stmt|;
block|}
break|break;
endif|#
directive|endif
block|}
comment|/* Write the selected bit rate. */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_SCLL
argument_list|,
name|scll
argument_list|)
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_SCLH
argument_list|,
name|sclh
argument_list|)
expr_stmt|;
comment|/* 	 * 6. Configure the Own Address of the I2C controller by storing it in 	 *    the I2Ci.I2C_OA0 register.  Up to four Own Addresses can be 	 *    programmed in the I2Ci.I2C_OAi registers (where i = 0, 1, 2, 3) 	 *    for each I2C controller. 	 * 	 * Note: For a 10-bit address, set the corresponding expand Own Address 	 * bit in the I2Ci.I2C_CON register. 	 * 	 * Driver currently always in single master mode so ignore this step. 	 */
comment|/* 	 * 7. Set the TX threshold (in transmitter mode) and the RX threshold 	 *    (in receiver mode) by setting the I2Ci.I2C_BUF[5:0]XTRSH field to 	 *    (TX threshold - 1) and the I2Ci.I2C_BUF[13:8]RTRSH field to (RX 	 *    threshold - 1), where the TX and RX thresholds are greater than 	 *    or equal to 1. 	 * 	 * The threshold is set to 5 for now. 	 */
name|fifo_trsh
operator|=
operator|(
name|sc
operator|->
name|sc_fifo_trsh
operator|-
literal|1
operator|)
operator|&
name|I2C_BUF_TRSH_MASK
expr_stmt|;
name|reg
operator|=
name|fifo_trsh
operator||
operator|(
name|fifo_trsh
operator|<<
name|I2C_BUF_RXTRSH_SHIFT
operator|)
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_BUF
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* 	 * 8. Take the I2C controller out of reset by setting the 	 *    I2Ci.I2C_CON[15] I2C_EN bit to 1. 	 * 	 * 23.1.5.1.1.1.2 - Initialize the I2C Controller 	 * 	 * To initialize the I2C controller, perform the following steps: 	 * 	 * 1. Configure the I2Ci.I2C_CON register: 	 *     . For master or slave mode, set the I2Ci.I2C_CON[10] MST bit 	 *       (0: slave, 1: master). 	 *     . For transmitter or receiver mode, set the I2Ci.I2C_CON[9] TRX 	 *       bit (0: receiver, 1: transmitter). 	 */
comment|/* Enable the I2C controller in master mode. */
name|sc
operator|->
name|sc_con_reg
operator||=
name|I2C_CON_I2C_EN
operator||
name|I2C_CON_MST
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
name|sc
operator|->
name|sc_con_reg
argument_list|)
expr_stmt|;
comment|/* 	 * 2. If using an interrupt to transmit/receive data, set the 	 *    corresponding bit in the I2Ci.I2C_IE register (the I2Ci.I2C_IE[4] 	 *    XRDY_IE bit for the transmit interrupt, the I2Ci.I2C_IE[3] RRDY 	 *    bit for the receive interrupt). 	 */
comment|/* Set the interrupts we want to be notified. */
name|reg
operator|=
name|I2C_IE_XDR
operator||
comment|/* Transmit draining interrupt. */
name|I2C_IE_XRDY
operator||
comment|/* Transmit Data Ready interrupt. */
name|I2C_IE_RDR
operator||
comment|/* Receive draining interrupt. */
name|I2C_IE_RRDY
operator||
comment|/* Receive Data Ready interrupt. */
name|I2C_IE_ARDY
operator||
comment|/* Register Access Ready interrupt. */
name|I2C_IE_NACK
operator||
comment|/* No Acknowledgment interrupt. */
name|I2C_IE_AL
expr_stmt|;
comment|/* Arbitration lost interrupt. */
comment|/* Enable the interrupts. */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_IRQENABLE_SET
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* 	 * 3. If using DMA to receive/transmit data, set to 1 the corresponding 	 *    bit in the I2Ci.I2C_BUF register (the I2Ci.I2C_BUF[15] RDMA_EN 	 *    bit for the receive DMA channel, the I2Ci.I2C_BUF[7] XDMA_EN bit 	 *    for the transmit DMA channel). 	 * 	 * Not using DMA for now, so ignore this. 	 */
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_iicbus_reset
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_char
name|speed
parameter_list|,
name|u_char
name|addr
parameter_list|,
name|u_char
modifier|*
name|oldaddr
parameter_list|)
block|{
name|struct
name|ti_i2c_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|err
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|TI_I2C_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|err
operator|=
name|ti_i2c_reset
argument_list|(
name|sc
argument_list|,
name|speed
argument_list|)
expr_stmt|;
name|TI_I2C_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
return|return
operator|(
name|err
operator|)
return|;
return|return
operator|(
name|IIC_ENOADDR
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_activate
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|clk_ident_t
name|clk
decl_stmt|;
name|int
name|err
decl_stmt|;
name|struct
name|ti_i2c_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
operator|(
expr|struct
name|ti_i2c_softc
operator|*
operator|)
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* 	 * 1. Enable the functional and interface clocks (see Section 	 * 23.1.5.1.1.1.1). 	 */
name|clk
operator|=
name|I2C0_CLK
operator|+
name|sc
operator|->
name|device_id
expr_stmt|;
name|err
operator|=
name|ti_prcm_clk_enable
argument_list|(
name|clk
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
return|return
operator|(
name|err
operator|)
return|;
return|return
operator|(
name|ti_i2c_reset
argument_list|(
name|sc
argument_list|,
name|IIC_UNKNOWN
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/**  *	ti_i2c_deactivate - deactivates the controller and releases resources  *	@dev: i2c device handle  *  *  *  *	LOCKING:  *	Assumed called in an atomic context.  *  *	RETURNS:  *	nothing  */
end_comment

begin_function
specifier|static
name|void
name|ti_i2c_deactivate
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ti_i2c_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|clk_ident_t
name|clk
decl_stmt|;
comment|/* Disable the controller - cancel all transactions. */
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_IRQENABLE_CLR
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_STATUS
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
name|ti_i2c_write_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_CON
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Release the interrupt handler. */
if|if
condition|(
name|sc
operator|->
name|sc_irq_h
operator|!=
name|NULL
condition|)
block|{
name|bus_teardown_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|,
name|sc
operator|->
name|sc_irq_h
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_irq_h
operator|=
name|NULL
expr_stmt|;
block|}
name|bus_generic_detach
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
expr_stmt|;
comment|/* Unmap the I2C controller registers. */
if|if
condition|(
name|sc
operator|->
name|sc_mem_res
operator|!=
name|NULL
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_mem_res
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_mem_res
operator|=
name|NULL
expr_stmt|;
block|}
comment|/* Release the IRQ resource. */
if|if
condition|(
name|sc
operator|->
name|sc_irq_res
operator|!=
name|NULL
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_irq_res
operator|=
name|NULL
expr_stmt|;
block|}
comment|/* Finally disable the functional and interface clocks. */
name|clk
operator|=
name|I2C0_CLK
operator|+
name|sc
operator|->
name|device_id
expr_stmt|;
name|ti_prcm_clk_disable
argument_list|(
name|clk
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_sysctl_clk
parameter_list|(
name|SYSCTL_HANDLER_ARGS
parameter_list|)
block|{
name|device_t
name|dev
decl_stmt|;
name|int
name|clk
decl_stmt|,
name|psc
decl_stmt|,
name|sclh
decl_stmt|,
name|scll
decl_stmt|;
name|struct
name|ti_i2c_softc
modifier|*
name|sc
decl_stmt|;
name|dev
operator|=
operator|(
name|device_t
operator|)
name|arg1
expr_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|TI_I2C_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Get the system prescaler value. */
name|psc
operator|=
operator|(
name|int
operator|)
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_PSC
argument_list|)
operator|+
literal|1
expr_stmt|;
comment|/* Get the bitrate. */
name|scll
operator|=
operator|(
name|int
operator|)
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_SCLL
argument_list|)
operator|&
name|I2C_SCLL_MASK
expr_stmt|;
name|sclh
operator|=
operator|(
name|int
operator|)
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_SCLH
argument_list|)
operator|&
name|I2C_SCLH_MASK
expr_stmt|;
name|clk
operator|=
name|I2C_CLK
operator|/
name|psc
operator|/
operator|(
name|scll
operator|+
literal|7
operator|+
name|sclh
operator|+
literal|5
operator|)
expr_stmt|;
name|TI_I2C_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|sysctl_handle_int
argument_list|(
name|oidp
argument_list|,
operator|&
name|clk
argument_list|,
literal|0
argument_list|,
name|req
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"ti,i2c"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"TI I2C Controller"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|int
name|err
decl_stmt|,
name|rid
decl_stmt|;
name|phandle_t
name|node
decl_stmt|;
name|struct
name|ti_i2c_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|sysctl_ctx_list
modifier|*
name|ctx
decl_stmt|;
name|struct
name|sysctl_oid_list
modifier|*
name|tree
decl_stmt|;
name|uint16_t
name|fifosz
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
comment|/* Get the i2c device id from FDT. */
name|node
operator|=
name|ofw_bus_get_node
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|OF_getencprop
argument_list|(
name|node
argument_list|,
literal|"i2c-device-id"
argument_list|,
operator|&
name|sc
operator|->
name|device_id
argument_list|,
sizeof|sizeof
argument_list|(
name|sc
operator|->
name|device_id
argument_list|)
argument_list|)
operator|)
operator|<=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"missing i2c-device-id attribute in FDT\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Get the memory resource for the register mapping. */
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_mem_res
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Cannot map registers.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Allocate our IRQ resource. */
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_irq_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
operator||
name|RF_SHAREABLE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_irq_res
operator|==
name|NULL
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_mem_res
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Cannot allocate interrupt.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|TI_I2C_LOCK_INIT
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* First of all, we _must_ activate the H/W. */
name|err
operator|=
name|ti_i2c_activate
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"ti_i2c_activate failed\n"
argument_list|)
expr_stmt|;
goto|goto
name|out
goto|;
block|}
comment|/* Read the version number of the I2C module */
name|sc
operator|->
name|sc_rev
operator|=
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_REVNB_HI
argument_list|)
operator|&
literal|0xff
expr_stmt|;
comment|/* Get the fifo size. */
name|fifosz
operator|=
name|ti_i2c_read_2
argument_list|(
name|sc
argument_list|,
name|I2C_REG_BUFSTAT
argument_list|)
expr_stmt|;
name|fifosz
operator|>>=
name|I2C_BUFSTAT_FIFODEPTH_SHIFT
expr_stmt|;
name|fifosz
operator|&=
name|I2C_BUFSTAT_FIFODEPTH_MASK
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"I2C revision %d.%d FIFO size: %d bytes\n"
argument_list|,
name|sc
operator|->
name|sc_rev
operator|>>
literal|4
argument_list|,
name|sc
operator|->
name|sc_rev
operator|&
literal|0xf
argument_list|,
literal|8
operator|<<
name|fifosz
argument_list|)
expr_stmt|;
comment|/* Set the FIFO threshold to 5 for now. */
name|sc
operator|->
name|sc_fifo_trsh
operator|=
literal|5
expr_stmt|;
name|ctx
operator|=
name|device_get_sysctl_ctx
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|tree
operator|=
name|SYSCTL_CHILDREN
argument_list|(
name|device_get_sysctl_tree
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
name|SYSCTL_ADD_PROC
argument_list|(
name|ctx
argument_list|,
name|tree
argument_list|,
name|OID_AUTO
argument_list|,
literal|"i2c_clock"
argument_list|,
name|CTLFLAG_RD
operator||
name|CTLTYPE_UINT
operator||
name|CTLFLAG_MPSAFE
argument_list|,
name|dev
argument_list|,
literal|0
argument_list|,
name|ti_i2c_sysctl_clk
argument_list|,
literal|"IU"
argument_list|,
literal|"I2C bus clock"
argument_list|)
expr_stmt|;
comment|/* Activate the interrupt. */
name|err
operator|=
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|,
name|INTR_TYPE_MISC
operator||
name|INTR_MPSAFE
argument_list|,
name|NULL
argument_list|,
name|ti_i2c_intr
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_irq_h
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|out
goto|;
comment|/* Attach the iicbus. */
if|if
condition|(
operator|(
name|sc
operator|->
name|sc_iicbus
operator|=
name|device_add_child
argument_list|(
name|dev
argument_list|,
literal|"iicbus"
argument_list|,
operator|-
literal|1
argument_list|)
operator|)
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate iicbus instance\n"
argument_list|)
expr_stmt|;
name|err
operator|=
name|ENXIO
expr_stmt|;
goto|goto
name|out
goto|;
block|}
comment|/* Probe and attach the iicbus */
name|bus_generic_attach
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|out
label|:
if|if
condition|(
name|err
condition|)
block|{
name|ti_i2c_deactivate
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|TI_I2C_LOCK_DESTROY
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_i2c_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ti_i2c_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|rv
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ti_i2c_deactivate
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|TI_I2C_LOCK_DESTROY
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_iicbus
operator|&&
operator|(
name|rv
operator|=
name|device_delete_child
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_iicbus
argument_list|)
operator|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|rv
operator|)
return|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|phandle_t
name|ti_i2c_get_node
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|dev
parameter_list|)
block|{
comment|/* Share controller node with iibus device. */
return|return
operator|(
name|ofw_bus_get_node
argument_list|(
name|bus
argument_list|)
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|ti_i2c_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|ti_i2c_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|ti_i2c_attach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|ti_i2c_detach
argument_list|)
block|,
comment|/* OFW methods */
name|DEVMETHOD
argument_list|(
name|ofw_bus_get_node
argument_list|,
name|ti_i2c_get_node
argument_list|)
block|,
comment|/* iicbus interface */
name|DEVMETHOD
argument_list|(
name|iicbus_callback
argument_list|,
name|ti_i2c_callback
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|iicbus_reset
argument_list|,
name|ti_i2c_iicbus_reset
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|iicbus_transfer
argument_list|,
name|ti_i2c_transfer
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|ti_i2c_driver
init|=
block|{
literal|"iichb"
block|,
name|ti_i2c_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|ti_i2c_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|ti_i2c_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|ti_iic
argument_list|,
name|simplebus
argument_list|,
name|ti_i2c_driver
argument_list|,
name|ti_i2c_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|iicbus
argument_list|,
name|ti_iic
argument_list|,
name|iicbus_driver
argument_list|,
name|iicbus_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|MODULE_DEPEND
argument_list|(
name|ti_iic
argument_list|,
name|ti_prcm
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|MODULE_DEPEND
argument_list|(
name|ti_iic
argument_list|,
name|iicbus
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

