// Seed: 4008388587
module module_0;
  reg id_1;
  ;
  assign module_1.id_5 = 0;
  always @(posedge -1'h0) begin : LABEL_0
    id_1 = -1;
    disable id_2;
  end
endmodule
module module_0 #(
    parameter id_11 = 32'd87,
    parameter id_7  = 32'd15
) (
    input wor id_0,
    output supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    inout tri id_4,
    input supply0 id_5,
    output wire id_6,
    input tri _id_7
    , id_13,
    input tri1 id_8,
    output tri1 id_9,
    input wand id_10,
    output tri _id_11
);
  logic [1 : -1] id_14 = module_1;
  logic id_15, id_16 = id_13, id_17, id_18;
  logic [id_7 : id_11] id_19;
  always id_17 <= #1 id_5 - 1;
  module_0 modCall_1 ();
endmodule
