#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("vertices_address0", 11, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("vertices_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("vertices_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("vertices_d0", 32, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("vertices_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("vertices_address1", 11, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("vertices_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("vertices_we1", 1, hls_out, 0, "ap_memory", "MemPortWE2", 1),
	Port_Property("vertices_d1", 32, hls_out, 0, "ap_memory", "MemPortDIN2", 1),
	Port_Property("vertices_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("edges_address0", 11, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("edges_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("edges_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("edges_address1", 11, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("edges_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("edges_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
};
const char* HLS_Design_Meta::dut_name = "loop_imperfect";
