# VLSI-Laboratory-Tasks

**Bachelor of Electrical Engineering â€“ VLSI Design Course**

This repository contains all VLSI laboratory tasks.
Each laboratory is organized in a separate folder (Lab 1 to Lab 14), including:
- schematics
- Symbols
- netlists 
- Laboratory report (PDF)

---

## ğŸ“ LAB 1 â€“ Operating Point and DC Analysis
- [Lab 1 Folder](lab1/)

## ğŸ“ LAB 2 â€“ Schematic Design and Transient Analysis of CMOS Inverter
- [Lab 2 Folder](lab2/)

## ğŸ“ LAB 3 â€“ NAND & NOR Gate Design and Analysis
- [Lab 3 Folder](lab3/)

## ğŸ“ LAB 4 â€“ XOR & XNOR Gate Design and Optimization
- [Lab 4 Folder](lab4/)

## ğŸ“ LAB 5 â€“ Design and Performance Analysis of the MOSFET Amplifiers
- [Lab 5 Folder](lab5/)

## ğŸ“ LAB 6 â€“ AC Sweep and Transfer Function Analysis of Active Filters
- [Lab 6 Folder](lab6/)

## ğŸ“ LAB 7 â€“ Sequential Logic: Hierarchical Design of Half and Full Adders in LT-Spice
- [Lab 7 Folder](lab7/)

## ğŸ“ LAB 8 â€“ Design and Performance Analysis of SRAM Cells in LT- Spice
- [Lab 8 Folder](lab8/)

## ğŸ“ LAB 9 â€“ Design and Performance Analysis of D Flip-Flop in LT-Spice
- [Lab 9 Folder](lab9/)

## ğŸ“ LAB 10 â€“ INVERTER schematic
- [Lab 10 Folder](lab10/)

## ğŸ“ LAB 11 â€“ INVERTER LAYOUT
- [Lab 11 Folder](lab11/)

## ğŸ“ LAB 12 â€“ NAND GATE
- [Lab 12 Folder](lab12/)

## ğŸ“ LAB 13 â€“ XNOR GATE
- [Lab 13 Folder](lab13/)

## ğŸ“ LAB 14 â€“ Open Ended Lab
- [Lab 14 Folder](lab14/)

---
ğŸ“Œ *All labs follow the VLSI Design laboratory course requirements.*
