Timing Analyzer report for uart
Tue May 17 07:58:29 2005
Version 4.2 Build 157 12/07/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'sel[2]'
  7. Clock Setup: 'sel[1]'
  8. Clock Setup: 'sel[0]'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 10.094 ns                        ; sel[1]                      ; uart:inst|uart_receiver:u2|ct2[2]    ;            ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 24.846 ns                        ; uart:inst|br_gen:u1|ctr3[2] ; txd_doneH                            ; clk        ;          ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.238 ns                         ; rst_n                       ; scan:inst6|bin[2]                    ;            ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 42.98 MHz ( period = 23.265 ns ) ; uart:inst|br_gen:u1|ctr3[2] ; uart:inst|uart_transmitter:u3|bct[2] ; clk        ; clk      ; 0            ;
; Clock Setup: 'sel[0]'        ; N/A                                      ; None          ; 179.82 MHz ( period = 5.561 ns ) ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[2]          ; sel[0]     ; sel[0]   ; 0            ;
; Clock Setup: 'sel[1]'        ; N/A                                      ; None          ; 180.05 MHz ( period = 5.554 ns ) ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[2]          ; sel[1]     ; sel[1]   ; 0            ;
; Clock Setup: 'sel[2]'        ; N/A                                      ; None          ; 197.47 MHz ( period = 5.064 ns ) ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[2]          ; sel[2]     ; sel[2]   ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; scan:inst6|min_ten[0]       ; scan:inst6|bin[0]                    ; clk        ; clk      ; 12           ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                                      ;            ;          ; 12           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+--------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EPM1270T144C5ES    ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Clock Analysis Only                                   ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                               ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; clk             ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
; sel[2]          ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
; sel[1]          ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
; sel[0]          ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                         ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 42.98 MHz ( period = 23.265 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|bct[2]            ; clk        ; clk      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 43.88 MHz ( period = 22.789 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|bct[3]            ; clk        ; clk      ; None                        ; None                      ; 5.775 ns                ;
; N/A                                     ; 45.62 MHz ( period = 21.919 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[6]            ; clk        ; clk      ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 45.62 MHz ( period = 21.919 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[5]            ; clk        ; clk      ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 45.62 MHz ( period = 21.919 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[4]            ; clk        ; clk      ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 45.62 MHz ( period = 21.919 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[3]            ; clk        ; clk      ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 45.62 MHz ( period = 21.919 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[2]            ; clk        ; clk      ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 45.62 MHz ( period = 21.919 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[1]            ; clk        ; clk      ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 46.35 MHz ( period = 21.574 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|bct[1]            ; clk        ; clk      ; None                        ; None                      ; 4.560 ns                ;
; N/A                                     ; 46.53 MHz ( period = 21.492 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|bct[0]            ; clk        ; clk      ; None                        ; None                      ; 4.478 ns                ;
; N/A                                     ; 47.20 MHz ( period = 21.185 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|state.idle        ; clk        ; clk      ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 47.27 MHz ( period = 21.153 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[7]            ; clk        ; clk      ; None                        ; None                      ; 4.139 ns                ;
; N/A                                     ; 47.39 MHz ( period = 21.102 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[8]            ; clk        ; clk      ; None                        ; None                      ; 4.088 ns                ;
; N/A                                     ; 48.25 MHz ( period = 20.726 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|tsr[0]            ; clk        ; clk      ; None                        ; None                      ; 3.712 ns                ;
; N/A                                     ; 49.64 MHz ( period = 20.146 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|state.tdata       ; clk        ; clk      ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 52.73 MHz ( period = 18.964 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|state.synch       ; clk        ; clk      ; None                        ; None                      ; 1.950 ns                ;
; N/A                                     ; 53.46 MHz ( period = 18.704 ns )                    ; uart:inst|br_gen:u1|ctr3[2]                                                  ; uart:inst|uart_transmitter:u3|bclk_dlayed       ; clk        ; clk      ; None                        ; None                      ; 1.690 ns                ;
; N/A                                     ; 57.18 MHz ( period = 17.490 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 11.005 ns               ;
; N/A                                     ; 57.73 MHz ( period = 17.321 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 10.836 ns               ;
; N/A                                     ; 58.31 MHz ( period = 17.150 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 58.34 MHz ( period = 17.140 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 10.655 ns               ;
; N/A                                     ; 59.47 MHz ( period = 16.814 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 10.329 ns               ;
; N/A                                     ; 60.08 MHz ( period = 16.645 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 10.160 ns               ;
; N/A                                     ; 60.09 MHz ( period = 16.642 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 10.157 ns               ;
; N/A                                     ; 60.70 MHz ( period = 16.474 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 9.989 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 9.979 ns                ;
; N/A                                     ; 61.27 MHz ( period = 16.322 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 9.837 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.297 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 9.812 ns                ;
; N/A                                     ; 62.00 MHz ( period = 16.128 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 9.643 ns                ;
; N/A                                     ; 62.01 MHz ( period = 16.127 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 9.642 ns                ;
; N/A                                     ; 62.03 MHz ( period = 16.120 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 9.635 ns                ;
; N/A                                     ; 62.12 MHz ( period = 16.098 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|ct2[2]               ; clk        ; clk      ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 62.34 MHz ( period = 16.042 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 9.557 ns                ;
; N/A                                     ; 62.34 MHz ( period = 16.040 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 9.555 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.966 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 62.64 MHz ( period = 15.963 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 62.64 MHz ( period = 15.963 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 62.67 MHz ( period = 15.957 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 9.472 ns                ;
; N/A                                     ; 62.69 MHz ( period = 15.951 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 62.71 MHz ( period = 15.947 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 62.78 MHz ( period = 15.928 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 9.443 ns                ;
; N/A                                     ; 62.97 MHz ( period = 15.880 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 63.00 MHz ( period = 15.873 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 9.388 ns                ;
; N/A                                     ; 63.01 MHz ( period = 15.871 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 63.22 MHz ( period = 15.818 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 63.22 MHz ( period = 15.818 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 63.22 MHz ( period = 15.818 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 63.22 MHz ( period = 15.818 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 63.22 MHz ( period = 15.818 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 63.32 MHz ( period = 15.794 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 63.32 MHz ( period = 15.794 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 63.37 MHz ( period = 15.780 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 9.295 ns                ;
; N/A                                     ; 63.41 MHz ( period = 15.770 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 9.285 ns                ;
; N/A                                     ; 63.46 MHz ( period = 15.759 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 63.65 MHz ( period = 15.711 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 9.226 ns                ;
; N/A                                     ; 63.69 MHz ( period = 15.702 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 63.69 MHz ( period = 15.700 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 63.73 MHz ( period = 15.692 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 63.73 MHz ( period = 15.690 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.647 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.647 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.647 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.647 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.647 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.646 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 9.161 ns                ;
; N/A                                     ; 63.95 MHz ( period = 15.637 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 63.95 MHz ( period = 15.637 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 63.95 MHz ( period = 15.637 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 63.95 MHz ( period = 15.637 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 63.95 MHz ( period = 15.637 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 64.01 MHz ( period = 15.623 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 64.01 MHz ( period = 15.623 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 64.05 MHz ( period = 15.613 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 64.05 MHz ( period = 15.613 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 64.15 MHz ( period = 15.588 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 9.103 ns                ;
; N/A                                     ; 64.19 MHz ( period = 15.578 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 9.093 ns                ;
; N/A                                     ; 64.35 MHz ( period = 15.540 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 9.055 ns                ;
; N/A                                     ; 64.39 MHz ( period = 15.530 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 64.46 MHz ( period = 15.513 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|ct2[0]               ; clk        ; clk      ; None                        ; None                      ; 9.028 ns                ;
; N/A                                     ; 64.67 MHz ( period = 15.463 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|ct1[1]               ; clk        ; clk      ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.451 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 8.966 ns                ;
; N/A                                     ; 64.73 MHz ( period = 15.449 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 64.73 MHz ( period = 15.448 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.963 ns                ;
; N/A                                     ; 64.73 MHz ( period = 15.448 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.963 ns                ;
; N/A                                     ; 64.73 MHz ( period = 15.448 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.963 ns                ;
; N/A                                     ; 64.84 MHz ( period = 15.422 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|ct2[3]               ; clk        ; clk      ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 64.89 MHz ( period = 15.411 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|state.recv_data      ; clk        ; clk      ; None                        ; None                      ; 8.926 ns                ;
; N/A                                     ; 65.17 MHz ( period = 15.344 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|ct2[0]               ; clk        ; clk      ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 65.24 MHz ( period = 15.327 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 65.24 MHz ( period = 15.327 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 65.24 MHz ( period = 15.327 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 65.24 MHz ( period = 15.327 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 65.39 MHz ( period = 15.294 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|ct1[1]               ; clk        ; clk      ; None                        ; None                      ; 8.809 ns                ;
; N/A                                     ; 65.45 MHz ( period = 15.279 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.794 ns                ;
; N/A                                     ; 65.45 MHz ( period = 15.279 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.794 ns                ;
; N/A                                     ; 65.45 MHz ( period = 15.279 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.794 ns                ;
; N/A                                     ; 65.48 MHz ( period = 15.272 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 65.61 MHz ( period = 15.242 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|state.recv_data      ; clk        ; clk      ; None                        ; None                      ; 8.757 ns                ;
; N/A                                     ; 65.82 MHz ( period = 15.194 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 8.709 ns                ;
; N/A                                     ; 65.82 MHz ( period = 15.192 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 8.707 ns                ;
; N/A                                     ; 65.91 MHz ( period = 15.173 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|ct2[0]               ; clk        ; clk      ; None                        ; None                      ; 8.688 ns                ;
; N/A                                     ; 65.95 MHz ( period = 15.163 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|ct2[0]               ; clk        ; clk      ; None                        ; None                      ; 8.678 ns                ;
; N/A                                     ; 65.97 MHz ( period = 15.158 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.673 ns                ;
; N/A                                     ; 65.97 MHz ( period = 15.158 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.673 ns                ;
; N/A                                     ; 65.97 MHz ( period = 15.158 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.673 ns                ;
; N/A                                     ; 65.97 MHz ( period = 15.158 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.673 ns                ;
; N/A                                     ; 66.05 MHz ( period = 15.139 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 66.05 MHz ( period = 15.139 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 66.05 MHz ( period = 15.139 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 66.05 MHz ( period = 15.139 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 66.05 MHz ( period = 15.139 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 66.10 MHz ( period = 15.129 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 66.12 MHz ( period = 15.123 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|ct1[1]               ; clk        ; clk      ; None                        ; None                      ; 8.638 ns                ;
; N/A                                     ; 66.16 MHz ( period = 15.115 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.630 ns                ;
; N/A                                     ; 66.16 MHz ( period = 15.115 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.630 ns                ;
; N/A                                     ; 66.17 MHz ( period = 15.113 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|ct1[1]               ; clk        ; clk      ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.623 ns                ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.623 ns                ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.623 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.098 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.098 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.098 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 66.31 MHz ( period = 15.080 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.595 ns                ;
; N/A                                     ; 66.35 MHz ( period = 15.071 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|state.recv_data      ; clk        ; clk      ; None                        ; None                      ; 8.586 ns                ;
; N/A                                     ; 66.40 MHz ( period = 15.061 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|state.recv_data      ; clk        ; clk      ; None                        ; None                      ; 8.576 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.032 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 8.547 ns                ;
; N/A                                     ; 66.72 MHz ( period = 14.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 66.72 MHz ( period = 14.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 66.72 MHz ( period = 14.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 66.72 MHz ( period = 14.987 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 66.77 MHz ( period = 14.977 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 66.77 MHz ( period = 14.977 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 66.77 MHz ( period = 14.977 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 66.77 MHz ( period = 14.977 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 66.88 MHz ( period = 14.952 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 8.449 ns                ;
; N/A                                     ; 67.09 MHz ( period = 14.905 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|ct2[1]               ; clk        ; clk      ; None                        ; None                      ; 8.420 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 8.389 ns                ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 8.387 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.819 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.334 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.819 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.334 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.819 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.334 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.819 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 8.334 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.819 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.334 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.795 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.795 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.310 ns                ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.275 ns                ;
; N/A                                     ; 67.76 MHz ( period = 14.757 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 8.272 ns                ;
; N/A                                     ; 67.90 MHz ( period = 14.728 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|state.start_detected ; clk        ; clk      ; None                        ; None                      ; 8.243 ns                ;
; N/A                                     ; 67.97 MHz ( period = 14.712 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 8.227 ns                ;
; N/A                                     ; 68.12 MHz ( period = 14.679 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 8.194 ns                ;
; N/A                                     ; 68.13 MHz ( period = 14.677 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 8.192 ns                ;
; N/A                                     ; 68.16 MHz ( period = 14.671 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] ; uart:inst|uart_receiver:u2|RSR[4]               ; clk        ; clk      ; None                        ; None                      ; 8.186 ns                ;
; N/A                                     ; 68.19 MHz ( period = 14.665 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|ct2[0]               ; clk        ; clk      ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 68.26 MHz ( period = 14.650 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|ct1[0]               ; clk        ; clk      ; None                        ; None                      ; 8.165 ns                ;
; N/A                                     ; 68.27 MHz ( period = 14.648 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|ct1[2]               ; clk        ; clk      ; None                        ; None                      ; 8.163 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.139 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.139 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.139 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 8.139 ns                ;
; N/A                                     ; 68.38 MHz ( period = 14.624 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.139 ns                ;
; N/A                                     ; 68.42 MHz ( period = 14.615 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|ct1[1]               ; clk        ; clk      ; None                        ; None                      ; 8.130 ns                ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RSR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.115 ns                ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RSR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.115 ns                ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.115 ns                ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RSR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.115 ns                ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.115 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.595 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[3]               ; clk        ; clk      ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.595 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[2]               ; clk        ; clk      ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.595 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[1]               ; clk        ; clk      ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.595 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[4]               ; clk        ; clk      ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.595 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[0]               ; clk        ; clk      ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 68.63 MHz ( period = 14.571 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[7]               ; clk        ; clk      ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 68.63 MHz ( period = 14.571 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[6]               ; clk        ; clk      ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.565 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.080 ns                ;
; N/A                                     ; 68.67 MHz ( period = 14.563 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|state.recv_data      ; clk        ; clk      ; None                        ; None                      ; 8.078 ns                ;
; N/A                                     ; 68.79 MHz ( period = 14.536 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|RDR[5]               ; clk        ; clk      ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 68.88 MHz ( period = 14.517 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 68.96 MHz ( period = 14.502 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0] ; uart:inst|uart_receiver:u2|RSR[4]               ; clk        ; clk      ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 69.02 MHz ( period = 14.488 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5] ; uart:inst|uart_receiver:u2|state.idle           ; clk        ; clk      ; None                        ; None                      ; 8.003 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.479 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RSR[3]               ; clk        ; clk      ; None                        ; None                      ; 7.994 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.479 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RSR[1]               ; clk        ; clk      ; None                        ; None                      ; 7.994 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.479 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RSR[2]               ; clk        ; clk      ; None                        ; None                      ; 7.994 ns                ;
; N/A                                     ; 69.07 MHz ( period = 14.479 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6] ; uart:inst|uart_receiver:u2|RSR[0]               ; clk        ; clk      ; None                        ; None                      ; 7.994 ns                ;
; N/A                                     ; 69.71 MHz ( period = 14.345 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|ct2[0]               ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 69.78 MHz ( period = 14.331 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2] ; uart:inst|uart_receiver:u2|RSR[4]               ; clk        ; clk      ; None                        ; None                      ; 7.846 ns                ;
; N/A                                     ; 69.83 MHz ( period = 14.321 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3] ; uart:inst|uart_receiver:u2|RSR[4]               ; clk        ; clk      ; None                        ; None                      ; 7.836 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.295 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|ct1[1]               ; clk        ; clk      ; None                        ; None                      ; 7.810 ns                ;
; N/A                                     ; 70.03 MHz ( period = 14.280 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RSR[5]               ; clk        ; clk      ; None                        ; None                      ; 7.795 ns                ;
; N/A                                     ; 70.03 MHz ( period = 14.280 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RSR[7]               ; clk        ; clk      ; None                        ; None                      ; 7.795 ns                ;
; N/A                                     ; 70.03 MHz ( period = 14.280 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RSR[6]               ; clk        ; clk      ; None                        ; None                      ; 7.795 ns                ;
; N/A                                     ; 70.21 MHz ( period = 14.243 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|state.recv_data      ; clk        ; clk      ; None                        ; None                      ; 7.758 ns                ;
; N/A                                     ; 70.63 MHz ( period = 14.159 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RSR[3]               ; clk        ; clk      ; None                        ; None                      ; 7.674 ns                ;
; N/A                                     ; 70.63 MHz ( period = 14.159 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RSR[1]               ; clk        ; clk      ; None                        ; None                      ; 7.674 ns                ;
; N/A                                     ; 70.63 MHz ( period = 14.159 ns )                    ; uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7] ; uart:inst|uart_receiver:u2|RSR[2]               ; clk        ; clk      ; None                        ; None                      ; 7.674 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                              ;                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sel[2]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 197.47 MHz ( period = 5.064 ns )               ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[2] ; sel[2]     ; sel[2]   ; None                        ; None                      ; 4.500 ns                ;
; N/A   ; 211.51 MHz ( period = 4.728 ns )               ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[2] ; sel[2]     ; sel[2]   ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[1] ; sel[2]     ; sel[2]   ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[1] ; sel[2]     ; sel[2]   ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[2] ; uart:inst|br_gen:u1|ctr3[2] ; sel[2]     ; sel[2]   ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[0] ; sel[2]     ; sel[2]   ; None                        ; None                      ; 1.570 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sel[1]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 180.05 MHz ( period = 5.554 ns )               ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[2] ; sel[1]     ; sel[1]   ; None                        ; None                      ; 4.500 ns                ;
; N/A   ; 191.64 MHz ( period = 5.218 ns )               ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[2] ; sel[1]     ; sel[1]   ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[1] ; sel[1]     ; sel[1]   ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[1] ; sel[1]     ; sel[1]   ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[2] ; uart:inst|br_gen:u1|ctr3[2] ; sel[1]     ; sel[1]   ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[0] ; sel[1]     ; sel[1]   ; None                        ; None                      ; 1.570 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sel[0]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 179.82 MHz ( period = 5.561 ns )               ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[2] ; sel[0]     ; sel[0]   ; None                        ; None                      ; 4.500 ns                ;
; N/A   ; 191.39 MHz ( period = 5.225 ns )               ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[2] ; sel[0]     ; sel[0]   ; None                        ; None                      ; 4.164 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[1] ; sel[0]     ; sel[0]   ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[1] ; uart:inst|br_gen:u1|ctr3[1] ; sel[0]     ; sel[0]   ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[2] ; uart:inst|br_gen:u1|ctr3[2] ; sel[0]     ; sel[0]   ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; uart:inst|br_gen:u1|ctr3[0] ; uart:inst|br_gen:u1|ctr3[0] ; sel[0]     ; sel[0]   ; None                        ; None                      ; 1.570 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                 ;
+------------------------------------------+-----------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_ten[0] ; scan:inst6|bin[0] ; clk        ; clk      ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_ten[2] ; scan:inst6|bin[2] ; clk        ; clk      ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_one[2] ; scan:inst6|bin[2] ; clk        ; clk      ; None                       ; None                       ; 2.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_one[0] ; scan:inst6|bin[0] ; clk        ; clk      ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_one[1] ; scan:inst6|bin[1] ; clk        ; clk      ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|sec_ten[2] ; scan:inst6|bin[2] ; clk        ; clk      ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_one[3] ; scan:inst6|bin[3] ; clk        ; clk      ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|sec_ten[0] ; scan:inst6|bin[0] ; clk        ; clk      ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_ten[1] ; scan:inst6|bin[1] ; clk        ; clk      ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|min_ten[3] ; scan:inst6|bin[3] ; clk        ; clk      ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|sec_one[0] ; scan:inst6|bin[0] ; clk        ; clk      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; scan:inst6|sec_ten[1] ; scan:inst6|bin[1] ; clk        ; clk      ; None                       ; None                       ; 5.072 ns                 ;
+------------------------------------------+-----------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                              ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+
; N/A   ; None         ; 10.094 ns  ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[2]               ; clk      ;
; N/A   ; None         ; 10.022 ns  ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[2]               ; clk      ;
; N/A   ; None         ; 9.418 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[3]               ; clk      ;
; N/A   ; None         ; 9.346 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[3]               ; clk      ;
; N/A   ; None         ; 9.128 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[2]               ; clk      ;
; N/A   ; None         ; 8.901 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[1]               ; clk      ;
; N/A   ; None         ; 8.829 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[1]               ; clk      ;
; N/A   ; None         ; 8.724 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A   ; None         ; 8.652 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A   ; None         ; 8.646 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A   ; None         ; 8.644 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A   ; None         ; 8.591 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A   ; None         ; 8.591 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A   ; None         ; 8.591 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A   ; None         ; 8.591 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A   ; None         ; 8.591 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A   ; None         ; 8.574 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A   ; None         ; 8.572 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A   ; None         ; 8.567 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A   ; None         ; 8.567 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A   ; None         ; 8.532 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A   ; None         ; 8.519 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A   ; None         ; 8.519 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A   ; None         ; 8.519 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A   ; None         ; 8.519 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A   ; None         ; 8.519 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A   ; None         ; 8.495 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A   ; None         ; 8.495 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A   ; None         ; 8.484 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A   ; None         ; 8.460 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A   ; None         ; 8.452 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[3]               ; clk      ;
; N/A   ; None         ; 8.412 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A   ; None         ; 8.117 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[0]               ; clk      ;
; N/A   ; None         ; 8.067 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A   ; None         ; 8.052 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A   ; None         ; 8.052 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A   ; None         ; 8.052 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A   ; None         ; 8.045 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[0]               ; clk      ;
; N/A   ; None         ; 8.015 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A   ; None         ; 7.995 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A   ; None         ; 7.980 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A   ; None         ; 7.980 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A   ; None         ; 7.980 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A   ; None         ; 7.943 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A   ; None         ; 7.935 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[1]               ; clk      ;
; N/A   ; None         ; 7.931 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A   ; None         ; 7.931 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A   ; None         ; 7.931 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A   ; None         ; 7.931 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A   ; None         ; 7.859 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A   ; None         ; 7.859 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A   ; None         ; 7.859 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A   ; None         ; 7.859 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A   ; None         ; 7.758 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A   ; None         ; 7.680 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A   ; None         ; 7.678 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A   ; None         ; 7.625 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A   ; None         ; 7.625 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A   ; None         ; 7.625 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A   ; None         ; 7.625 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A   ; None         ; 7.625 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A   ; None         ; 7.601 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A   ; None         ; 7.601 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A   ; None         ; 7.566 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A   ; None         ; 7.518 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A   ; None         ; 7.275 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A   ; None         ; 7.203 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A   ; None         ; 7.151 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[0]               ; clk      ;
; N/A   ; None         ; 7.101 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A   ; None         ; 7.086 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A   ; None         ; 7.086 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A   ; None         ; 7.086 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A   ; None         ; 7.049 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A   ; None         ; 6.965 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A   ; None         ; 6.965 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A   ; None         ; 6.965 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A   ; None         ; 6.965 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A   ; None         ; 6.309 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A   ; None         ; 5.726 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A   ; None         ; 5.681 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A   ; None         ; 5.681 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A   ; None         ; 5.681 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A   ; None         ; 5.681 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A   ; None         ; 5.681 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A   ; None         ; 5.657 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A   ; None         ; 5.657 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A   ; None         ; 5.654 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A   ; None         ; 5.622 ns   ; rxd        ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A   ; None         ; 5.600 ns   ; sel[1]     ; uart:inst|uart_receiver:u2|bclkx8_dlayed        ; clk      ;
; N/A   ; None         ; 5.528 ns   ; sel[0]     ; uart:inst|uart_receiver:u2|bclkx8_dlayed        ; clk      ;
; N/A   ; None         ; 4.760 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A   ; None         ; 4.661 ns   ; rst_n      ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A   ; None         ; 4.658 ns   ; rxd        ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A   ; None         ; 4.545 ns   ; rxd        ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A   ; None         ; 4.495 ns   ; rxd        ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A   ; None         ; 4.284 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A   ; None         ; 4.284 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A   ; None         ; 4.284 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A   ; None         ; 4.199 ns   ; sel[2]     ; uart:inst|uart_receiver:u2|bclkx8_dlayed        ; clk      ;
; N/A   ; None         ; 4.163 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A   ; None         ; 4.163 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A   ; None         ; 4.163 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A   ; None         ; 4.163 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A   ; None         ; 4.071 ns   ; rst_n      ; uart:inst|uart_transmitter:u3|txd_startH_d0     ; clk      ;
; N/A   ; None         ; 4.071 ns   ; rst_n      ; uart:inst|uart_transmitter:u3|txd_startH_d1     ; clk      ;
; N/A   ; None         ; 3.507 ns   ; rst_n      ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A   ; None         ; 3.356 ns   ; rxd        ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A   ; None         ; 3.279 ns   ; rxd        ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A   ; None         ; 3.145 ns   ; rxd        ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A   ; None         ; 3.112 ns   ; rxd        ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A   ; None         ; 2.793 ns   ; rxd        ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A   ; None         ; 2.771 ns   ; txd_startH ; uart:inst|uart_transmitter:u3|txd_startH_d0     ; clk      ;
; N/A   ; None         ; -3.815 ns  ; rst_n      ; scan:inst6|bin[1]                               ; clk      ;
; N/A   ; None         ; -3.815 ns  ; rst_n      ; scan:inst6|bin[3]                               ; clk      ;
; N/A   ; None         ; -3.833 ns  ; rst_n      ; scan:inst6|bin[0]                               ; clk      ;
; N/A   ; None         ; -3.833 ns  ; rst_n      ; scan:inst6|bin[2]                               ; clk      ;
+-------+--------------+------------+------------+-------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+-------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                      ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------+--------------+------------+
; N/A   ; None         ; 24.846 ns  ; uart:inst|br_gen:u1|ctr3[2]               ; txd_doneH    ; clk        ;
; N/A   ; None         ; 17.450 ns  ; uart:inst|br_gen:u1|ctr3[2]               ; txd_doneH    ; sel[1]     ;
; N/A   ; None         ; 17.378 ns  ; uart:inst|br_gen:u1|ctr3[2]               ; txd_doneH    ; sel[0]     ;
; N/A   ; None         ; 17.240 ns  ; scan:inst6|bin[0]                         ; seven_seg[6] ; clk        ;
; N/A   ; None         ; 17.109 ns  ; scan:inst6|bin[0]                         ; seven_seg[0] ; clk        ;
; N/A   ; None         ; 16.948 ns  ; scan:inst6|bin[2]                         ; seven_seg[6] ; clk        ;
; N/A   ; None         ; 16.822 ns  ; scan:inst6|bin[2]                         ; seven_seg[0] ; clk        ;
; N/A   ; None         ; 16.707 ns  ; scan:inst6|bin[0]                         ; seven_seg[2] ; clk        ;
; N/A   ; None         ; 16.590 ns  ; scan:inst6|bin[0]                         ; seven_seg[5] ; clk        ;
; N/A   ; None         ; 16.574 ns  ; scan:inst6|bin[0]                         ; seven_seg[1] ; clk        ;
; N/A   ; None         ; 16.409 ns  ; scan:inst6|bin[2]                         ; seven_seg[2] ; clk        ;
; N/A   ; None         ; 16.303 ns  ; scan:inst6|bin[2]                         ; seven_seg[5] ; clk        ;
; N/A   ; None         ; 16.280 ns  ; scan:inst6|bin[1]                         ; seven_seg[6] ; clk        ;
; N/A   ; None         ; 16.276 ns  ; scan:inst6|bin[2]                         ; seven_seg[1] ; clk        ;
; N/A   ; None         ; 16.135 ns  ; scan:inst6|bin[1]                         ; seven_seg[0] ; clk        ;
; N/A   ; None         ; 16.049 ns  ; uart:inst|br_gen:u1|ctr3[2]               ; txd_doneH    ; sel[2]     ;
; N/A   ; None         ; 15.747 ns  ; scan:inst6|bin[1]                         ; seven_seg[2] ; clk        ;
; N/A   ; None         ; 15.615 ns  ; scan:inst6|bin[1]                         ; seven_seg[5] ; clk        ;
; N/A   ; None         ; 15.614 ns  ; scan:inst6|bin[1]                         ; seven_seg[1] ; clk        ;
; N/A   ; None         ; 15.555 ns  ; scan:inst6|bin[3]                         ; seven_seg[6] ; clk        ;
; N/A   ; None         ; 15.475 ns  ; scan:inst6|bin[0]                         ; seven_seg[3] ; clk        ;
; N/A   ; None         ; 15.472 ns  ; scan:inst6|bin[0]                         ; seven_seg[4] ; clk        ;
; N/A   ; None         ; 15.406 ns  ; scan:inst6|bin[3]                         ; seven_seg[0] ; clk        ;
; N/A   ; None         ; 15.188 ns  ; scan:inst6|bin[2]                         ; seven_seg[3] ; clk        ;
; N/A   ; None         ; 15.185 ns  ; scan:inst6|bin[2]                         ; seven_seg[4] ; clk        ;
; N/A   ; None         ; 15.028 ns  ; scan:inst6|bin[3]                         ; seven_seg[2] ; clk        ;
; N/A   ; None         ; 14.895 ns  ; scan:inst6|bin[3]                         ; seven_seg[1] ; clk        ;
; N/A   ; None         ; 14.887 ns  ; scan:inst6|bin[3]                         ; seven_seg[5] ; clk        ;
; N/A   ; None         ; 14.516 ns  ; scan:inst6|bin[1]                         ; seven_seg[3] ; clk        ;
; N/A   ; None         ; 14.508 ns  ; scan:inst6|bin[1]                         ; seven_seg[4] ; clk        ;
; N/A   ; None         ; 13.940 ns  ; scan:inst6|com_mone                       ; dig3         ; clk        ;
; N/A   ; None         ; 13.931 ns  ; scan:inst6|com_mten                       ; dig4         ; clk        ;
; N/A   ; None         ; 13.791 ns  ; scan:inst6|bin[3]                         ; seven_seg[3] ; clk        ;
; N/A   ; None         ; 13.783 ns  ; scan:inst6|bin[3]                         ; seven_seg[4] ; clk        ;
; N/A   ; None         ; 12.688 ns  ; scan:inst6|com_sten                       ; dig2         ; clk        ;
; N/A   ; None         ; 12.683 ns  ; scan:inst6|com_sone                       ; dig1         ; clk        ;
; N/A   ; None         ; 12.197 ns  ; uart:inst|uart_transmitter:u3|bct[1]      ; txd_doneH    ; clk        ;
; N/A   ; None         ; 10.887 ns  ; uart:inst|uart_transmitter:u3|bct[0]      ; txd_doneH    ; clk        ;
; N/A   ; None         ; 10.336 ns  ; uart:inst|uart_transmitter:u3|bct[3]      ; txd_doneH    ; clk        ;
; N/A   ; None         ; 9.819 ns   ; uart:inst|uart_transmitter:u3|tsr[0]      ; txd          ; clk        ;
; N/A   ; None         ; 9.806 ns   ; uart:inst|uart_transmitter:u3|bct[2]      ; txd_doneH    ; clk        ;
; N/A   ; None         ; 9.531 ns   ; uart:inst|uart_transmitter:u3|state.tdata ; txd_doneH    ; clk        ;
; N/A   ; None         ; 9.252 ns   ; uart:inst|uart_receiver:u2|rxd_readyH     ; rxd_readyH   ; clk        ;
; N/A   ; None         ; 9.189 ns   ; uart:inst|uart_transmitter:u3|bclk_dlayed ; txd_doneH    ; clk        ;
+-------+--------------+------------+-------------------------------------------+--------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                              ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+
; N/A           ; None        ; 4.238 ns  ; rst_n      ; scan:inst6|bin[0]                               ; clk      ;
; N/A           ; None        ; 4.238 ns  ; rst_n      ; scan:inst6|bin[2]                               ; clk      ;
; N/A           ; None        ; 4.220 ns  ; rst_n      ; scan:inst6|bin[1]                               ; clk      ;
; N/A           ; None        ; 4.220 ns  ; rst_n      ; scan:inst6|bin[3]                               ; clk      ;
; N/A           ; None        ; -2.366 ns ; txd_startH ; uart:inst|uart_transmitter:u3|txd_startH_d0     ; clk      ;
; N/A           ; None        ; -2.388 ns ; rxd        ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A           ; None        ; -2.707 ns ; rxd        ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A           ; None        ; -2.740 ns ; rxd        ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A           ; None        ; -2.874 ns ; rxd        ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A           ; None        ; -2.951 ns ; rxd        ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A           ; None        ; -3.102 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A           ; None        ; -3.397 ns ; rxd        ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A           ; None        ; -3.666 ns ; rst_n      ; uart:inst|uart_transmitter:u3|txd_startH_d0     ; clk      ;
; N/A           ; None        ; -3.666 ns ; rst_n      ; uart:inst|uart_transmitter:u3|txd_startH_d1     ; clk      ;
; N/A           ; None        ; -3.758 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A           ; None        ; -3.758 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A           ; None        ; -3.758 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A           ; None        ; -3.758 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A           ; None        ; -3.794 ns ; sel[2]     ; uart:inst|uart_receiver:u2|bclkx8_dlayed        ; clk      ;
; N/A           ; None        ; -3.879 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A           ; None        ; -3.879 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A           ; None        ; -3.879 ns ; rst_n      ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A           ; None        ; -4.121 ns ; sel[0]     ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A           ; None        ; -4.122 ns ; rxd        ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A           ; None        ; -4.124 ns ; rxd        ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A           ; None        ; -4.200 ns ; sel[1]     ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A           ; None        ; -4.256 ns ; rst_n      ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A           ; None        ; -4.355 ns ; sel[2]     ; uart:inst|uart_receiver:u2|rxd_readyH           ; clk      ;
; N/A           ; None        ; -4.626 ns ; sel[0]     ; uart:inst|uart_receiver:u2|bclkx8_dlayed        ; clk      ;
; N/A           ; None        ; -4.705 ns ; sel[1]     ; uart:inst|uart_receiver:u2|bclkx8_dlayed        ; clk      ;
; N/A           ; None        ; -4.803 ns ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[3]               ; clk      ;
; N/A           ; None        ; -4.882 ns ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[3]               ; clk      ;
; N/A           ; None        ; -5.037 ns ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[3]               ; clk      ;
; N/A           ; None        ; -5.217 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A           ; None        ; -5.252 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A           ; None        ; -5.252 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A           ; None        ; -5.276 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A           ; None        ; -5.276 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A           ; None        ; -5.276 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A           ; None        ; -5.276 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A           ; None        ; -5.276 ns ; rxd        ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A           ; None        ; -5.670 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A           ; None        ; -5.749 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A           ; None        ; -5.904 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[4]               ; clk      ;
; N/A           ; None        ; -5.975 ns ; sel[0]     ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A           ; None        ; -6.044 ns ; sel[0]     ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A           ; None        ; -6.054 ns ; sel[1]     ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A           ; None        ; -6.123 ns ; sel[1]     ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A           ; None        ; -6.209 ns ; sel[2]     ; uart:inst|uart_receiver:u2|state.recv_data      ; clk      ;
; N/A           ; None        ; -6.278 ns ; sel[2]     ; uart:inst|uart_receiver:u2|ct1[1]               ; clk      ;
; N/A           ; None        ; -6.326 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A           ; None        ; -6.326 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A           ; None        ; -6.326 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A           ; None        ; -6.326 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A           ; None        ; -6.405 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A           ; None        ; -6.405 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A           ; None        ; -6.405 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A           ; None        ; -6.405 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A           ; None        ; -6.421 ns ; sel[0]     ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A           ; None        ; -6.447 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A           ; None        ; -6.447 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A           ; None        ; -6.447 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A           ; None        ; -6.500 ns ; sel[1]     ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A           ; None        ; -6.512 ns ; sel[0]     ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A           ; None        ; -6.512 ns ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[0]               ; clk      ;
; N/A           ; None        ; -6.526 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A           ; None        ; -6.526 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A           ; None        ; -6.526 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A           ; None        ; -6.560 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[0]               ; clk      ;
; N/A           ; None        ; -6.560 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[2]               ; clk      ;
; N/A           ; None        ; -6.560 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[1]               ; clk      ;
; N/A           ; None        ; -6.560 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[3]               ; clk      ;
; N/A           ; None        ; -6.591 ns ; sel[1]     ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A           ; None        ; -6.591 ns ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[0]               ; clk      ;
; N/A           ; None        ; -6.625 ns ; sel[0]     ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A           ; None        ; -6.655 ns ; sel[2]     ; uart:inst|uart_receiver:u2|state.idle           ; clk      ;
; N/A           ; None        ; -6.681 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[6]               ; clk      ;
; N/A           ; None        ; -6.681 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[7]               ; clk      ;
; N/A           ; None        ; -6.681 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RSR[5]               ; clk      ;
; N/A           ; None        ; -6.704 ns ; sel[1]     ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A           ; None        ; -6.746 ns ; sel[2]     ; uart:inst|uart_receiver:u2|ct1[2]               ; clk      ;
; N/A           ; None        ; -6.746 ns ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[0]               ; clk      ;
; N/A           ; None        ; -6.859 ns ; sel[2]     ; uart:inst|uart_receiver:u2|ct1[0]               ; clk      ;
; N/A           ; None        ; -6.927 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A           ; None        ; -6.962 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A           ; None        ; -6.962 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A           ; None        ; -6.986 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A           ; None        ; -6.986 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A           ; None        ; -6.986 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A           ; None        ; -6.986 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A           ; None        ; -6.986 ns ; sel[0]     ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A           ; None        ; -7.006 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A           ; None        ; -7.041 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A           ; None        ; -7.041 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A           ; None        ; -7.065 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A           ; None        ; -7.065 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A           ; None        ; -7.065 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A           ; None        ; -7.065 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A           ; None        ; -7.065 ns ; sel[1]     ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A           ; None        ; -7.119 ns ; sel[0]     ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A           ; None        ; -7.161 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[5]               ; clk      ;
; N/A           ; None        ; -7.196 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[6]               ; clk      ;
; N/A           ; None        ; -7.196 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[7]               ; clk      ;
; N/A           ; None        ; -7.198 ns ; sel[1]     ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A           ; None        ; -7.220 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[0]               ; clk      ;
; N/A           ; None        ; -7.220 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[4]               ; clk      ;
; N/A           ; None        ; -7.220 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[1]               ; clk      ;
; N/A           ; None        ; -7.220 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[2]               ; clk      ;
; N/A           ; None        ; -7.220 ns ; sel[2]     ; uart:inst|uart_receiver:u2|RDR[3]               ; clk      ;
; N/A           ; None        ; -7.246 ns ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[1]               ; clk      ;
; N/A           ; None        ; -7.325 ns ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[1]               ; clk      ;
; N/A           ; None        ; -7.353 ns ; sel[2]     ; uart:inst|uart_receiver:u2|state.start_detected ; clk      ;
; N/A           ; None        ; -7.480 ns ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[1]               ; clk      ;
; N/A           ; None        ; -8.426 ns ; sel[0]     ; uart:inst|uart_receiver:u2|ct2[2]               ; clk      ;
; N/A           ; None        ; -8.505 ns ; sel[1]     ; uart:inst|uart_receiver:u2|ct2[2]               ; clk      ;
; N/A           ; None        ; -8.660 ns ; sel[2]     ; uart:inst|uart_receiver:u2|ct2[2]               ; clk      ;
+---------------+-------------+-----------+------------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition
    Info: Processing started: Tue May 17 07:58:27 2005
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off uart -c uart
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EPM1270T144C5ES are preliminary
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "sel[2]" is an undefined clock
    Info: Assuming node "sel[1]" is an undefined clock
    Info: Assuming node "sel[0]" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "uart:inst|br_gen:u1|bclkx8~22" as buffer
    Info: Detected gated clock "uart:inst|br_gen:u1|bclkx8~21" as buffer
    Info: Detected gated clock "uart:inst|br_gen:u1|bclkx8~24" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "uart:inst|br_gen:u1|bclkx8~23" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|cnt2" as buffer
    Info: Detected ripple clock "uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "uart:inst|br_gen:u1|bclkx8~29" as buffer
Info: Clock "clk" has Internal fmax of 42.98 MHz between source register "uart:inst|br_gen:u1|ctr3[2]" and destination register "uart:inst|uart_transmitter:u3|bct[2]" (period= 23.265 ns)
    Info: + Longest register to register delay is 6.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
        Info: 2: + IC(0.989 ns) + CELL(0.204 ns) = 1.193 ns; Loc. = LC_X1_Y10_N2; Fanout = 4; COMB Node = 'uart:inst|uart_transmitter:u3|inc~36'
        Info: 3: + IC(0.746 ns) + CELL(0.708 ns) = 2.647 ns; Loc. = LC_X1_Y10_N5; Fanout = 2; COMB Node = 'uart:inst|uart_transmitter:u3|add~41COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.126 ns) = 2.773 ns; Loc. = LC_X1_Y10_N6; Fanout = 2; COMB Node = 'uart:inst|uart_transmitter:u3|add~42COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.832 ns) = 3.605 ns; Loc. = LC_X1_Y10_N7; Fanout = 1; COMB Node = 'uart:inst|uart_transmitter:u3|add~43'
        Info: 6: + IC(2.360 ns) + CELL(0.286 ns) = 6.251 ns; Loc. = LC_X2_Y10_N4; Fanout = 4; REG Node = 'uart:inst|uart_transmitter:u3|bct[2]'
        Info: Total cell delay = 2.156 ns ( 34.49 % )
        Info: Total interconnect delay = 4.095 ns ( 65.51 % )
    Info: - Smallest clock skew is -16.450 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.838 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X2_Y10_N4; Fanout = 4; REG Node = 'uart:inst|uart_transmitter:u3|bct[2]'
            Info: Total cell delay = 2.100 ns ( 54.72 % )
            Info: Total interconnect delay = 1.738 ns ( 45.28 % )
        Info: - Longest clock path from clock "clk" to source register is 20.288 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X6_Y7_N4; Fanout = 9; REG Node = 'uart:inst|br_gen:u1|cnt2'
            Info: 3: + IC(4.600 ns) + CELL(1.321 ns) = 10.143 ns; Loc. = LC_X3_Y7_N1; Fanout = 4; REG Node = 'uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1]'
            Info: 4: + IC(1.928 ns) + CELL(0.521 ns) = 12.592 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; COMB Node = 'uart:inst|br_gen:u1|bclkx8~21'
            Info: 5: + IC(0.312 ns) + CELL(0.204 ns) = 13.108 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst|br_gen:u1|bclkx8~22'
            Info: 6: + IC(0.809 ns) + CELL(0.521 ns) = 14.438 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
            Info: 7: + IC(4.913 ns) + CELL(0.937 ns) = 20.288 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
            Info: Total cell delay = 5.988 ns ( 29.51 % )
            Info: Total interconnect delay = 14.300 ns ( 70.49 % )
    Info: + Micro clock to output delay of source is 0.384 ns
    Info: + Micro setup delay of destination is 0.180 ns
Info: Clock "sel[2]" has Internal fmax of 197.47 MHz between source register "uart:inst|br_gen:u1|ctr3[1]" and destination register "uart:inst|br_gen:u1|ctr3[2]" (period= 5.064 ns)
    Info: + Longest register to register delay is 4.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst|br_gen:u1|ctr3[1]'
        Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LC_X1_Y8_N8; Fanout = 1; COMB Node = 'uart:inst|br_gen:u1|add~90'
        Info: 3: + IC(1.714 ns) + CELL(1.268 ns) = 4.500 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
        Info: Total cell delay = 1.789 ns ( 39.76 % )
        Info: Total interconnect delay = 2.711 ns ( 60.24 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "sel[2]" to destination register is 11.491 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 2; CLK Node = 'sel[2]'
            Info: 2: + IC(3.577 ns) + CELL(0.932 ns) = 5.641 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
            Info: 3: + IC(4.913 ns) + CELL(0.937 ns) = 11.491 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
            Info: Total cell delay = 3.001 ns ( 26.12 % )
            Info: Total interconnect delay = 8.490 ns ( 73.88 % )
        Info: - Longest clock path from clock "sel[2]" to source register is 11.491 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 2; CLK Node = 'sel[2]'
            Info: 2: + IC(3.577 ns) + CELL(0.932 ns) = 5.641 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
            Info: 3: + IC(4.913 ns) + CELL(0.937 ns) = 11.491 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst|br_gen:u1|ctr3[1]'
            Info: Total cell delay = 3.001 ns ( 26.12 % )
            Info: Total interconnect delay = 8.490 ns ( 73.88 % )
    Info: + Micro clock to output delay of source is 0.384 ns
    Info: + Micro setup delay of destination is 0.180 ns
Info: Clock "sel[1]" has Internal fmax of 180.05 MHz between source register "uart:inst|br_gen:u1|ctr3[1]" and destination register "uart:inst|br_gen:u1|ctr3[2]" (period= 5.554 ns)
    Info: + Longest register to register delay is 4.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst|br_gen:u1|ctr3[1]'
        Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LC_X1_Y8_N8; Fanout = 1; COMB Node = 'uart:inst|br_gen:u1|add~90'
        Info: 3: + IC(1.714 ns) + CELL(1.268 ns) = 4.500 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
        Info: Total cell delay = 1.789 ns ( 39.76 % )
        Info: Total interconnect delay = 2.711 ns ( 60.24 % )
    Info: - Smallest clock skew is -0.490 ns
        Info: + Shortest clock path from clock "sel[1]" to destination register is 12.402 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'sel[1]'
            Info: 2: + IC(3.194 ns) + CELL(0.755 ns) = 5.081 ns; Loc. = LC_X1_Y7_N1; Fanout = 1; COMB Node = 'uart:inst|br_gen:u1|bclkx8~23'
            Info: 3: + IC(0.312 ns) + CELL(0.204 ns) = 5.597 ns; Loc. = LC_X1_Y7_N2; Fanout = 2; COMB Node = 'uart:inst|br_gen:u1|bclkx8~24'
            Info: 4: + IC(0.751 ns) + CELL(0.204 ns) = 6.552 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
            Info: 5: + IC(4.913 ns) + CELL(0.937 ns) = 12.402 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
            Info: Total cell delay = 3.232 ns ( 26.06 % )
            Info: Total interconnect delay = 9.170 ns ( 73.94 % )
        Info: - Longest clock path from clock "sel[1]" to source register is 12.892 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'sel[1]'
            Info: 2: + IC(3.648 ns) + CELL(0.932 ns) = 5.712 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst|br_gen:u1|bclkx8~22'
            Info: 3: + IC(0.809 ns) + CELL(0.521 ns) = 7.042 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
            Info: 4: + IC(4.913 ns) + CELL(0.937 ns) = 12.892 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst|br_gen:u1|ctr3[1]'
            Info: Total cell delay = 3.522 ns ( 27.32 % )
            Info: Total interconnect delay = 9.370 ns ( 72.68 % )
    Info: + Micro clock to output delay of source is 0.384 ns
    Info: + Micro setup delay of destination is 0.180 ns
Info: Clock "sel[0]" has Internal fmax of 179.82 MHz between source register "uart:inst|br_gen:u1|ctr3[1]" and destination register "uart:inst|br_gen:u1|ctr3[2]" (period= 5.561 ns)
    Info: + Longest register to register delay is 4.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst|br_gen:u1|ctr3[1]'
        Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LC_X1_Y8_N8; Fanout = 1; COMB Node = 'uart:inst|br_gen:u1|add~90'
        Info: 3: + IC(1.714 ns) + CELL(1.268 ns) = 4.500 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
        Info: Total cell delay = 1.789 ns ( 39.76 % )
        Info: Total interconnect delay = 2.711 ns ( 60.24 % )
    Info: - Smallest clock skew is -0.497 ns
        Info: + Shortest clock path from clock "sel[0]" to destination register is 12.323 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 3; CLK Node = 'sel[0]'
            Info: 2: + IC(3.454 ns) + CELL(0.932 ns) = 5.518 ns; Loc. = LC_X1_Y7_N2; Fanout = 2; COMB Node = 'uart:inst|br_gen:u1|bclkx8~24'
            Info: 3: + IC(0.751 ns) + CELL(0.204 ns) = 6.473 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
            Info: 4: + IC(4.913 ns) + CELL(0.937 ns) = 12.323 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
            Info: Total cell delay = 3.205 ns ( 26.01 % )
            Info: Total interconnect delay = 9.118 ns ( 73.99 % )
        Info: - Longest clock path from clock "sel[0]" to source register is 12.820 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 3; CLK Node = 'sel[0]'
            Info: 2: + IC(3.060 ns) + CELL(0.932 ns) = 5.124 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; COMB Node = 'uart:inst|br_gen:u1|bclkx8~21'
            Info: 3: + IC(0.312 ns) + CELL(0.204 ns) = 5.640 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst|br_gen:u1|bclkx8~22'
            Info: 4: + IC(0.809 ns) + CELL(0.521 ns) = 6.970 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
            Info: 5: + IC(4.913 ns) + CELL(0.937 ns) = 12.820 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst|br_gen:u1|ctr3[1]'
            Info: Total cell delay = 3.726 ns ( 29.06 % )
            Info: Total interconnect delay = 9.094 ns ( 70.94 % )
    Info: + Micro clock to output delay of source is 0.384 ns
    Info: + Micro setup delay of destination is 0.180 ns
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "scan:inst6|min_ten[0]" and destination pin or register "scan:inst6|bin[0]" for clock "clk" (Hold time is 3.641 ns)
    Info: + Largest clock skew is 5.338 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.176 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X10_Y6_N6; Fanout = 14; REG Node = 'clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13]'
            Info: 3: + IC(4.017 ns) + CELL(0.937 ns) = 9.176 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6|bin[0]'
            Info: Total cell delay = 3.421 ns ( 37.28 % )
            Info: Total interconnect delay = 5.755 ns ( 62.72 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.838 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'scan:inst6|min_ten[0]'
            Info: Total cell delay = 2.100 ns ( 54.72 % )
            Info: Total interconnect delay = 1.738 ns ( 45.28 % )
    Info: - Micro clock to output delay of source is 0.384 ns
    Info: - Shortest register to register delay is 1.538 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'scan:inst6|min_ten[0]'
        Info: 2: + IC(0.935 ns) + CELL(0.603 ns) = 1.538 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6|bin[0]'
        Info: Total cell delay = 0.603 ns ( 39.21 % )
        Info: Total interconnect delay = 0.935 ns ( 60.79 % )
    Info: + Micro hold delay of destination is 0.225 ns
Info: tsu for register "uart:inst|uart_receiver:u2|ct2[2]" (data pin = "sel[1]", clock pin = "clk") is 10.094 ns
    Info: + Longest pin to register delay is 13.752 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'sel[1]'
        Info: 2: + IC(3.648 ns) + CELL(0.932 ns) = 5.712 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst|br_gen:u1|bclkx8~22'
        Info: 3: + IC(0.767 ns) + CELL(0.755 ns) = 7.234 ns; Loc. = LC_X1_Y7_N3; Fanout = 5; COMB Node = 'uart:inst|uart_receiver:u2|bclkx8_rising'
        Info: 4: + IC(0.312 ns) + CELL(0.204 ns) = 7.750 ns; Loc. = LC_X1_Y7_N4; Fanout = 8; COMB Node = 'uart:inst|uart_receiver:u2|ok_en~52'
        Info: 5: + IC(1.232 ns) + CELL(0.204 ns) = 9.186 ns; Loc. = LC_X2_Y7_N0; Fanout = 3; COMB Node = 'uart:inst|uart_receiver:u2|inc2~4'
        Info: 6: + IC(0.750 ns) + CELL(0.708 ns) = 10.644 ns; Loc. = LC_X2_Y7_N6; Fanout = 2; COMB Node = 'uart:inst|uart_receiver:u2|add~87COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.126 ns) = 10.770 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; COMB Node = 'uart:inst|uart_receiver:u2|add~88COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.832 ns) = 11.602 ns; Loc. = LC_X2_Y7_N8; Fanout = 1; COMB Node = 'uart:inst|uart_receiver:u2|add~89'
        Info: 9: + IC(1.864 ns) + CELL(0.286 ns) = 13.752 ns; Loc. = LC_X2_Y7_N5; Fanout = 4; REG Node = 'uart:inst|uart_receiver:u2|ct2[2]'
        Info: Total cell delay = 5.179 ns ( 37.66 % )
        Info: Total interconnect delay = 8.573 ns ( 62.34 % )
    Info: + Micro setup delay of destination is 0.180 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.838 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X2_Y7_N5; Fanout = 4; REG Node = 'uart:inst|uart_receiver:u2|ct2[2]'
        Info: Total cell delay = 2.100 ns ( 54.72 % )
        Info: Total interconnect delay = 1.738 ns ( 45.28 % )
Info: tco from clock "clk" to destination pin "txd_doneH" through register "uart:inst|br_gen:u1|ctr3[2]" is 24.846 ns
    Info: + Longest clock path from clock "clk" to source register is 20.288 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X6_Y7_N4; Fanout = 9; REG Node = 'uart:inst|br_gen:u1|cnt2'
        Info: 3: + IC(4.600 ns) + CELL(1.321 ns) = 10.143 ns; Loc. = LC_X3_Y7_N1; Fanout = 4; REG Node = 'uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1]'
        Info: 4: + IC(1.928 ns) + CELL(0.521 ns) = 12.592 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; COMB Node = 'uart:inst|br_gen:u1|bclkx8~21'
        Info: 5: + IC(0.312 ns) + CELL(0.204 ns) = 13.108 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst|br_gen:u1|bclkx8~22'
        Info: 6: + IC(0.809 ns) + CELL(0.521 ns) = 14.438 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst|br_gen:u1|bclkx8~29'
        Info: 7: + IC(4.913 ns) + CELL(0.937 ns) = 20.288 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
        Info: Total cell delay = 5.988 ns ( 29.51 % )
        Info: Total interconnect delay = 14.300 ns ( 70.49 % )
    Info: + Micro clock to output delay of source is 0.384 ns
    Info: + Longest register to pin delay is 4.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst|br_gen:u1|ctr3[2]'
        Info: 2: + IC(0.996 ns) + CELL(0.204 ns) = 1.200 ns; Loc. = LC_X1_Y10_N9; Fanout = 2; COMB Node = 'uart:inst|uart_transmitter:u3|txd_doneH~1'
        Info: 3: + IC(0.652 ns) + CELL(2.322 ns) = 4.174 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'txd_doneH'
        Info: Total cell delay = 2.526 ns ( 60.52 % )
        Info: Total interconnect delay = 1.648 ns ( 39.48 % )
Info: th for register "scan:inst6|bin[0]" (data pin = "rst_n", clock pin = "clk") is 4.238 ns
    Info: + Longest clock path from clock "clk" to destination register is 9.176 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X10_Y6_N6; Fanout = 14; REG Node = 'clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13]'
        Info: 3: + IC(4.017 ns) + CELL(0.937 ns) = 9.176 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6|bin[0]'
        Info: Total cell delay = 3.421 ns ( 37.28 % )
        Info: Total interconnect delay = 5.755 ns ( 62.72 % )
    Info: + Micro hold delay of destination is 0.225 ns
    Info: - Shortest pin to register delay is 5.163 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 66; PIN Node = 'rst_n'
        Info: 2: + IC(2.763 ns) + CELL(1.268 ns) = 5.163 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6|bin[0]'
        Info: Total cell delay = 2.400 ns ( 46.48 % )
        Info: Total interconnect delay = 2.763 ns ( 53.52 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Tue May 17 07:58:29 2005
    Info: Elapsed time: 00:00:02


