#PART	EK-KDJ1A-UG-001
#TITLE	KDJ11-A CPU Module User's Guide
1	Chapter 1	Architecture
2	1.1	Description
2	1.2	General Purpose Registers
3	1.2.1	Registers
3	1.2.2	Stack Pointer
3	1.2.3	Program Counter
2	1.3	System Control Registers
3	1.3.1	Processor Status Word (Address: 17 777 776)
3	1.3.2	CPU Error Register (Address: 17 777 766)
3	1.3.3	Program Interrupt Request Register (Address: 17 777 772)
3	1.3.4	Line Time Clock Register (Address: 17 777 546)
3	1.3.5	Maintenance Register (Address: 17 777 750)
2	1.4	Interrupts
2	1.5	Memory Management
3	1.5.1	Memory Mapping
4	1.5.1.1	16-Bit Mapping
4	1.5.1.2	18-Bit Mapping
4	1.5.1.3	22-Bit Mapping
3	1.5.2	Compatibility
3	1.5.3	Virtual Addressing
3	1.5.4	Interrupt Conditions Under Memory Management Control
3	1.5.5	Construction of a Physical Address
3	1.5.6	Memory Management Registers
4	1.5.6.1	Page Address Registers
4	1.5.6.2	Page Descriptor Register
3	1.5.7	Fault Recovery Registers
4	1.5.7.1	Memory Management Register 0 (Address: 17 777 572)
4	1.5.7.2	Memory Management Register 1 (Address: 17 777 574)
4	1.5.7.3	Memory Management Register 2 (Address: 17 777 576)
4	1.5.7.4	Memory Management Register 3 (Address: 17 772 516)
4	1.5.7.5	Instruction Back-Up/Restart Recovery
4	1.5.7.6	Clearing Status Registers Following Abort
4	1.5.7.7	Multiple Faults
3	1.5.8	Typical Usage Examples
4	1.5.8.1	Typical Memory Page
4	1.5.8.2	Nonconsecutive Memory Pages
4	1.5.8.3	Stack Memory Pages
3	1.5.9	Transparency
2	1.6	Cache Memory
3	1.6.1	Parity
4	1.6.1.1	Parity Errors
4	1.6.1.2	Multiple Cache Parity Errors
3	1.6.2	Memory System Registers
4	1.6.2.1	Cache Control Register (Address: 17 777 746)
4	1.6.2.2	Hit/Miss Register (Address: 17 777 752)
4	1.6.2.3	Memory System Error Register (Address: 17 777 744)
2	1.7	Floating-Point
3	1.7.1	Floating-Point Data Formats
4	1.7.1.1	Nonvanishing Floating-Point Numbers
4	1.7.1.2	Floating-Point Zero
4	1.7.1.3	The Undefined Variable
4	1.7.1.4	Floating-Point Data
3	1.7.2	Floating-Point Registers
4	1.7.2.1	Floating-Point Accumulator
4	1.7.2.2	Floating-Point Status Register (FPS)
4	1.7.2.3	Floating-Point Exception Registers (FEC, FEA)
3	1.7.3	Floating-Point Instruction Addressing
3	1.7.4	Accuracy
2	1.8	Software Systems
1	Chapter 2	Installation
2	2.1	Introduction
2	2.2	Configuration
3	2.2.1	Power-Up Options
4	2.2.1.1	Power-Up Option 0
4	2.2.1.2	Power-Up Option 1
4	2.2.1.3	Power-Up Option 2
4	2.2.1.4	Power-Up Option 3
3	2.2.2	HALT Option
3	2.2.3	Boot Address
3	2.2.4	Wakeup Disable
3	2.2.5	BEVNT Recognition
3	2.2.6	Factory Configuration
2	2.3	Diagnostic LEDs
2	2.4	Maintenance Register (Address 17 777 750)
2	2.5	Power-Up Sequence
2	2.6	Power-Down Sequence
2	2.7	Exit Micro-ODT Sequence
2	2.8	Module Contact Finger Identification
2	2.9	Hardware Options
3	2.9.1	LSI-11 Options
3	2.9.2	Restricted LSI-11 Options
3	2.9.3	Enclosures
2	2.10	System Differences
2	2.11	KDJ11-A System
2	2.12	Module Installation Procedure
2	2.13	Specifications
1	Chapter 3	Console On-Line Debugging Technique (ODT)
2	3.1	Introduction
2	3.2	Terminal Interface
2	3.3	Console ODT Entry Conditions
2	3.4	ODT Operation of the Console Serial-Line Interface
3	3.4.1	Console ODT Input Sequence
3	3.4.2	Console ODT Output Sequence
2	3.5	Console ODT Command Set
3	3.5.1	/ (ASCII 057) -- Slash
3	3.5.2	<CR> (ASCII 15) -- Carriage Return
3	3.5.3	<LF> (ASCII 12) -- Line Feed
3	3.5.4	$ (ASCII 044) or R (ASCII 122) -- Internal Register Designator
3	3.5.5	S (ASCII 123) -- Processor Status Word Designator
3	3.5.6	G (ASCII 107) -- Go
3	3.5.7	P (ASCII 120) -- Proceed
3	3.5.8	Control-Shift-S (ASCII 23) -- Binary Dump
3	3.5.9	Reserved Command
2	3.6	KDJ11-A Address Specification
3	3.6.1	Processor I/O Addresses
3	3.6.2	Stack Pointer Selection
3	3.6.3	Entering of Octal Digits
3	3.6.4	ODT Timeout
2	3.7	Invalid Characters
1	Chapter 4	Functional Theory
2	4.1	Introduction
2	4.2	DCJ11 Microprocessor
3	4.2.1	Initialization (MINIT L)
3	4.2.2	Output Signals
4	4.2.2.1	Address Input/Output (AIO<03:00> H)
4	4.2.2.2	Bank Select (BS1 H, BS0 H)
4	4.2.2.3	Address Latch Enable (ALE L)
4	4.2.2.4	Stretch Control (SCTL L)
4	4.2.2.5	Strobe (STRB L)
4	4.2.2.6	Buffer Control (BUFCTL L)
4	4.2.2.7	Predecode Strobe (PRDC L)
4	4.2.2.8	Clock (CLK H)
3	4.2.3	Input Signals
4	4.2.3.1	MISS L
4	4.2.3.2	Data Valid (DV L)
4	4.2.3.3	Continue (CONT L)
4	4.2.3.4	DMA Request (DMR L)
4	4.2.3.5	IRQ <07:04> H
4	4.2.3.6	HALT H
4	4.2.3.7	EVNT H
4	4.2.3.8	PWR FAIL L
4	4.2.3.9	PARITY L
4	4.2.3.10	ABORT L
4	4.2.3.11	FPA FPE L
3	4.2.4	MDAL <21:00>
3	4.2.5	DCJ11 Timing
4	4.2.5.1	NOP
4	4.2.5.2	Bus Read
4	4.2.5.3	Bus Write
4	4.2.5.4	General-Purpose Read
4	4.2.5.5	General-Purpose Write
4	4.2.5.6	IACK
2	4.3	State Sequencer
3	4.3.1	DCJ11
3	4.3.2	LSI-11 Bus Signals
3	4.3.3	LSI-11 Bus Receivers
3	4.3.4	LSI-11 Bus Transmitters
3	4.3.5	Maintenance Register
3	4.3.6	DMA Register
3	4.3.7	Cache Data Path
3	4.3.8	Cache Memory
3	4.3.9	Floating-Point Accelerator
3	4.3.10	Bus Traffic
4	4.3.10.1	Addressing Busing
4	4.3.10.2	Read Data
4	4.3.10.3	Write Data
2	4.4	Cache Data Path
3	4.4.1	DCJ11 Input Signals
3	4.4.2	State Sequencer Inputs
3	4.4.3	System Memory Parity
3	4.4.4	Cache Memory Parity
3	4.4.5	Timeout
3	4.4.6	Cache Control Register
3	4.4.7	Memory System Error Register
3	4.4.8	LTC Register
3	4.4.9	Flush Counter
3	4.4.10	Address Register
3	4.4.11	CDP Outputs
2	4.5	Cache Memory
3	4.5.1	Cache Data
3	4.5.2	Data Parity Logic
3	4.5.3	Parity Data
3	4.5.4	TAG RAM
3	4.5.5	Hit/Miss Logic
2	4.6	Bus Receivers
2	4.7	Bus Transmitters
2	4.8	Output Control
2	4.9	Input Control
2	4.10	DMA Monitor Register
2	4.11	Initialization/Maintenance Register
2	4.12	Status LEDs
1	Chaper 5	Extended LSI-11 Bus
2	5.1	Introduction
2	5.2	Bus Signal Nomenclature
2	5.3	Data Transfer Bus Cycles
3	5.3.1	Bus Cycle Protocol
4	5.3.1.1	Device Addressing
4	5.3.1.2	DATI
4	5.3.1.3	DATO(B)
4	5.3.1.4	DATIO(B)
2	5.4	Direct Memory Access (DMA)
2	5.5	Interrupts
3	5.5.1	Device Priority
3	5.5.2	Interrupt Protocol
3	5.5.3	4-Level Interrupt Configurations
2	5.6	Control Functions
3	5.6.1	Memory Refresh
3	5.6.2	Halt
3	5.6.3	Initialization
3	5.6.4	Power Status
4	5.6.4.1	BDCOK H
4	5.6.4.2	BPOK H
4	5.6.4.3	Power-Up
4	5.6.4.4	Power-Down
3	5.6.5	BEVENT L
2	5.7	Bus Electrical Characteristics
3	5.7.1	Signal-Level Specification
3	5.7.2	AC Bus Load Definition
3	5.7.3	DC Bus Load Definition
3	5.7.4	120 Ohm LSI-11 Bus
3	5.7.5	Bus Drivers
3	5.7.6	Bus Receivers
3	5.7.7	KDJ11-A Bus Termination
3	5.7.8	Bus Interconnection Wiring
4	5.7.8.1	Backplane Wiring
4	5.7.8.2	Intrabackplane Bus Wiring
4	5.7.8.3	Power and Ground
4	5.7.8.4	Maintenance and Spare Pins
2	5.8	System Configurations
3	5.8.1	Rules for Configuring Single-Backplane Systems
3	5.8.2	Rules for Configuring Multiple-Backplane Systems
3	5.8.3	Power Supply Loading
1	Chapter 6	Addressing Modes and Base Instruction Set
2	6.1	Introduction
2	6.2	Addressing Modes
3	6.2.1	Single-Operand Addressing
3	6.2.2	Double-Operand Addressing
3	6.2.3	Direct Addressing
4	6.2.3.1	Register Mode
4	6.2.3.2	Autoincrement Mode [OPR (Rn)+]
4	6.2.3.3	Autodecrement Mode [OPR -(Rn)]
4	6.2.3.4	Index Mode [OPR X(Rn)]
3	6.2.4	Deferred (Indirect) Addressing
3	6.2.5	Use Of The PC as a General-Purpose Register
4	6.2.5.1	Immediate Mode [OPR #n,DD]
4	6.2.5.2	Absolute Addressing Mode [OPR @#A]
4	6.2.5.3	Relative Addressing Mode [OPR A or OPR X(PC)]
4	6.2.5.4	Relative-Deferred Addressing Mode [OPR @A or OPR @X(PC)]
3	6.2.6	Use Of The Stack Pointer as a General-Purpose Register
2	6.3	Instruction Set
3	6.3.1	Instruction Formats
3	6.3.2	Byte Instructions
3	6.3.3	List Of Instructions
3	6.3.4	Single-Operand Instructions
4	6.3.4.1	General
4	6.3.4.2	Shifts and Rotates
4	6.3.4.3	Multiple-Precision
4	6.3.4.4	PS Word Operations
3	6.3.5	Double-Operand Instructions
4	6.3.5.1	General
4	6.3.5.2	Logical
3	6.3.6	Program Control Instructions
4	6.3.6.1	Branches
4	6.3.6.2	Signed Conditional Branches
4	6.3.6.3	Unsigned Conditional Branches
4	6.3.6.4	Jump and Subroutine Instructions
4	6.3.6.5	Traps
4	6.3.6.6	Miscellaneous Program Control
4	6.3.6.7	Reserved Instruction Traps
4	6.3.6.8	Trace Trap
3	6.3.7	Miscellaneous Instructions
3	6.3.8	Condition Code Operators
1	Chapter 7	Floating-Point Arithmetic
2	7.1	Introduction
2	7.2	Floating-Point Data Formats
3	7.2.1	Nonvanishing Floating-Point Numbers
3	7.2.2	Floating-Point Zero
3	7.2.3	Undefined Variables
3	7.2.4	Floating-Point Data
2	7.3	Floating-Point Status Register (FPS)
2	7.4	Floating Exception Code and Address Registers
2	7.5	Floating-Point Instruction Addressing
2	7.6	Accuracy
2	7.7	Floating-Point Instructions
1	Chapter 8	Programming Techniques
2	8.1	Introduction
2	8.2	Position-Independent Code
3	8.2.1	Use of Addressing Modes in the Construction of Position-Independent Code
3	8.2.2	Comparison of Position-Dependent and Position-Independent Code
2	8.3	Stacks
3	8.3.1	Pushing onto a Stack
3	8.3.2	Popping from a Stack
3	8.3.3	Deleting Items from a Stack
3	8.3.4	Stack Uses
3	8.3.5	Stack Use Examples
3	8.3.6	Subroutine Linkage
4	8.3.6.1	Return from a Subroutine
4	8.3.6.2	Subroutine Advantages
3	8.3.7	Interrupts
4	8.3.7.1	Interrupt Service Routines
4	8.3.7.2	Nesting
3	8.3.8	Reentrancy
4	8.3.8.1	Reentrant Code
4	8.3.8.2	Writing Reentrant Code
3	8.3.9	Coroutines
4	8.3.9.1	Coroutine Calls
4	8.3.9.2	Coroutines Versus Subroutines
4	8.3.9.3	Using Coroutines
3	8.3.10	Recursion
3	8.3.11	Processor Traps
4	8.3.11.1	Trap Instructions
4	8.3.11.2	Use of Macro Calls
3	8.3.12	Conversion Routines
2	8.4	Programming the Processor Status Word
2	8.5	Programming Peripherals
2	8.6	PDP-11 Programming Examples
2	8.7	Looping Techniques
1	Chapter 9	Boot ROMs and Diagnostics
2	9.1	Introduction
2	9.2	MXV11-B2 ROM Set
3	9.2.1	Power-Up
3	9.2.2	Automatic Booting
3	9.2.3	Manual Booting
3	9.2.4	Error and Help Messages
2	9.3	Diagnostics
2	9.4	Diagnostic Example
1	Appendix A	Instruction Timing
2	A.1	General
2	A.2	Base Instruction Set Timing
2	A.3	Floating-Point Instruction Set Timing
1	Appendix B	Programming Differences
