

================================================================
== Vitis HLS Report for 'ban_interface'
================================================================
* Date:           Fri Feb 11 12:36:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       59|  10.000 ns|  0.590 us|    2|   60|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 187
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 14 30 44 52 55 57 73 104 106 165 179 182 183 185 22 187 26 65 69 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 187 7 
6 --> 187 5 11 
7 --> 187 8 
8 --> 9 187 
9 --> 10 187 
10 --> 187 
11 --> 187 
12 --> 13 
13 --> 187 
14 --> 15 
15 --> 187 21 16 
16 --> 17 187 
17 --> 18 187 
18 --> 19 187 
19 --> 20 187 
20 --> 187 
21 --> 187 
22 --> 23 187 
23 --> 24 187 
24 --> 25 
25 --> 187 
26 --> 27 187 
27 --> 28 187 
28 --> 29 
29 --> 187 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 187 
41 --> 42 43 
42 --> 187 
43 --> 187 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 187 
49 --> 50 51 
50 --> 187 
51 --> 187 
52 --> 53 
53 --> 54 
54 --> 187 
55 --> 56 
56 --> 187 
57 --> 58 
58 --> 187 59 60 61 62 63 64 
59 --> 187 
60 --> 187 
61 --> 187 
62 --> 187 
63 --> 187 
64 --> 187 
65 --> 66 187 
66 --> 67 187 
67 --> 68 
68 --> 187 
69 --> 70 187 
70 --> 71 187 
71 --> 72 
72 --> 187 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 187 
104 --> 105 
105 --> 187 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 187 
162 --> 163 164 
163 --> 187 
164 --> 187 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 187 
176 --> 177 178 
177 --> 187 
178 --> 187 
179 --> 180 
180 --> 181 
181 --> 187 
182 --> 187 
183 --> 184 
184 --> 187 
185 --> 186 
186 --> 187 
187 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 0"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 189 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op1"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op2"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f_op"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op" [../src/ban_interface.cpp:4]   --->   Operation 198 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%f_op_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %f_op" [../src/ban_interface.cpp:4]   --->   Operation 199 'read' 'f_op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%b_op1_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op1" [../src/ban_interface.cpp:10]   --->   Operation 200 'read' 'b_op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%b_op2_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op2" [../src/ban_interface.cpp:10]   --->   Operation 201 'read' 'b_op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.78ns)   --->   "%switch_ln8 = switch i32 %op_read, void %_ifconv, i32 0, void, i32 1, void, i32 2, void, i32 3, void, i32 4, void, i32 5, void, i32 6, void, i32 7, void, i32 8, void, i32 9, void %_ifconv40, i32 10, void %_ifconv70, i32 11, void %_ifconv100, i32 12, void %_ifconv145, i32 13, void, i32 14, void, i32 15, void, i32 16, void, i32 17, void, i32 18, void, i32 19, void, i32 20, void %_ifconv190, i32 21, void" [../src/ban_interface.cpp:8]   --->   Operation 202 'switch' 'switch_ln8' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln22_16 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 203 'trunc' 'trunc_ln22_16' <Predicate = (op_read == 18)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.99ns)   --->   "%icmp_ln22_1 = icmp_eq  i32 %trunc_ln22_16, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 204 'icmp' 'icmp_ln22_1' <Predicate = (op_read == 18)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.76ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 205 'br' 'br_ln22' <Predicate = (op_read == 18)> <Delay = 0.76>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 206 'partselect' 'trunc_ln22_6' <Predicate = (op_read == 18 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %trunc_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 207 'bitcast' 'bitcast_ln22_2' <Predicate = (op_read == 18 & icmp_ln22_1)> <Delay = 0.00>
ST_1 : Operation 208 [2/2] (2.78ns)   --->   "%tmp_115 = fcmp_oeq  i32 %bitcast_ln22_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 208 'fcmp' 'tmp_115' <Predicate = (op_read == 18 & icmp_ln22_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 209 'trunc' 'trunc_ln22' <Predicate = (op_read == 17)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.99ns)   --->   "%icmp_ln22 = icmp_eq  i32 %trunc_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 210 'icmp' 'icmp_ln22' <Predicate = (op_read == 17)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.76ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 211 'br' 'br_ln22' <Predicate = (op_read == 17)> <Delay = 0.76>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 212 'partselect' 'trunc_ln22_5' <Predicate = (op_read == 17 & icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %trunc_ln22_5" [../src/ban_s3.cpp:22]   --->   Operation 213 'bitcast' 'bitcast_ln22_1' <Predicate = (op_read == 17 & icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 214 [2/2] (2.78ns)   --->   "%tmp_112 = fcmp_oeq  i32 %bitcast_ln22_1, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 214 'fcmp' 'tmp_112' <Predicate = (op_read == 17 & icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:18]   --->   Operation 215 'trunc' 'trunc_ln18_2' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:18]   --->   Operation 216 'trunc' 'trunc_ln18_3' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.99ns)   --->   "%icmp_ln18_1 = icmp_eq  i32 %trunc_ln18_2, i32 %trunc_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 217 'icmp' 'icmp_ln18_1' <Predicate = (op_read == 8)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.76ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 218 'br' 'br_ln18' <Predicate = (op_read == 8)> <Delay = 0.76>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 219 'partselect' 'trunc_ln18_6' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln18_2 = bitcast i32 %trunc_ln18_6" [../src/ban_s3.cpp:18]   --->   Operation 220 'bitcast' 'bitcast_ln18_2' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 221 'partselect' 'trunc_ln18_7' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln18_3 = bitcast i32 %trunc_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 222 'bitcast' 'bitcast_ln18_3' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 0.00>
ST_1 : Operation 223 [2/2] (2.78ns)   --->   "%tmp_105 = fcmp_oeq  i32 %bitcast_ln18_2, i32 %bitcast_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 223 'fcmp' 'tmp_105' <Predicate = (op_read == 8 & icmp_ln18_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:18]   --->   Operation 224 'trunc' 'trunc_ln18' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:18]   --->   Operation 225 'trunc' 'trunc_ln18_1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.99ns)   --->   "%icmp_ln18 = icmp_eq  i32 %trunc_ln18, i32 %trunc_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 226 'icmp' 'icmp_ln18' <Predicate = (op_read == 7)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.76ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 227 'br' 'br_ln18' <Predicate = (op_read == 7)> <Delay = 0.76>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln18_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 228 'partselect' 'trunc_ln18_4' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %trunc_ln18_4" [../src/ban_s3.cpp:18]   --->   Operation 229 'bitcast' 'bitcast_ln18' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln18_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:18]   --->   Operation 230 'partselect' 'trunc_ln18_5' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %trunc_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 231 'bitcast' 'bitcast_ln18_1' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (2.78ns)   --->   "%tmp_102 = fcmp_oeq  i32 %bitcast_ln18, i32 %bitcast_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 232 'fcmp' 'tmp_102' <Predicate = (op_read == 7 & icmp_ln18)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 233 'partselect' 'trunc_ln9' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.35ns)   --->   "%xor_ln131 = xor i32 %trunc_ln9, i32 2147483648" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 234 'xor' 'xor_ln131' <Predicate = (op_read == 4)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 51> <Delay = 2.78>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln227_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:227]   --->   Operation 235 'partselect' 'trunc_ln227_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln227_2 = bitcast i32 %trunc_ln227_2" [../src/ban_s3.cpp:227]   --->   Operation 236 'bitcast' 'bitcast_ln227_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [2/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 237 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 52> <Delay = 3.35>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln22_30 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 238 'trunc' 'trunc_ln22_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.99ns)   --->   "%icmp_ln22_3 = icmp_ne  i32 %trunc_ln22_30, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 239 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 240 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln22_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 241 'partselect' 'trunc_ln22_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln22_12 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 242 'bitcast' 'bitcast_ln22_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_12, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 243 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln22_31 = trunc i32 %bitcast_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 244 'trunc' 'trunc_ln22_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.84ns)   --->   "%icmp_ln22_12 = icmp_ne  i8 %tmp_93, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 245 'icmp' 'icmp_ln22_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (1.05ns)   --->   "%icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_18, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 246 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.28ns)   --->   "%or_ln22_7 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 247 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.84ns)   --->   "%icmp_ln22_14 = icmp_ne  i8 %tmp_94, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 248 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (1.05ns)   --->   "%icmp_ln22_15 = icmp_eq  i23 %trunc_ln22_31, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 249 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.28ns)   --->   "%or_ln22_8 = or i1 %icmp_ln22_15, i1 %icmp_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 250 'or' 'or_ln22_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.28ns)   --->   "%and_ln22_9 = and i1 %or_ln22_7, i1 %or_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 251 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 252 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.28ns)   --->   "%and_ln22_10 = and i1 %and_ln22_9, i1 %tmp_95" [../src/ban_s3.cpp:22]   --->   Operation 253 'and' 'and_ln22_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln22_1)   --->   "%xor_ln22_4 = xor i1 %and_ln22_10, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 254 'xor' 'xor_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln22_1 = or i1 %icmp_ln22_3, i1 %xor_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 255 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %or_ln22_1, void, void %.critedge377" [../src/ban_s3.cpp:22]   --->   Operation 256 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 257 'partselect' 'trunc_ln22_8' <Predicate = (!or_ln22_1)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %trunc_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 258 'bitcast' 'bitcast_ln22_4' <Predicate = (!or_ln22_1)> <Delay = 0.00>
ST_3 : Operation 259 [2/2] (2.78ns)   --->   "%tmp_118 = fcmp_oeq  i32 %bitcast_ln22_4, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 259 'fcmp' 'tmp_118' <Predicate = (!or_ln22_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.99ns)   --->   "%icmp_ln230_3 = icmp_slt  i32 %trunc_ln22_30, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 260 'icmp' 'icmp_ln230_3' <Predicate = (or_ln22_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [2/2] (2.78ns)   --->   "%tmp_116 = fcmp_olt  i32 %bitcast_ln227_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 261 'fcmp' 'tmp_116' <Predicate = (or_ln22_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 53> <Delay = 3.06>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 262 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln22_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 263 'partselect' 'trunc_ln22_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.84ns)   --->   "%icmp_ln22_24 = icmp_ne  i8 %tmp_117, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 264 'icmp' 'icmp_ln22_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (1.05ns)   --->   "%icmp_ln22_25 = icmp_eq  i23 %trunc_ln22_22, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 265 'icmp' 'icmp_ln22_25' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_15)   --->   "%or_ln22_13 = or i1 %icmp_ln22_25, i1 %icmp_ln22_24" [../src/ban_s3.cpp:22]   --->   Operation 266 'or' 'or_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/2] (2.78ns)   --->   "%tmp_118 = fcmp_oeq  i32 %bitcast_ln22_4, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 267 'fcmp' 'tmp_118' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_15 = and i1 %or_ln22_13, i1 %tmp_118" [../src/ban_s3.cpp:22]   --->   Operation 268 'and' 'and_ln22_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_15, void %.critedge377.thread, void %_ZNK3BaneqEf.exit.i300" [../src/ban_s3.cpp:22]   --->   Operation 269 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 270 'partselect' 'trunc_ln22_12' <Predicate = (and_ln22_15)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln22_8 = bitcast i32 %trunc_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 271 'bitcast' 'bitcast_ln22_8' <Predicate = (and_ln22_15)> <Delay = 0.00>
ST_4 : Operation 272 [2/2] (2.78ns)   --->   "%tmp_141 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 272 'fcmp' 'tmp_141' <Predicate = (and_ln22_15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 54> <Delay = 3.83>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 273 'partselect' 'tmp_140' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln22_26 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 274 'partselect' 'trunc_ln22_26' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.84ns)   --->   "%icmp_ln22_30 = icmp_ne  i8 %tmp_140, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 275 'icmp' 'icmp_ln22_30' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (1.05ns)   --->   "%icmp_ln22_31 = icmp_eq  i23 %trunc_ln22_26, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 276 'icmp' 'icmp_ln22_31' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_18)   --->   "%or_ln22_16 = or i1 %icmp_ln22_31, i1 %icmp_ln22_30" [../src/ban_s3.cpp:22]   --->   Operation 277 'or' 'or_ln22_16' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/2] (2.78ns)   --->   "%tmp_141 = fcmp_oeq  i32 %bitcast_ln22_8, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 278 'fcmp' 'tmp_141' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_18 = and i1 %or_ln22_16, i1 %tmp_141" [../src/ban_s3.cpp:22]   --->   Operation 279 'and' 'and_ln22_18' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.76ns)   --->   "%br_ln87 = br i1 %and_ln22_18, void %.critedge377.thread, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.h:87]   --->   Operation 280 'br' 'br_ln87' <Predicate = (!or_ln22_1 & and_ln22_15)> <Delay = 0.76>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge66"   --->   Operation 281 'br' 'br_ln0' <Predicate = (!or_ln22_1 & !and_ln22_18) | (!or_ln22_1 & !and_ln22_15)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %icmp_ln22_3, void %._crit_edge68, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 282 'br' 'br_ln230' <Predicate = (or_ln22_1 & !pl_3) | (!or_ln22_1 & !and_ln22_18) | (!or_ln22_1 & !and_ln22_15)> <Delay = 0.76>
ST_5 : Operation 283 [2/2] (2.78ns)   --->   "%tmp_167 = fcmp_olt  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 283 'fcmp' 'tmp_167' <Predicate = (or_ln22_1 & !pl_3 & !icmp_ln22_3) | (!or_ln22_1 & !and_ln22_18 & !icmp_ln22_3) | (!or_ln22_1 & !and_ln22_15 & !icmp_ln22_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 53> <Delay = 4.12>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%pl_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 284 'bitselect' 'pl_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/2] (2.78ns)   --->   "%tmp_116 = fcmp_olt  i32 %bitcast_ln227_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 285 'fcmp' 'tmp_116' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.28ns)   --->   "%and_ln230_44 = and i1 %or_ln22_7, i1 %tmp_116" [../src/ban_s3.cpp:230]   --->   Operation 286 'and' 'and_ln230_44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_3)   --->   "%xor_ln230_13 = xor i1 %and_ln230_44, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 287 'xor' 'xor_ln230_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_3 = or i1 %icmp_ln230_3, i1 %xor_ln230_13" [../src/ban_s3.cpp:230]   --->   Operation 288 'or' 'or_ln230_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %or_ln230_3, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 289 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %pl_3, void %._crit_edge66, void" [../src/ban_s3.cpp:230]   --->   Operation 290 'br' 'br_ln230' <Predicate = (or_ln230_3)> <Delay = 0.00>
ST_6 : Operation 291 [2/2] (2.78ns)   --->   "%tmp_156 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 291 'fcmp' 'tmp_156' <Predicate = (or_ln230_3 & pl_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [2/2] (2.78ns)   --->   "%tmp_157 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 292 'fcmp' 'tmp_157' <Predicate = (or_ln230_3 & pl_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 55> <Delay = 3.83>
ST_7 : Operation 293 [1/2] (2.78ns)   --->   "%tmp_167 = fcmp_olt  i32 %bitcast_ln227_2, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 293 'fcmp' 'tmp_167' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.28ns)   --->   "%and_ln230_54 = and i1 %and_ln22_9, i1 %tmp_167" [../src/ban_s3.cpp:230]   --->   Operation 294 'and' 'and_ln230_54' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln230_54, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 295 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_7 : Operation 296 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln22_10, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 296 'br' 'br_ln230' <Predicate = (!and_ln230_54)> <Delay = 0.76>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln230_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:230]   --->   Operation 297 'partselect' 'trunc_ln230_5' <Predicate = (!and_ln230_54 & and_ln22_10)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln230_5 = bitcast i32 %trunc_ln230_5" [../src/ban_s3.cpp:230]   --->   Operation 298 'bitcast' 'bitcast_ln230_5' <Predicate = (!and_ln230_54 & and_ln22_10)> <Delay = 0.00>
ST_7 : Operation 299 [2/2] (2.78ns)   --->   "%tmp_172 = fcmp_olt  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 299 'fcmp' 'tmp_172' <Predicate = (!and_ln230_54 & and_ln22_10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 56> <Delay = 3.83>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:230]   --->   Operation 300 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln230_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:230]   --->   Operation 301 'partselect' 'trunc_ln230_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.84ns)   --->   "%icmp_ln230_22 = icmp_ne  i8 %tmp_171, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 302 'icmp' 'icmp_ln230_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (1.05ns)   --->   "%icmp_ln230_23 = icmp_eq  i23 %trunc_ln230_12, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 303 'icmp' 'icmp_ln230_23' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.28ns)   --->   "%or_ln230_32 = or i1 %icmp_ln230_23, i1 %icmp_ln230_22" [../src/ban_s3.cpp:230]   --->   Operation 304 'or' 'or_ln230_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/2] (2.78ns)   --->   "%tmp_172 = fcmp_olt  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 305 'fcmp' 'tmp_172' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.28ns)   --->   "%and_ln230_57 = and i1 %or_ln230_32, i1 %tmp_172" [../src/ban_s3.cpp:230]   --->   Operation 306 'and' 'and_ln230_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln230_57, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 307 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_8 : Operation 308 [2/2] (2.78ns)   --->   "%tmp_175 = fcmp_oeq  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 308 'fcmp' 'tmp_175' <Predicate = (!and_ln230_57)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 57> <Delay = 3.83>
ST_9 : Operation 309 [1/2] (2.78ns)   --->   "%tmp_175 = fcmp_oeq  i32 %bitcast_ln230_5, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 309 'fcmp' 'tmp_175' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.28ns)   --->   "%and_ln230_59 = and i1 %or_ln230_32, i1 %tmp_175" [../src/ban_s3.cpp:230]   --->   Operation 310 'and' 'and_ln230_59' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln230_59, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 311 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln230_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:230]   --->   Operation 312 'partselect' 'trunc_ln230_7' <Predicate = (and_ln230_59)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln230_7 = bitcast i32 %trunc_ln230_7" [../src/ban_s3.cpp:230]   --->   Operation 313 'bitcast' 'bitcast_ln230_7' <Predicate = (and_ln230_59)> <Delay = 0.00>
ST_9 : Operation 314 [2/2] (2.78ns)   --->   "%tmp_177 = fcmp_olt  i32 %bitcast_ln230_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 314 'fcmp' 'tmp_177' <Predicate = (and_ln230_59)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 58> <Delay = 3.06>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:230]   --->   Operation 315 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln230_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:230]   --->   Operation 316 'partselect' 'trunc_ln230_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.84ns)   --->   "%icmp_ln230_26 = icmp_ne  i8 %tmp_176, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 317 'icmp' 'icmp_ln230_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [1/1] (1.05ns)   --->   "%icmp_ln230_27 = icmp_eq  i23 %trunc_ln230_14, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 318 'icmp' 'icmp_ln230_27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_60)   --->   "%or_ln230_34 = or i1 %icmp_ln230_27, i1 %icmp_ln230_26" [../src/ban_s3.cpp:230]   --->   Operation 319 'or' 'or_ln230_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 320 [1/2] (2.78ns)   --->   "%tmp_177 = fcmp_olt  i32 %bitcast_ln230_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 320 'fcmp' 'tmp_177' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_60 = and i1 %or_ln230_34, i1 %tmp_177" [../src/ban_s3.cpp:230]   --->   Operation 321 'and' 'and_ln230_60' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.76ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 322 'br' 'br_ln0' <Predicate = true> <Delay = 0.76>

State 11 <SV = 54> <Delay = 3.06>
ST_11 : Operation 323 [1/2] (2.78ns)   --->   "%tmp_156 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 323 'fcmp' 'tmp_156' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_30)   --->   "%and_ln230_50 = and i1 %or_ln22_8, i1 %tmp_156" [../src/ban_s3.cpp:230]   --->   Operation 324 'and' 'and_ln230_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/2] (2.78ns)   --->   "%tmp_157 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 325 'fcmp' 'tmp_157' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_30)   --->   "%and_ln230_51 = and i1 %or_ln22_8, i1 %tmp_157" [../src/ban_s3.cpp:230]   --->   Operation 326 'and' 'and_ln230_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_30)   --->   "%and_ln230_52 = and i1 %and_ln230_44, i1 %and_ln230_51" [../src/ban_s3.cpp:230]   --->   Operation 327 'and' 'and_ln230_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_30 = or i1 %and_ln230_50, i1 %and_ln230_52" [../src/ban_s3.cpp:230]   --->   Operation 328 'or' 'or_ln230_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (0.76ns)   --->   "%br_ln230 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 329 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>

State 12 <SV = 56> <Delay = 2.78>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 330 'partselect' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 331 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [2/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 332 'fcmp' 'tmp_81' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [2/2] (2.78ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 333 'fcmp' 'tmp_82' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 334 'partselect' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %trunc_ln22_7" [../src/ban_s3.cpp:22]   --->   Operation 335 'bitcast' 'bitcast_ln22_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [2/2] (2.78ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 336 'fcmp' 'tmp_84' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 337 'partselect' 'trunc_ln22_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln22_7 = bitcast i32 %trunc_ln22_11" [../src/ban_s3.cpp:22]   --->   Operation 338 'bitcast' 'bitcast_ln22_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [2/2] (2.78ns)   --->   "%tmp_86 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 339 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [2/2] (2.78ns)   --->   "%tmp_87 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 340 'fcmp' 'tmp_87' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [2/2] (2.78ns)   --->   "%tmp_88 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 341 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [2/2] (2.78ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 342 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [2/2] (2.78ns)   --->   "%tmp_90 = fcmp_olt  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 343 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [2/2] (2.78ns)   --->   "%tmp_91 = fcmp_olt  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 344 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [2/2] (2.78ns)   --->   "%tmp_92 = fcmp_ole  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 345 'fcmp' 'tmp_92' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 57> <Delay = 5.65>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln22_21 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:22]   --->   Operation 346 'trunc' 'trunc_ln22_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.99ns)   --->   "%icmp_ln22_2 = icmp_ne  i32 %trunc_ln22_21, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 347 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 348 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 349 'partselect' 'trunc_ln22_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln22_11 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 350 'bitcast' 'bitcast_ln22_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_11, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 351 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln22_23 = trunc i32 %bitcast_ln22_11" [../src/ban_s3.cpp:22]   --->   Operation 352 'trunc' 'trunc_ln22_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.84ns)   --->   "%icmp_ln22_4 = icmp_ne  i8 %tmp_79, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 353 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (1.05ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_s, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 354 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (0.28ns)   --->   "%or_ln22_2 = or i1 %icmp_ln22_5, i1 %icmp_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 355 'or' 'or_ln22_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (0.84ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_80, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 356 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (1.05ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_23, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 357 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [1/1] (0.28ns)   --->   "%or_ln22_3 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 358 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (0.28ns)   --->   "%and_ln22 = and i1 %or_ln22_2, i1 %or_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 359 'and' 'and_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 360 'fcmp' 'tmp_81' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/1] (0.28ns)   --->   "%and_ln22_1 = and i1 %and_ln22, i1 %tmp_81" [../src/ban_s3.cpp:22]   --->   Operation 361 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln22)   --->   "%xor_ln22 = xor i1 %and_ln22_1, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 362 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln22 = or i1 %icmp_ln22_2, i1 %xor_ln22" [../src/ban_s3.cpp:22]   --->   Operation 363 'or' 'or_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%pl_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 364 'bitselect' 'pl_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.99ns)   --->   "%icmp_ln230_2 = icmp_slt  i32 %trunc_ln22_21, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 365 'icmp' 'icmp_ln230_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/2] (2.78ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 366 'fcmp' 'tmp_82' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/1] (0.28ns)   --->   "%and_ln230_22 = and i1 %or_ln22_2, i1 %tmp_82" [../src/ban_s3.cpp:230]   --->   Operation 367 'and' 'and_ln230_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.28ns)   --->   "%xor_ln230_6 = xor i1 %and_ln230_22, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 368 'xor' 'xor_ln230_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_31)   --->   "%or_ln230_2 = or i1 %icmp_ln230_2, i1 %xor_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 369 'or' 'or_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 370 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln22_15 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 371 'partselect' 'trunc_ln22_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.84ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_83, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 372 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/1] (1.05ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_15, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 373 'icmp' 'icmp_ln22_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/1] (0.28ns)   --->   "%or_ln22_4 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 374 'or' 'or_ln22_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [1/2] (2.78ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 375 'fcmp' 'tmp_84' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 376 [1/1] (0.28ns)   --->   "%and_ln22_2 = and i1 %or_ln22_4, i1 %tmp_84" [../src/ban_s3.cpp:22]   --->   Operation 376 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [1/1] (0.28ns)   --->   "%xor_ln22_1 = xor i1 %and_ln22_2, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 377 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 378 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln22_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 379 'partselect' 'trunc_ln22_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.84ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_85, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 380 'icmp' 'icmp_ln22_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [1/1] (1.05ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_17, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 381 'icmp' 'icmp_ln22_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/1] (0.28ns)   --->   "%or_ln22_5 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 382 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/2] (2.78ns)   --->   "%tmp_86 = fcmp_oeq  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 383 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [1/1] (0.28ns)   --->   "%and_ln22_3 = and i1 %or_ln22_5, i1 %tmp_86" [../src/ban_s3.cpp:22]   --->   Operation 384 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/2] (2.78ns)   --->   "%tmp_87 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 385 'fcmp' 'tmp_87' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [1/1] (0.28ns)   --->   "%and_ln230_23 = and i1 %or_ln22_3, i1 %tmp_87" [../src/ban_s3.cpp:230]   --->   Operation 386 'and' 'and_ln230_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%xor_ln230_7 = xor i1 %and_ln230_23, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 387 'xor' 'xor_ln230_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/2] (2.78ns)   --->   "%tmp_88 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 388 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [1/1] (0.28ns)   --->   "%and_ln230_24 = and i1 %or_ln22_3, i1 %tmp_88" [../src/ban_s3.cpp:230]   --->   Operation 389 'and' 'and_ln230_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%xor_ln230_8 = xor i1 %and_ln230_24, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 390 'xor' 'xor_ln230_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%or_ln230_6 = or i1 %xor_ln230_6, i1 %xor_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 391 'or' 'or_ln230_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%and_ln230_2 = and i1 %or_ln230_6, i1 %xor_ln230_7" [../src/ban_s3.cpp:230]   --->   Operation 392 'and' 'and_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_20)   --->   "%and_ln230_25 = and i1 %and_ln230_22, i1 %and_ln230_24" [../src/ban_s3.cpp:230]   --->   Operation 393 'and' 'and_ln230_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_20 = or i1 %and_ln230_23, i1 %and_ln230_25" [../src/ban_s3.cpp:230]   --->   Operation 394 'or' 'or_ln230_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln230)   --->   "%or_ln230_7 = or i1 %icmp_ln22_2, i1 %or_ln230_20" [../src/ban_s3.cpp:230]   --->   Operation 395 'or' 'or_ln230_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/2] (2.78ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 396 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.28ns)   --->   "%and_ln230_26 = and i1 %and_ln22, i1 %tmp_89" [../src/ban_s3.cpp:230]   --->   Operation 397 'and' 'and_ln230_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/2] (2.78ns)   --->   "%tmp_90 = fcmp_olt  i32 %bitcast_ln22_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 398 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.28ns)   --->   "%and_ln230_27 = and i1 %or_ln22_4, i1 %tmp_90" [../src/ban_s3.cpp:230]   --->   Operation 399 'and' 'and_ln230_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/2] (2.78ns)   --->   "%tmp_91 = fcmp_olt  i32 %bitcast_ln22_7, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 400 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%and_ln230_28 = and i1 %or_ln22_5, i1 %tmp_91" [../src/ban_s3.cpp:230]   --->   Operation 401 'and' 'and_ln230_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/1] (0.28ns)   --->   "%xor_ln22_2 = xor i1 %icmp_ln22_2, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 402 'xor' 'xor_ln22_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.28ns)   --->   "%and_ln22_4 = and i1 %and_ln22_1, i1 %xor_ln22_2" [../src/ban_s3.cpp:22]   --->   Operation 403 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_22)   --->   "%and_ln22_5 = and i1 %and_ln22_2, i1 %and_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 404 'and' 'and_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_22)   --->   "%and_ln22_6 = and i1 %and_ln22_3, i1 %and_ln22_5" [../src/ban_s3.cpp:22]   --->   Operation 405 'and' 'and_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%xor_ln230_9 = xor i1 %icmp_ln230_2, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 406 'xor' 'xor_ln230_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%and_ln230_29 = and i1 %and_ln230_22, i1 %xor_ln230_9" [../src/ban_s3.cpp:230]   --->   Operation 407 'and' 'and_ln230_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_21)   --->   "%and_ln230_30 = and i1 %or_ln22, i1 %and_ln230_29" [../src/ban_s3.cpp:230]   --->   Operation 408 'and' 'and_ln230_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_21 = or i1 %and_ln230_28, i1 %and_ln230_30" [../src/ban_s3.cpp:230]   --->   Operation 409 'or' 'or_ln230_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_22 = or i1 %or_ln230_21, i1 %and_ln22_6" [../src/ban_s3.cpp:230]   --->   Operation 410 'or' 'or_ln230_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_31 = and i1 %or_ln22, i1 %or_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 411 'and' 'and_ln230_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (0.28ns)   --->   "%and_ln226_1 = and i1 %and_ln230_31, i1 %pl_2" [../src/ban_s3.cpp:226]   --->   Operation 412 'and' 'and_ln226_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln230)   --->   "%and_ln230_32 = and i1 %and_ln226_1, i1 %or_ln230_7" [../src/ban_s3.cpp:230]   --->   Operation 413 'and' 'and_ln230_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln230 = select i1 %and_ln230_32, i1 %or_ln230_20, i1 %or_ln230_22" [../src/ban_s3.cpp:230]   --->   Operation 414 'select' 'select_ln230' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%xor_ln22_3 = xor i1 %and_ln22_3, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 415 'xor' 'xor_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%or_ln22_6 = or i1 %xor_ln22_1, i1 %xor_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 416 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%and_ln22_8 = and i1 %or_ln22_6, i1 %and_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 417 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%xor_ln226_1 = xor i1 %pl_2, i1 1" [../src/ban_s3.cpp:226]   --->   Operation 418 'xor' 'xor_ln226_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%and_ln226_2 = and i1 %and_ln230_31, i1 %xor_ln226_1" [../src/ban_s3.cpp:226]   --->   Operation 419 'and' 'and_ln226_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln226 = or i1 %and_ln22_8, i1 %and_ln226_2" [../src/ban_s3.cpp:226]   --->   Operation 420 'or' 'or_ln226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%and_ln226_3 = and i1 %icmp_ln22_2, i1 %or_ln226" [../src/ban_s3.cpp:226]   --->   Operation 421 'and' 'and_ln226_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%xor_ln226_2 = xor i1 %and_ln226_3, i1 1" [../src/ban_s3.cpp:226]   --->   Operation 422 'xor' 'xor_ln226_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%and_ln226_4 = and i1 %select_ln230, i1 %xor_ln226_2" [../src/ban_s3.cpp:226]   --->   Operation 423 'and' 'and_ln226_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_23)   --->   "%and_ln226_5 = and i1 %or_ln226, i1 %xor_ln22_2" [../src/ban_s3.cpp:226]   --->   Operation 424 'and' 'and_ln226_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_34)   --->   "%and_ln230_33 = and i1 %and_ln226_1, i1 %xor_ln22_2" [../src/ban_s3.cpp:230]   --->   Operation 425 'and' 'and_ln230_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 426 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_34 = and i1 %and_ln230_33, i1 %and_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 426 'and' 'and_ln230_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 427 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_23 = or i1 %and_ln226_5, i1 %and_ln230_34" [../src/ban_s3.cpp:230]   --->   Operation 427 'or' 'or_ln230_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_24)   --->   "%and_ln230_35 = and i1 %and_ln230_26, i1 %or_ln230_23" [../src/ban_s3.cpp:230]   --->   Operation 428 'and' 'and_ln230_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 429 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_24 = or i1 %and_ln230_35, i1 %and_ln226_4" [../src/ban_s3.cpp:230]   --->   Operation 429 'or' 'or_ln230_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 430 [1/2] (2.78ns)   --->   "%tmp_92 = fcmp_ole  i32 %bitcast_ln22, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 430 'fcmp' 'tmp_92' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_37)   --->   "%and_ln230_36 = and i1 %and_ln22, i1 %tmp_92" [../src/ban_s3.cpp:230]   --->   Operation 431 'and' 'and_ln230_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_37)   --->   "%xor_ln230_10 = xor i1 %or_ln230_23, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 432 'xor' 'xor_ln230_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_37)   --->   "%or_ln230_25 = or i1 %and_ln230_36, i1 %xor_ln230_10" [../src/ban_s3.cpp:230]   --->   Operation 433 'or' 'or_ln230_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_37 = and i1 %or_ln230_24, i1 %or_ln230_25" [../src/ban_s3.cpp:230]   --->   Operation 434 'and' 'and_ln230_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_38)   --->   "%xor_ln230_11 = xor i1 %and_ln230_26, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 435 'xor' 'xor_ln230_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_38 = and i1 %and_ln22_1, i1 %xor_ln230_11" [../src/ban_s3.cpp:230]   --->   Operation 436 'and' 'and_ln230_38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%and_ln230_39 = and i1 %and_ln230_27, i1 %or_ln230_23" [../src/ban_s3.cpp:230]   --->   Operation 437 'and' 'and_ln230_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%and_ln230_40 = and i1 %and_ln230_39, i1 %and_ln230_38" [../src/ban_s3.cpp:230]   --->   Operation 438 'and' 'and_ln230_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86)   --->   "%or_ln230_26 = or i1 %and_ln230_40, i1 %and_ln230_37" [../src/ban_s3.cpp:230]   --->   Operation 439 'or' 'or_ln230_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%xor_ln230_12 = xor i1 %and_ln230_27, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 440 'xor' 'xor_ln230_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln230_41 = and i1 %and_ln230_38, i1 %xor_ln230_12" [../src/ban_s3.cpp:230]   --->   Operation 441 'and' 'and_ln230_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln230_42 = and i1 %or_ln230_23, i1 %xor_ln22_1" [../src/ban_s3.cpp:230]   --->   Operation 442 'and' 'and_ln230_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node out_l_3)   --->   "%and_ln230_43 = and i1 %and_ln230_42, i1 %and_ln230_41" [../src/ban_s3.cpp:230]   --->   Operation 443 'and' 'and_ln230_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 444 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln86 = xor i1 %or_ln230_26, i1 1" [../src/ban_s3.h:86]   --->   Operation 444 'xor' 'xor_ln86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 445 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l_3 = or i1 %and_ln230_43, i1 %xor_ln86" [../src/ban_s3.h:86]   --->   Operation 445 'or' 'out_l_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 446 [1/1] (0.76ns)   --->   "%br_ln91 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:91]   --->   Operation 446 'br' 'br_ln91' <Predicate = true> <Delay = 0.76>

State 14 <SV = 52> <Delay = 2.78>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:227]   --->   Operation 447 'partselect' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln227_1 = bitcast i32 %trunc_ln227_1" [../src/ban_s3.cpp:227]   --->   Operation 448 'bitcast' 'bitcast_ln227_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [2/2] (2.78ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln227_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 449 'fcmp' 'tmp_78' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 53> <Delay = 4.12>
ST_15 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:225]   --->   Operation 450 'trunc' 'trunc_ln225_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%pl_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 451 'bitselect' 'pl_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.99ns)   --->   "%icmp_ln230_1 = icmp_slt  i32 %trunc_ln225_1, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 452 'icmp' 'icmp_ln230_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:230]   --->   Operation 453 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln230_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:230]   --->   Operation 454 'partselect' 'trunc_ln230_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 455 [1/1] (0.84ns)   --->   "%icmp_ln230_14 = icmp_ne  i8 %tmp_77, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 455 'icmp' 'icmp_ln230_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 456 [1/1] (1.05ns)   --->   "%icmp_ln230_15 = icmp_eq  i23 %trunc_ln230_9, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 456 'icmp' 'icmp_ln230_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 457 [1/1] (0.28ns)   --->   "%or_ln230_19 = or i1 %icmp_ln230_15, i1 %icmp_ln230_14" [../src/ban_s3.cpp:230]   --->   Operation 457 'or' 'or_ln230_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 458 [1/2] (2.78ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln227_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 458 'fcmp' 'tmp_78' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 459 [1/1] (0.28ns)   --->   "%and_ln230_21 = and i1 %or_ln230_19, i1 %tmp_78" [../src/ban_s3.cpp:230]   --->   Operation 459 'and' 'and_ln230_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_1)   --->   "%xor_ln230_5 = xor i1 %and_ln230_21, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 460 'xor' 'xor_ln230_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 461 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_1 = or i1 %icmp_ln230_1, i1 %xor_ln230_5" [../src/ban_s3.cpp:230]   --->   Operation 461 'or' 'or_ln230_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 462 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %or_ln230_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 462 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %pl_1, void, void" [../src/ban_s3.cpp:230]   --->   Operation 463 'br' 'br_ln230' <Predicate = (or_ln230_1)> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.99ns)   --->   "%icmp_ln230_5 = icmp_eq  i32 %trunc_ln225_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 464 'icmp' 'icmp_ln230_5' <Predicate = (or_ln230_1 & !pl_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %icmp_ln230_5, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 465 'br' 'br_ln230' <Predicate = (or_ln230_1 & !pl_1)> <Delay = 0.76>
ST_15 : Operation 466 [2/2] (2.78ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 466 'fcmp' 'tmp_155' <Predicate = (or_ln230_1 & !pl_1 & icmp_ln230_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [2/2] (2.78ns)   --->   "%tmp_138 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 467 'fcmp' 'tmp_138' <Predicate = (or_ln230_1 & pl_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 468 [2/2] (2.78ns)   --->   "%tmp_139 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 468 'fcmp' 'tmp_139' <Predicate = (or_ln230_1 & pl_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 54> <Delay = 3.83>
ST_16 : Operation 469 [1/1] (0.00ns)   --->   "%bitcast_ln230_8 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 469 'bitcast' 'bitcast_ln230_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln230_8, i32 23, i32 30" [../src/ban_s3.cpp:230]   --->   Operation 470 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln230_10 = trunc i32 %bitcast_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 471 'trunc' 'trunc_ln230_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 472 [1/1] (0.84ns)   --->   "%icmp_ln230_18 = icmp_ne  i8 %tmp_154, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 472 'icmp' 'icmp_ln230_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [1/1] (1.05ns)   --->   "%icmp_ln230_19 = icmp_eq  i23 %trunc_ln230_10, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 473 'icmp' 'icmp_ln230_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_48)   --->   "%or_ln230_29 = or i1 %icmp_ln230_19, i1 %icmp_ln230_18" [../src/ban_s3.cpp:230]   --->   Operation 474 'or' 'or_ln230_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 475 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_48 = and i1 %or_ln230_19, i1 %or_ln230_29" [../src/ban_s3.cpp:230]   --->   Operation 475 'and' 'and_ln230_48' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 476 [1/2] (2.78ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 476 'fcmp' 'tmp_155' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [1/1] (0.28ns)   --->   "%and_ln230_49 = and i1 %and_ln230_48, i1 %tmp_155" [../src/ban_s3.cpp:230]   --->   Operation 477 'and' 'and_ln230_49' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 478 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln230_49, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 478 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_16 : Operation 479 [2/2] (2.78ns)   --->   "%tmp_166 = fcmp_oeq  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 479 'fcmp' 'tmp_166' <Predicate = (!and_ln230_49)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 55> <Delay = 3.83>
ST_17 : Operation 480 [1/2] (2.78ns)   --->   "%tmp_166 = fcmp_oeq  i32 %bitcast_ln227_1, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 480 'fcmp' 'tmp_166' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 481 [1/1] (0.28ns)   --->   "%and_ln230_53 = and i1 %and_ln230_48, i1 %tmp_166" [../src/ban_s3.cpp:230]   --->   Operation 481 'and' 'and_ln230_53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 482 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln230_53, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 482 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_17 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln230_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:230]   --->   Operation 483 'partselect' 'trunc_ln230_1' <Predicate = (and_ln230_53)> <Delay = 0.00>
ST_17 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln230_1 = bitcast i32 %trunc_ln230_1" [../src/ban_s3.cpp:230]   --->   Operation 484 'bitcast' 'bitcast_ln230_1' <Predicate = (and_ln230_53)> <Delay = 0.00>
ST_17 : Operation 485 [2/2] (2.78ns)   --->   "%tmp_169 = fcmp_olt  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 485 'fcmp' 'tmp_169' <Predicate = (and_ln230_53)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 56> <Delay = 3.83>
ST_18 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:230]   --->   Operation 486 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln230_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:230]   --->   Operation 487 'partselect' 'trunc_ln230_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (0.84ns)   --->   "%icmp_ln230_20 = icmp_ne  i8 %tmp_168, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 488 'icmp' 'icmp_ln230_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 489 [1/1] (1.05ns)   --->   "%icmp_ln230_21 = icmp_eq  i23 %trunc_ln230_11, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 489 'icmp' 'icmp_ln230_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 490 [1/1] (0.28ns)   --->   "%or_ln230_31 = or i1 %icmp_ln230_21, i1 %icmp_ln230_20" [../src/ban_s3.cpp:230]   --->   Operation 490 'or' 'or_ln230_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [1/2] (2.78ns)   --->   "%tmp_169 = fcmp_olt  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 491 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 492 [1/1] (0.28ns)   --->   "%and_ln230_55 = and i1 %or_ln230_31, i1 %tmp_169" [../src/ban_s3.cpp:230]   --->   Operation 492 'and' 'and_ln230_55' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 493 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln230_55, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 493 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_18 : Operation 494 [2/2] (2.78ns)   --->   "%tmp_170 = fcmp_oeq  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 494 'fcmp' 'tmp_170' <Predicate = (!and_ln230_55)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 57> <Delay = 3.83>
ST_19 : Operation 495 [1/2] (2.78ns)   --->   "%tmp_170 = fcmp_oeq  i32 %bitcast_ln230_1, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 495 'fcmp' 'tmp_170' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 496 [1/1] (0.28ns)   --->   "%and_ln230_56 = and i1 %or_ln230_31, i1 %tmp_170" [../src/ban_s3.cpp:230]   --->   Operation 496 'and' 'and_ln230_56' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 497 [1/1] (0.76ns)   --->   "%br_ln230 = br i1 %and_ln230_56, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:230]   --->   Operation 497 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln230_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:230]   --->   Operation 498 'partselect' 'trunc_ln230_3' <Predicate = (and_ln230_56)> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%bitcast_ln230_3 = bitcast i32 %trunc_ln230_3" [../src/ban_s3.cpp:230]   --->   Operation 499 'bitcast' 'bitcast_ln230_3' <Predicate = (and_ln230_56)> <Delay = 0.00>
ST_19 : Operation 500 [2/2] (2.78ns)   --->   "%tmp_174 = fcmp_olt  i32 %bitcast_ln230_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 500 'fcmp' 'tmp_174' <Predicate = (and_ln230_56)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 58> <Delay = 3.06>
ST_20 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:230]   --->   Operation 501 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln230_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:230]   --->   Operation 502 'partselect' 'trunc_ln230_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (0.84ns)   --->   "%icmp_ln230_24 = icmp_ne  i8 %tmp_173, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 503 'icmp' 'icmp_ln230_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (1.05ns)   --->   "%icmp_ln230_25 = icmp_eq  i23 %trunc_ln230_13, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 504 'icmp' 'icmp_ln230_25' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_58)   --->   "%or_ln230_33 = or i1 %icmp_ln230_25, i1 %icmp_ln230_24" [../src/ban_s3.cpp:230]   --->   Operation 505 'or' 'or_ln230_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 506 [1/2] (2.78ns)   --->   "%tmp_174 = fcmp_olt  i32 %bitcast_ln230_3, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 506 'fcmp' 'tmp_174' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 507 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_58 = and i1 %or_ln230_33, i1 %tmp_174" [../src/ban_s3.cpp:230]   --->   Operation 507 'and' 'and_ln230_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 508 [1/1] (0.76ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 508 'br' 'br_ln0' <Predicate = true> <Delay = 0.76>

State 21 <SV = 54> <Delay = 3.06>
ST_21 : Operation 509 [1/1] (0.00ns)   --->   "%bitcast_ln230_6 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 509 'bitcast' 'bitcast_ln230_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln230_6, i32 23, i32 30" [../src/ban_s3.cpp:230]   --->   Operation 510 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln230_6 = trunc i32 %bitcast_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 511 'trunc' 'trunc_ln230_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 512 [1/1] (0.84ns)   --->   "%icmp_ln230_16 = icmp_ne  i8 %tmp_137, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 512 'icmp' 'icmp_ln230_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 513 [1/1] (1.05ns)   --->   "%icmp_ln230_17 = icmp_eq  i23 %trunc_ln230_6, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 513 'icmp' 'icmp_ln230_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 514 [1/1] (0.28ns)   --->   "%or_ln230_27 = or i1 %icmp_ln230_17, i1 %icmp_ln230_16" [../src/ban_s3.cpp:230]   --->   Operation 514 'or' 'or_ln230_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 515 [1/2] (2.78ns)   --->   "%tmp_138 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 515 'fcmp' 'tmp_138' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_28)   --->   "%and_ln230_45 = and i1 %or_ln230_27, i1 %tmp_138" [../src/ban_s3.cpp:230]   --->   Operation 516 'and' 'and_ln230_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 517 [1/2] (2.78ns)   --->   "%tmp_139 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 517 'fcmp' 'tmp_139' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_28)   --->   "%and_ln230_46 = and i1 %or_ln230_27, i1 %tmp_139" [../src/ban_s3.cpp:230]   --->   Operation 518 'and' 'and_ln230_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_28)   --->   "%and_ln230_47 = and i1 %and_ln230_21, i1 %and_ln230_46" [../src/ban_s3.cpp:230]   --->   Operation 519 'and' 'and_ln230_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 520 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_28 = or i1 %and_ln230_45, i1 %and_ln230_47" [../src/ban_s3.cpp:230]   --->   Operation 520 'or' 'or_ln230_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 521 [1/1] (0.76ns)   --->   "%br_ln230 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:230]   --->   Operation 521 'br' 'br_ln230' <Predicate = true> <Delay = 0.76>

State 22 <SV = 1> <Delay = 3.83>
ST_22 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 522 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln22_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 523 'partselect' 'trunc_ln22_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln22_14 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 524 'bitcast' 'bitcast_ln22_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_14, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 525 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln22_33 = trunc i32 %bitcast_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 526 'trunc' 'trunc_ln22_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 527 [1/1] (0.84ns)   --->   "%icmp_ln22_20 = icmp_ne  i8 %tmp_113, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 527 'icmp' 'icmp_ln22_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 528 [1/1] (1.05ns)   --->   "%icmp_ln22_21 = icmp_eq  i23 %trunc_ln22_20, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 528 'icmp' 'icmp_ln22_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_14)   --->   "%or_ln22_11 = or i1 %icmp_ln22_21, i1 %icmp_ln22_20" [../src/ban_s3.cpp:22]   --->   Operation 529 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 530 [1/1] (0.84ns)   --->   "%icmp_ln22_22 = icmp_ne  i8 %tmp_114, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 530 'icmp' 'icmp_ln22_22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 531 [1/1] (1.05ns)   --->   "%icmp_ln22_23 = icmp_eq  i23 %trunc_ln22_33, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 531 'icmp' 'icmp_ln22_23' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_14)   --->   "%or_ln22_12 = or i1 %icmp_ln22_23, i1 %icmp_ln22_22" [../src/ban_s3.cpp:22]   --->   Operation 532 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_14)   --->   "%and_ln22_13 = and i1 %or_ln22_11, i1 %or_ln22_12" [../src/ban_s3.cpp:22]   --->   Operation 533 'and' 'and_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 534 [1/2] (2.78ns)   --->   "%tmp_115 = fcmp_oeq  i32 %bitcast_ln22_2, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 534 'fcmp' 'tmp_115' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 535 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_14 = and i1 %and_ln22_13, i1 %tmp_115" [../src/ban_s3.cpp:22]   --->   Operation 535 'and' 'and_ln22_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 536 [1/1] (0.76ns)   --->   "%br_ln22 = br i1 %and_ln22_14, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 536 'br' 'br_ln22' <Predicate = true> <Delay = 0.76>
ST_22 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 537 'partselect' 'trunc_ln22_10' <Predicate = (and_ln22_14)> <Delay = 0.00>
ST_22 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %trunc_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 538 'bitcast' 'bitcast_ln22_6' <Predicate = (and_ln22_14)> <Delay = 0.00>
ST_22 : Operation 539 [2/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 539 'fcmp' 'tmp_136' <Predicate = (and_ln22_14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 2> <Delay = 3.83>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 540 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln22_25 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 541 'partselect' 'trunc_ln22_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.84ns)   --->   "%icmp_ln22_28 = icmp_ne  i8 %tmp_135, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 542 'icmp' 'icmp_ln22_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [1/1] (1.05ns)   --->   "%icmp_ln22_29 = icmp_eq  i23 %trunc_ln22_25, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 543 'icmp' 'icmp_ln22_29' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_17)   --->   "%or_ln22_15 = or i1 %icmp_ln22_29, i1 %icmp_ln22_28" [../src/ban_s3.cpp:22]   --->   Operation 544 'or' 'or_ln22_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 545 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %bitcast_ln22_6, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 545 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 546 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_17 = and i1 %or_ln22_15, i1 %tmp_136" [../src/ban_s3.cpp:22]   --->   Operation 546 'and' 'and_ln22_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 547 [1/1] (0.76ns)   --->   "%br_ln22 = br i1 %and_ln22_17, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 547 'br' 'br_ln22' <Predicate = true> <Delay = 0.76>

State 24 <SV = 57> <Delay = 2.78>
ST_24 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln22_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 548 'partselect' 'trunc_ln22_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln22_10 = bitcast i32 %trunc_ln22_14" [../src/ban_s3.cpp:22]   --->   Operation 549 'bitcast' 'bitcast_ln22_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 550 [2/2] (2.78ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln22_10, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 550 'fcmp' 'tmp_153' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 58> <Delay = 3.06>
ST_25 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 551 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln22_28 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 552 'partselect' 'trunc_ln22_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 553 [1/1] (0.84ns)   --->   "%icmp_ln22_34 = icmp_ne  i8 %tmp_152, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 553 'icmp' 'icmp_ln22_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 554 [1/1] (1.05ns)   --->   "%icmp_ln22_35 = icmp_eq  i23 %trunc_ln22_28, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 554 'icmp' 'icmp_ln22_35' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_5)   --->   "%or_ln22_18 = or i1 %icmp_ln22_35, i1 %icmp_ln22_34" [../src/ban_s3.cpp:22]   --->   Operation 555 'or' 'or_ln22_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 556 [1/2] (2.78ns)   --->   "%tmp_153 = fcmp_oeq  i32 %bitcast_ln22_10, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 556 'fcmp' 'tmp_153' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_5)   --->   "%and_ln22_20 = and i1 %or_ln22_18, i1 %tmp_153" [../src/ban_s3.cpp:22]   --->   Operation 557 'and' 'and_ln22_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 558 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln22_5 = xor i1 %and_ln22_20, i1 1" [../src/ban_s3.cpp:22]   --->   Operation 558 'xor' 'xor_ln22_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 559 [1/1] (0.76ns)   --->   "%br_ln22 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:22]   --->   Operation 559 'br' 'br_ln22' <Predicate = true> <Delay = 0.76>

State 26 <SV = 1> <Delay = 3.83>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 560 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln22_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 561 'partselect' 'trunc_ln22_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln22_13 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 562 'bitcast' 'bitcast_ln22_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_13, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 563 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln22_32 = trunc i32 %bitcast_ln22_13" [../src/ban_s3.cpp:22]   --->   Operation 564 'trunc' 'trunc_ln22_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.84ns)   --->   "%icmp_ln22_16 = icmp_ne  i8 %tmp_110, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 565 'icmp' 'icmp_ln22_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 566 [1/1] (1.05ns)   --->   "%icmp_ln22_17 = icmp_eq  i23 %trunc_ln22_19, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 566 'icmp' 'icmp_ln22_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_12)   --->   "%or_ln22_9 = or i1 %icmp_ln22_17, i1 %icmp_ln22_16" [../src/ban_s3.cpp:22]   --->   Operation 567 'or' 'or_ln22_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 568 [1/1] (0.84ns)   --->   "%icmp_ln22_18 = icmp_ne  i8 %tmp_111, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 568 'icmp' 'icmp_ln22_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 569 [1/1] (1.05ns)   --->   "%icmp_ln22_19 = icmp_eq  i23 %trunc_ln22_32, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 569 'icmp' 'icmp_ln22_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_12)   --->   "%or_ln22_10 = or i1 %icmp_ln22_19, i1 %icmp_ln22_18" [../src/ban_s3.cpp:22]   --->   Operation 570 'or' 'or_ln22_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_12)   --->   "%and_ln22_11 = and i1 %or_ln22_9, i1 %or_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 571 'and' 'and_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 572 [1/2] (2.78ns)   --->   "%tmp_112 = fcmp_oeq  i32 %bitcast_ln22_1, i32 %f_op_read" [../src/ban_s3.cpp:22]   --->   Operation 572 'fcmp' 'tmp_112' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 573 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_12 = and i1 %and_ln22_11, i1 %tmp_112" [../src/ban_s3.cpp:22]   --->   Operation 573 'and' 'and_ln22_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 574 [1/1] (0.76ns)   --->   "%br_ln22 = br i1 %and_ln22_12, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 574 'br' 'br_ln22' <Predicate = true> <Delay = 0.76>
ST_26 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 575 'partselect' 'trunc_ln22_9' <Predicate = (and_ln22_12)> <Delay = 0.00>
ST_26 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %trunc_ln22_9" [../src/ban_s3.cpp:22]   --->   Operation 576 'bitcast' 'bitcast_ln22_5' <Predicate = (and_ln22_12)> <Delay = 0.00>
ST_26 : Operation 577 [2/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 577 'fcmp' 'tmp_134' <Predicate = (and_ln22_12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 2> <Delay = 3.83>
ST_27 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 578 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln22_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 579 'partselect' 'trunc_ln22_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 580 [1/1] (0.84ns)   --->   "%icmp_ln22_26 = icmp_ne  i8 %tmp_133, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 580 'icmp' 'icmp_ln22_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 581 [1/1] (1.05ns)   --->   "%icmp_ln22_27 = icmp_eq  i23 %trunc_ln22_24, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 581 'icmp' 'icmp_ln22_27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_16)   --->   "%or_ln22_14 = or i1 %icmp_ln22_27, i1 %icmp_ln22_26" [../src/ban_s3.cpp:22]   --->   Operation 582 'or' 'or_ln22_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 583 [1/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %bitcast_ln22_5, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 583 'fcmp' 'tmp_134' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 584 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_16 = and i1 %or_ln22_14, i1 %tmp_134" [../src/ban_s3.cpp:22]   --->   Operation 584 'and' 'and_ln22_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 585 [1/1] (0.76ns)   --->   "%br_ln22 = br i1 %and_ln22_16, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:22]   --->   Operation 585 'br' 'br_ln22' <Predicate = true> <Delay = 0.76>

State 28 <SV = 57> <Delay = 2.78>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln22_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 586 'partselect' 'trunc_ln22_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln22_9 = bitcast i32 %trunc_ln22_13" [../src/ban_s3.cpp:22]   --->   Operation 587 'bitcast' 'bitcast_ln22_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 588 [2/2] (2.78ns)   --->   "%tmp_151 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 588 'fcmp' 'tmp_151' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 58> <Delay = 3.06>
ST_29 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 589 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln22_27 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 590 'partselect' 'trunc_ln22_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 591 [1/1] (0.84ns)   --->   "%icmp_ln22_32 = icmp_ne  i8 %tmp_150, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 591 'icmp' 'icmp_ln22_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 592 [1/1] (1.05ns)   --->   "%icmp_ln22_33 = icmp_eq  i23 %trunc_ln22_27, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 592 'icmp' 'icmp_ln22_33' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_19)   --->   "%or_ln22_17 = or i1 %icmp_ln22_33, i1 %icmp_ln22_32" [../src/ban_s3.cpp:22]   --->   Operation 593 'or' 'or_ln22_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 594 [1/2] (2.78ns)   --->   "%tmp_151 = fcmp_oeq  i32 %bitcast_ln22_9, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 594 'fcmp' 'tmp_151' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 595 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_19 = and i1 %or_ln22_17, i1 %tmp_151" [../src/ban_s3.cpp:22]   --->   Operation 595 'and' 'and_ln22_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 596 [1/1] (0.76ns)   --->   "%br_ln22 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:22]   --->   Operation 596 'br' 'br_ln22' <Predicate = true> <Delay = 0.76>

State 30 <SV = 46> <Delay = 7.05>
ST_30 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln339_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:339]   --->   Operation 597 'partselect' 'trunc_ln339_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 598 [1/1] (0.00ns)   --->   "%bitcast_ln339 = bitcast i32 %trunc_ln339_1" [../src/ban_s3.cpp:339]   --->   Operation 598 'bitcast' 'bitcast_ln339' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 599 [9/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 599 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 47> <Delay = 7.05>
ST_31 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln339_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:339]   --->   Operation 600 'partselect' 'trunc_ln339_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 601 [1/1] (0.00ns)   --->   "%bitcast_ln339_1 = bitcast i32 %trunc_ln339_2" [../src/ban_s3.cpp:339]   --->   Operation 601 'bitcast' 'bitcast_ln339_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln339_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:339]   --->   Operation 602 'partselect' 'trunc_ln339_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 603 [1/1] (0.00ns)   --->   "%bitcast_ln339_2 = bitcast i32 %trunc_ln339_3" [../src/ban_s3.cpp:339]   --->   Operation 603 'bitcast' 'bitcast_ln339_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 604 [8/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 604 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 605 [9/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 605 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 606 [9/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 606 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 48> <Delay = 7.05>
ST_32 : Operation 607 [7/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 607 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 608 [8/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 608 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 609 [8/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 609 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 49> <Delay = 7.05>
ST_33 : Operation 610 [6/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 610 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 611 [7/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 611 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 612 [7/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 612 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 50> <Delay = 7.05>
ST_34 : Operation 613 [5/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 613 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 614 [6/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 614 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 615 [6/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 615 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 51> <Delay = 7.05>
ST_35 : Operation 616 [4/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 616 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 617 [5/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 617 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 618 [5/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 618 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 52> <Delay = 7.05>
ST_36 : Operation 619 [3/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 619 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 620 [4/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 620 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 621 [4/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 621 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 53> <Delay = 7.05>
ST_37 : Operation 622 [2/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 622 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 623 [3/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 623 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 624 [3/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 624 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 54> <Delay = 7.05>
ST_38 : Operation 625 [1/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln339, i32 %f_op_read" [../src/ban_s3.cpp:341]   --->   Operation 625 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 626 [2/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 626 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 627 [2/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 627 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 55> <Delay = 7.05>
ST_39 : Operation 628 [1/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln339_1, i32 %f_op_read" [../src/ban_s3.cpp:342]   --->   Operation 628 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 629 [1/9] (7.05ns)   --->   "%res_num_5 = fdiv i32 %bitcast_ln339_2, i32 %f_op_read" [../src/ban_s3.cpp:343]   --->   Operation 629 'fdiv' 'res_num_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 630 [2/2] (2.78ns)   --->   "%tmp_76 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 630 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 56> <Delay = 3.83>
ST_40 : Operation 631 [1/1] (0.00ns)   --->   "%res_p_13 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:339]   --->   Operation 631 'trunc' 'res_p_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %res_num_2" [../src/ban_s3.cpp:27]   --->   Operation 632 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_3, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 633 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i32 %bitcast_ln27_3" [../src/ban_s3.cpp:27]   --->   Operation 634 'trunc' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 635 [1/1] (0.84ns)   --->   "%icmp_ln27_6 = icmp_ne  i8 %tmp_75, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 635 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 636 [1/1] (1.05ns)   --->   "%icmp_ln27_7 = icmp_eq  i23 %trunc_ln27_3, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 636 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_3)   --->   "%or_ln27_3 = or i1 %icmp_ln27_7, i1 %icmp_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 637 'or' 'or_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 638 [1/2] (2.78ns)   --->   "%tmp_76 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 638 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 639 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_3 = and i1 %or_ln27_3, i1 %tmp_76" [../src/ban_s3.cpp:27]   --->   Operation 639 'and' 'and_ln27_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 640 [1/1] (0.76ns)   --->   "%br_ln27 = br i1 %and_ln27_3, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 640 'br' 'br_ln27' <Predicate = true> <Delay = 0.76>
ST_40 : Operation 641 [2/2] (2.78ns)   --->   "%tmp_109 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 641 'fcmp' 'tmp_109' <Predicate = (and_ln27_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 57> <Delay = 3.06>
ST_41 : Operation 642 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i32 %res_num_3" [../src/ban_s3.cpp:30]   --->   Operation 642 'bitcast' 'bitcast_ln30_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_3, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 643 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = trunc i32 %bitcast_ln30_3" [../src/ban_s3.cpp:30]   --->   Operation 644 'trunc' 'trunc_ln30_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 645 [1/1] (0.84ns)   --->   "%icmp_ln30_6 = icmp_ne  i8 %tmp_108, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 645 'icmp' 'icmp_ln30_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 646 [1/1] (1.05ns)   --->   "%icmp_ln30_7 = icmp_eq  i23 %trunc_ln30_3, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 646 'icmp' 'icmp_ln30_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_3)   --->   "%or_ln30_3 = or i1 %icmp_ln30_7, i1 %icmp_ln30_6" [../src/ban_s3.cpp:30]   --->   Operation 647 'or' 'or_ln30_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 648 [1/2] (2.78ns)   --->   "%tmp_109 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 648 'fcmp' 'tmp_109' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 649 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_3 = and i1 %or_ln30_3, i1 %tmp_109" [../src/ban_s3.cpp:30]   --->   Operation 649 'and' 'and_ln30_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_3, void, void" [../src/ban_s3.cpp:30]   --->   Operation 650 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 651 [2/2] (2.78ns)   --->   "%tmp_132 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 651 'fcmp' 'tmp_132' <Predicate = (and_ln30_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 58> <Delay = 1.01>
ST_42 : Operation 652 [1/1] (1.01ns)   --->   "%res_p_17 = add i32 %res_p_13, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 652 'add' 'res_p_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 653 [1/1] (0.76ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 653 'br' 'br_ln35' <Predicate = true> <Delay = 0.76>

State 43 <SV = 58> <Delay = 3.51>
ST_43 : Operation 654 [1/1] (0.00ns)   --->   "%bitcast_ln38_3 = bitcast i32 %res_num_5" [../src/ban_s3.cpp:38]   --->   Operation 654 'bitcast' 'bitcast_ln38_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_3, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 655 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = trunc i32 %bitcast_ln38_3" [../src/ban_s3.cpp:38]   --->   Operation 656 'trunc' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 657 [1/1] (0.84ns)   --->   "%icmp_ln38_6 = icmp_ne  i8 %tmp_131, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 657 'icmp' 'icmp_ln38_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 658 [1/1] (1.05ns)   --->   "%icmp_ln38_7 = icmp_eq  i23 %trunc_ln38_3, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 658 'icmp' 'icmp_ln38_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_3)   --->   "%or_ln38_3 = or i1 %icmp_ln38_7, i1 %icmp_ln38_6" [../src/ban_s3.cpp:38]   --->   Operation 659 'or' 'or_ln38_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 660 [1/2] (2.78ns)   --->   "%tmp_132 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 660 'fcmp' 'tmp_132' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 661 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_3 = and i1 %or_ln38_3, i1 %tmp_132" [../src/ban_s3.cpp:38]   --->   Operation 661 'and' 'and_ln38_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 662 [1/1] (1.01ns)   --->   "%res_p_16 = add i32 %res_p_13, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 662 'add' 'res_p_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 663 [1/1] (0.44ns)   --->   "%select_ln38_9 = select i1 %and_ln38_3, i32 %res_num_5, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 663 'select' 'select_ln38_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 664 [1/1] (0.44ns)   --->   "%select_ln38_10 = select i1 %and_ln38_3, i32 %res_num_2, i32 %res_num_5" [../src/ban_s3.cpp:38]   --->   Operation 664 'select' 'select_ln38_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 665 [1/1] (0.44ns)   --->   "%select_ln38_11 = select i1 %and_ln38_3, i32 0, i32 %res_p_16" [../src/ban_s3.cpp:38]   --->   Operation 665 'select' 'select_ln38_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 666 [1/1] (0.76ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 666 'br' 'br_ln38' <Predicate = true> <Delay = 0.76>

State 44 <SV = 52> <Delay = 7.01>
ST_44 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln323_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:323]   --->   Operation 667 'partselect' 'trunc_ln323_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln323 = bitcast i32 %trunc_ln323_1" [../src/ban_s3.cpp:323]   --->   Operation 668 'bitcast' 'bitcast_ln323' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 669 [3/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln323, i32 %f_op_read" [../src/ban_s3.cpp:325]   --->   Operation 669 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 53> <Delay = 7.01>
ST_45 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln323_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:323]   --->   Operation 670 'partselect' 'trunc_ln323_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 671 [1/1] (0.00ns)   --->   "%bitcast_ln323_1 = bitcast i32 %trunc_ln323_2" [../src/ban_s3.cpp:323]   --->   Operation 671 'bitcast' 'bitcast_ln323_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln323_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:323]   --->   Operation 672 'partselect' 'trunc_ln323_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 673 [1/1] (0.00ns)   --->   "%bitcast_ln323_2 = bitcast i32 %trunc_ln323_3" [../src/ban_s3.cpp:323]   --->   Operation 673 'bitcast' 'bitcast_ln323_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 674 [2/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln323, i32 %f_op_read" [../src/ban_s3.cpp:325]   --->   Operation 674 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 675 [3/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln323_1, i32 %f_op_read" [../src/ban_s3.cpp:326]   --->   Operation 675 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 676 [3/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln323_2, i32 %f_op_read" [../src/ban_s3.cpp:327]   --->   Operation 676 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 54> <Delay = 7.01>
ST_46 : Operation 677 [1/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln323, i32 %f_op_read" [../src/ban_s3.cpp:325]   --->   Operation 677 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 678 [2/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln323_1, i32 %f_op_read" [../src/ban_s3.cpp:326]   --->   Operation 678 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 679 [2/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln323_2, i32 %f_op_read" [../src/ban_s3.cpp:327]   --->   Operation 679 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 55> <Delay = 7.01>
ST_47 : Operation 680 [1/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln323_1, i32 %f_op_read" [../src/ban_s3.cpp:326]   --->   Operation 680 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 681 [1/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln323_2, i32 %f_op_read" [../src/ban_s3.cpp:327]   --->   Operation 681 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 682 [2/2] (2.78ns)   --->   "%tmp_74 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 682 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 56> <Delay = 3.83>
ST_48 : Operation 683 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %b_op1_read" [../src/ban_s3.cpp:323]   --->   Operation 683 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 684 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i32 %res_num" [../src/ban_s3.cpp:27]   --->   Operation 684 'bitcast' 'bitcast_ln27_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_2, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 685 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i32 %bitcast_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 686 'trunc' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 687 [1/1] (0.84ns)   --->   "%icmp_ln27_4 = icmp_ne  i8 %tmp_73, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 687 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 688 [1/1] (1.05ns)   --->   "%icmp_ln27_5 = icmp_eq  i23 %trunc_ln27_2, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 688 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%or_ln27_2 = or i1 %icmp_ln27_5, i1 %icmp_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 689 'or' 'or_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 690 [1/2] (2.78ns)   --->   "%tmp_74 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 690 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 691 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_2 = and i1 %or_ln27_2, i1 %tmp_74" [../src/ban_s3.cpp:27]   --->   Operation 691 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 692 [1/1] (0.76ns)   --->   "%br_ln27 = br i1 %and_ln27_2, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 692 'br' 'br_ln27' <Predicate = true> <Delay = 0.76>
ST_48 : Operation 693 [2/2] (2.78ns)   --->   "%tmp_107 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 693 'fcmp' 'tmp_107' <Predicate = (and_ln27_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 57> <Delay = 3.06>
ST_49 : Operation 694 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i32 %res_num_1" [../src/ban_s3.cpp:30]   --->   Operation 694 'bitcast' 'bitcast_ln30_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_2, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 695 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = trunc i32 %bitcast_ln30_2" [../src/ban_s3.cpp:30]   --->   Operation 696 'trunc' 'trunc_ln30_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 697 [1/1] (0.84ns)   --->   "%icmp_ln30_4 = icmp_ne  i8 %tmp_106, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 697 'icmp' 'icmp_ln30_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 698 [1/1] (1.05ns)   --->   "%icmp_ln30_5 = icmp_eq  i23 %trunc_ln30_2, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 698 'icmp' 'icmp_ln30_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_2)   --->   "%or_ln30_2 = or i1 %icmp_ln30_5, i1 %icmp_ln30_4" [../src/ban_s3.cpp:30]   --->   Operation 699 'or' 'or_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 700 [1/2] (2.78ns)   --->   "%tmp_107 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 700 'fcmp' 'tmp_107' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 701 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_2 = and i1 %or_ln30_2, i1 %tmp_107" [../src/ban_s3.cpp:30]   --->   Operation 701 'and' 'and_ln30_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_2, void, void" [../src/ban_s3.cpp:30]   --->   Operation 702 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 703 [2/2] (2.78ns)   --->   "%tmp_130 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 703 'fcmp' 'tmp_130' <Predicate = (and_ln30_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 58> <Delay = 1.01>
ST_50 : Operation 704 [1/1] (1.01ns)   --->   "%res_p_15 = add i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 704 'add' 'res_p_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 705 [1/1] (0.76ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 705 'br' 'br_ln35' <Predicate = true> <Delay = 0.76>

State 51 <SV = 58> <Delay = 3.51>
ST_51 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln38_2 = bitcast i32 %res_num_4" [../src/ban_s3.cpp:38]   --->   Operation 706 'bitcast' 'bitcast_ln38_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_2, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 707 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = trunc i32 %bitcast_ln38_2" [../src/ban_s3.cpp:38]   --->   Operation 708 'trunc' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 709 [1/1] (0.84ns)   --->   "%icmp_ln38_4 = icmp_ne  i8 %tmp_129, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 709 'icmp' 'icmp_ln38_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 710 [1/1] (1.05ns)   --->   "%icmp_ln38_5 = icmp_eq  i23 %trunc_ln38_2, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 710 'icmp' 'icmp_ln38_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%or_ln38_2 = or i1 %icmp_ln38_5, i1 %icmp_ln38_4" [../src/ban_s3.cpp:38]   --->   Operation 711 'or' 'or_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 712 [1/2] (2.78ns)   --->   "%tmp_130 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 712 'fcmp' 'tmp_130' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 713 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_2 = and i1 %or_ln38_2, i1 %tmp_130" [../src/ban_s3.cpp:38]   --->   Operation 713 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 714 [1/1] (1.01ns)   --->   "%res_p_14 = add i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 714 'add' 'res_p_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 715 [1/1] (0.44ns)   --->   "%select_ln38_6 = select i1 %and_ln38_2, i32 %res_num_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 715 'select' 'select_ln38_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 716 [1/1] (0.44ns)   --->   "%select_ln38_7 = select i1 %and_ln38_2, i32 %res_num, i32 %res_num_4" [../src/ban_s3.cpp:38]   --->   Operation 716 'select' 'select_ln38_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 717 [1/1] (0.44ns)   --->   "%select_ln38_8 = select i1 %and_ln38_2, i32 0, i32 %res_p_14" [../src/ban_s3.cpp:38]   --->   Operation 717 'select' 'select_ln38_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 718 [1/1] (0.76ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 718 'br' 'br_ln38' <Predicate = true> <Delay = 0.76>

State 52 <SV = 56> <Delay = 0.35>
ST_52 : Operation 719 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %f_op_read" [../src/ban_s3.h:79]   --->   Operation 719 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 720 [1/1] (0.35ns)   --->   "%xor_ln79 = xor i32 %bitcast_ln79, i32 2147483648" [../src/ban_s3.h:79]   --->   Operation 720 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 57> <Delay = 7.30>
ST_53 : Operation 721 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast i32 %xor_ln79" [../src/ban_s3.h:79]   --->   Operation 721 'bitcast' 'bitcast_ln79_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 722 [2/2] (7.30ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln79_1" [../src/ban_s3.h:79]   --->   Operation 722 'call' 'call_ret3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 58> <Delay = 6.01>
ST_54 : Operation 723 [1/2] (6.01ns)   --->   "%call_ret3 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln79_1" [../src/ban_s3.h:79]   --->   Operation 723 'call' 'call_ret3' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 724 [1/1] (0.00ns)   --->   "%out_b_p_5 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 724 'extractvalue' 'out_b_p_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 725 [1/1] (0.00ns)   --->   "%out_b_num_11 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 725 'extractvalue' 'out_b_num_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 726 [1/1] (0.00ns)   --->   "%out_b_num_10 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 726 'extractvalue' 'out_b_num_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 727 [1/1] (0.00ns)   --->   "%ref_tmp25_1_2 = extractvalue i128 %call_ret3" [../src/ban_s3.h:79]   --->   Operation 727 'extractvalue' 'ref_tmp25_1_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 728 [1/1] (0.76ns)   --->   "%br_ln67 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:67]   --->   Operation 728 'br' 'br_ln67' <Predicate = true> <Delay = 0.76>

State 55 <SV = 57> <Delay = 7.30>
ST_55 : Operation 729 [2/2] (7.30ns)   --->   "%call_ret2 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:62]   --->   Operation 729 'call' 'call_ret2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 58> <Delay = 6.01>
ST_56 : Operation 730 [1/2] (6.01ns)   --->   "%call_ret2 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:62]   --->   Operation 730 'call' 'call_ret2' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 731 [1/1] (0.00ns)   --->   "%out_b_p_4 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 731 'extractvalue' 'out_b_p_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 732 [1/1] (0.00ns)   --->   "%out_b_num_8 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 732 'extractvalue' 'out_b_num_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 733 [1/1] (0.00ns)   --->   "%out_b_num_9 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 733 'extractvalue' 'out_b_num_9' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 734 [1/1] (0.00ns)   --->   "%ref_tmp23_1_2 = extractvalue i128 %call_ret2" [../src/ban_interface.cpp:62]   --->   Operation 734 'extractvalue' 'ref_tmp23_1_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 735 [1/1] (0.76ns)   --->   "%br_ln63 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:63]   --->   Operation 735 'br' 'br_ln63' <Predicate = true> <Delay = 0.76>

State 57 <SV = 56> <Delay = 2.78>
ST_57 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln205_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 736 'partselect' 'trunc_ln205_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 737 [1/1] (0.00ns)   --->   "%bitcast_ln205_3 = bitcast i32 %trunc_ln205_3" [../src/ban_s3.cpp:205]   --->   Operation 737 'bitcast' 'bitcast_ln205_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 738 [2/2] (2.78ns)   --->   "%tmp_59 = fcmp_ogt  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 738 'fcmp' 'tmp_59' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 739 'partselect' 'trunc_ln200_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln200_3 = bitcast i32 %trunc_ln200_3" [../src/ban_s3.cpp:200]   --->   Operation 740 'bitcast' 'bitcast_ln200_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 741 [2/2] (2.78ns)   --->   "%tmp_61 = fcmp_olt  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 741 'fcmp' 'tmp_61' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 742 [2/2] (2.78ns)   --->   "%tmp_62 = fcmp_oeq  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 742 'fcmp' 'tmp_62' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 743 [2/2] (2.78ns)   --->   "%tmp_63 = fcmp_oeq  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 743 'fcmp' 'tmp_63' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 744 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:205]   --->   Operation 744 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln206_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 745 'partselect' 'trunc_ln206_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln206_6 = bitcast i32 %trunc_ln206_6" [../src/ban_s3.cpp:206]   --->   Operation 746 'bitcast' 'bitcast_ln206_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln206_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 747 'partselect' 'trunc_ln206_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 748 [1/1] (0.00ns)   --->   "%bitcast_ln206_7 = bitcast i32 %trunc_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 748 'bitcast' 'bitcast_ln206_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 749 [2/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 749 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 750 [2/2] (2.78ns)   --->   "%tmp_68 = fcmp_olt  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:209]   --->   Operation 750 'fcmp' 'tmp_68' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln209_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 751 'partselect' 'trunc_ln209_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 752 [1/1] (0.00ns)   --->   "%bitcast_ln209_6 = bitcast i32 %trunc_ln209_6" [../src/ban_s3.cpp:209]   --->   Operation 752 'bitcast' 'bitcast_ln209_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln209_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 753 'partselect' 'trunc_ln209_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln209_7 = bitcast i32 %trunc_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 754 'bitcast' 'bitcast_ln209_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 755 [2/2] (2.78ns)   --->   "%tmp_71 = fcmp_olt  i32 %bitcast_ln209_6, i32 %bitcast_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 755 'fcmp' 'tmp_71' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 756 [2/2] (2.78ns)   --->   "%tmp_72 = fcmp_olt  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:209]   --->   Operation 756 'fcmp' 'tmp_72' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln205_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 757 'partselect' 'trunc_ln205_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 758 [1/1] (0.00ns)   --->   "%bitcast_ln205_2 = bitcast i32 %trunc_ln205_2" [../src/ban_s3.cpp:205]   --->   Operation 758 'bitcast' 'bitcast_ln205_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 759 [2/2] (2.78ns)   --->   "%tmp_44 = fcmp_ogt  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 759 'fcmp' 'tmp_44' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 760 'partselect' 'trunc_ln200_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 761 [1/1] (0.00ns)   --->   "%bitcast_ln200_2 = bitcast i32 %trunc_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 761 'bitcast' 'bitcast_ln200_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 762 [2/2] (2.78ns)   --->   "%tmp_46 = fcmp_olt  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 762 'fcmp' 'tmp_46' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 763 [2/2] (2.78ns)   --->   "%tmp_47 = fcmp_oeq  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 763 'fcmp' 'tmp_47' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 764 [2/2] (2.78ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 764 'fcmp' 'tmp_48' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 765 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_oeq  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:205]   --->   Operation 765 'fcmp' 'tmp_49' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln206_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 766 'partselect' 'trunc_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 767 [1/1] (0.00ns)   --->   "%bitcast_ln206_4 = bitcast i32 %trunc_ln206_4" [../src/ban_s3.cpp:206]   --->   Operation 767 'bitcast' 'bitcast_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln206_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 768 'partselect' 'trunc_ln206_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 769 [1/1] (0.00ns)   --->   "%bitcast_ln206_5 = bitcast i32 %trunc_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 769 'bitcast' 'bitcast_ln206_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 770 [2/2] (2.78ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 770 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 771 [2/2] (2.78ns)   --->   "%tmp_53 = fcmp_olt  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:209]   --->   Operation 771 'fcmp' 'tmp_53' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln209_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 772 'partselect' 'trunc_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 773 [1/1] (0.00ns)   --->   "%bitcast_ln209_4 = bitcast i32 %trunc_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 773 'bitcast' 'bitcast_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln209_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 774 'partselect' 'trunc_ln209_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 775 [1/1] (0.00ns)   --->   "%bitcast_ln209_5 = bitcast i32 %trunc_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 775 'bitcast' 'bitcast_ln209_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 776 [2/2] (2.78ns)   --->   "%tmp_56 = fcmp_olt  i32 %bitcast_ln209_4, i32 %bitcast_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 776 'fcmp' 'tmp_56' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 777 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_olt  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:209]   --->   Operation 777 'fcmp' 'tmp_57' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln205_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 778 'partselect' 'trunc_ln205_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 779 [1/1] (0.00ns)   --->   "%bitcast_ln205_1 = bitcast i32 %trunc_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 779 'bitcast' 'bitcast_ln205_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 780 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 780 'fcmp' 'tmp_34' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 781 'partselect' 'trunc_ln200_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln200_1 = bitcast i32 %trunc_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 782 'bitcast' 'bitcast_ln200_1' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 783 [2/2] (2.78ns)   --->   "%tmp_36 = fcmp_olt  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 783 'fcmp' 'tmp_36' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 784 [2/2] (2.78ns)   --->   "%tmp_37 = fcmp_oeq  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 784 'fcmp' 'tmp_37' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 785 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 785 'fcmp' 'tmp_38' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 786 [2/2] (2.78ns)   --->   "%tmp_39 = fcmp_oeq  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 786 'fcmp' 'tmp_39' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln206_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 787 'partselect' 'trunc_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln206_2 = bitcast i32 %trunc_ln206_2" [../src/ban_s3.cpp:206]   --->   Operation 788 'bitcast' 'bitcast_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln206_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 789 'partselect' 'trunc_ln206_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 790 [1/1] (0.00ns)   --->   "%bitcast_ln206_3 = bitcast i32 %trunc_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 790 'bitcast' 'bitcast_ln206_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_57 : Operation 791 [2/2] (2.78ns)   --->   "%tmp_42 = fcmp_oeq  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 791 'fcmp' 'tmp_42' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:205]   --->   Operation 792 'partselect' 'trunc_ln14' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 793 [1/1] (0.00ns)   --->   "%bitcast_ln205 = bitcast i32 %trunc_ln14" [../src/ban_s3.cpp:205]   --->   Operation 793 'bitcast' 'bitcast_ln205' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 794 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 794 'fcmp' 'tmp_25' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:200]   --->   Operation 795 'partselect' 'trunc_ln15' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 796 [1/1] (0.00ns)   --->   "%bitcast_ln200 = bitcast i32 %trunc_ln15" [../src/ban_s3.cpp:200]   --->   Operation 796 'bitcast' 'bitcast_ln200' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 797 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_olt  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 797 'fcmp' 'tmp_27' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 798 [2/2] (2.78ns)   --->   "%tmp_28 = fcmp_oeq  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 798 'fcmp' 'tmp_28' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 799 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 799 'fcmp' 'tmp_29' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 800 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:205]   --->   Operation 800 'fcmp' 'tmp_30' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 801 'partselect' 'trunc_ln16' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 802 [1/1] (0.00ns)   --->   "%bitcast_ln206 = bitcast i32 %trunc_ln16" [../src/ban_s3.cpp:206]   --->   Operation 802 'bitcast' 'bitcast_ln206' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:206]   --->   Operation 803 'partselect' 'trunc_ln206_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 804 [1/1] (0.00ns)   --->   "%bitcast_ln206_1 = bitcast i32 %trunc_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 804 'bitcast' 'bitcast_ln206_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_57 : Operation 805 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 805 'fcmp' 'tmp_32' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.36>
ST_58 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln198_6 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 806 'trunc' 'trunc_ln198_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln198_7 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 807 'trunc' 'trunc_ln198_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 808 [1/1] (0.99ns)   --->   "%pbp_3 = icmp_sgt  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:198]   --->   Operation 808 'icmp' 'pbp_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 809 [1/1] (0.99ns)   --->   "%bpp_3 = icmp_slt  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:199]   --->   Operation 809 'icmp' 'bpp_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 810 'partselect' 'tmp_58' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 811 'partselect' 'trunc_ln200_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 812 [1/1] (0.84ns)   --->   "%icmp_ln200_12 = icmp_ne  i8 %tmp_58, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 812 'icmp' 'icmp_ln200_12' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 813 [1/1] (1.05ns)   --->   "%icmp_ln200_13 = icmp_eq  i23 %trunc_ln200_7, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 813 'icmp' 'icmp_ln200_13' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 814 [1/1] (0.28ns)   --->   "%or_ln200_25 = or i1 %icmp_ln200_13, i1 %icmp_ln200_12" [../src/ban_s3.cpp:200]   --->   Operation 814 'or' 'or_ln200_25' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 815 [1/2] (2.78ns)   --->   "%tmp_59 = fcmp_ogt  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 815 'fcmp' 'tmp_59' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 816 [1/1] (0.28ns)   --->   "%and_ln200_37 = and i1 %or_ln200_25, i1 %tmp_59" [../src/ban_s3.cpp:200]   --->   Operation 816 'and' 'and_ln200_37' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 817 'partselect' 'tmp_60' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 818 'partselect' 'trunc_ln200_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 819 [1/1] (0.84ns)   --->   "%icmp_ln200_14 = icmp_ne  i8 %tmp_60, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 819 'icmp' 'icmp_ln200_14' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 820 [1/1] (1.05ns)   --->   "%icmp_ln200_15 = icmp_eq  i23 %trunc_ln200_10, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 820 'icmp' 'icmp_ln200_15' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 821 [1/1] (0.28ns)   --->   "%or_ln200_26 = or i1 %icmp_ln200_15, i1 %icmp_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 821 'or' 'or_ln200_26' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 822 [1/2] (2.78ns)   --->   "%tmp_61 = fcmp_olt  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 822 'fcmp' 'tmp_61' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 823 [1/1] (0.28ns)   --->   "%and_ln200_38 = and i1 %or_ln200_26, i1 %tmp_61" [../src/ban_s3.cpp:200]   --->   Operation 823 'and' 'and_ln200_38' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 824 [1/2] (2.78ns)   --->   "%tmp_62 = fcmp_oeq  i32 %bitcast_ln200_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 824 'fcmp' 'tmp_62' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 825 [1/1] (0.28ns)   --->   "%and_ln200_39 = and i1 %or_ln200_26, i1 %tmp_62" [../src/ban_s3.cpp:200]   --->   Operation 825 'and' 'and_ln200_39' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%xor_ln200_11 = xor i1 %and_ln200_39, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 826 'xor' 'xor_ln200_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_6)   --->   "%xor_ln198_3 = xor i1 %pbp_3, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 827 'xor' 'xor_ln198_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 828 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln199_6 = and i1 %bpp_3, i1 %xor_ln198_3" [../src/ban_s3.cpp:199]   --->   Operation 828 'and' 'and_ln199_6' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_40)   --->   "%xor_ln200_12 = xor i1 %and_ln200_38, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 829 'xor' 'xor_ln200_12' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 830 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln200_40 = and i1 %and_ln199_6, i1 %xor_ln200_12" [../src/ban_s3.cpp:200]   --->   Operation 830 'and' 'and_ln200_40' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_42)   --->   "%and_ln200_41 = and i1 %and_ln200_40, i1 %and_ln200_39" [../src/ban_s3.cpp:200]   --->   Operation 831 'and' 'and_ln200_41' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_42)   --->   "%or_ln200_27 = or i1 %pbp_3, i1 %and_ln200_41" [../src/ban_s3.cpp:200]   --->   Operation 832 'or' 'or_ln200_27' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 833 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln200_42 = and i1 %or_ln200_27, i1 %and_ln200_37" [../src/ban_s3.cpp:200]   --->   Operation 833 'and' 'and_ln200_42' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%xor_ln200_13 = xor i1 %and_ln200_37, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 834 'xor' 'xor_ln200_13' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 835 [1/2] (2.78ns)   --->   "%tmp_63 = fcmp_oeq  i32 %bitcast_ln205_3, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 835 'fcmp' 'tmp_63' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_43 = and i1 %or_ln200_25, i1 %tmp_63" [../src/ban_s3.cpp:200]   --->   Operation 836 'and' 'and_ln200_43' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_44 = and i1 %pbp_3, i1 %xor_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 837 'and' 'and_ln200_44' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_45 = and i1 %and_ln200_43, i1 %and_ln200_38" [../src/ban_s3.cpp:200]   --->   Operation 838 'and' 'and_ln200_45' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_28)   --->   "%and_ln200_46 = and i1 %and_ln200_45, i1 %and_ln200_44" [../src/ban_s3.cpp:200]   --->   Operation 839 'and' 'and_ln200_46' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 840 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_28 = or i1 %and_ln200_46, i1 %and_ln200_42" [../src/ban_s3.cpp:200]   --->   Operation 840 'or' 'or_ln200_28' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 841 [1/1] (0.99ns)   --->   "%icmp_ln199_6 = icmp_ne  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:199]   --->   Operation 841 'icmp' 'icmp_ln199_6' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_29)   --->   "%and_ln199_7 = and i1 %or_ln200_28, i1 %icmp_ln199_6" [../src/ban_s3.cpp:199]   --->   Operation 842 'and' 'and_ln199_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_29)   --->   "%and_ln200_47 = and i1 %and_ln199_6, i1 %and_ln200_38" [../src/ban_s3.cpp:200]   --->   Operation 843 'and' 'and_ln200_47' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 844 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_29 = or i1 %and_ln200_47, i1 %and_ln199_7" [../src/ban_s3.cpp:200]   --->   Operation 844 'or' 'or_ln200_29' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%and_ln200_48 = and i1 %and_ln200_40, i1 %xor_ln200_11" [../src/ban_s3.cpp:200]   --->   Operation 845 'and' 'and_ln200_48' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%xor_ln200_14 = xor i1 %bpp_3, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 846 'xor' 'xor_ln200_14' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln200_30 = or i1 %pbp_3, i1 %xor_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 847 'or' 'or_ln200_30' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln200_31 = or i1 %and_ln200_38, i1 %or_ln200_30" [../src/ban_s3.cpp:200]   --->   Operation 848 'or' 'or_ln200_31' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln200_32 = or i1 %and_ln200_39, i1 %or_ln200_31" [../src/ban_s3.cpp:200]   --->   Operation 849 'or' 'or_ln200_32' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 850 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_3 = and i1 %or_ln200_29, i1 %or_ln200_32" [../src/ban_s3.cpp:200]   --->   Operation 850 'and' 'deq_p_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 851 [1/1] (0.28ns)   --->   "%and_ln205_7 = and i1 %or_ln200_26, i1 %or_ln200_25" [../src/ban_s3.cpp:205]   --->   Operation 851 'and' 'and_ln205_7' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 852 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:205]   --->   Operation 852 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 853 [1/1] (0.28ns)   --->   "%eq0_3 = and i1 %and_ln205_7, i1 %tmp_64" [../src/ban_s3.cpp:205]   --->   Operation 853 'and' 'eq0_3' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 854 'partselect' 'tmp_65' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln206_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 855 'partselect' 'trunc_ln206_13' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 856 'partselect' 'tmp_66' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln206_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 857 'partselect' 'trunc_ln206_14' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 858 [1/1] (0.84ns)   --->   "%icmp_ln206_12 = icmp_ne  i8 %tmp_65, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 858 'icmp' 'icmp_ln206_12' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 859 [1/1] (1.05ns)   --->   "%icmp_ln206_13 = icmp_eq  i23 %trunc_ln206_13, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 859 'icmp' 'icmp_ln206_13' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_8)   --->   "%or_ln206_6 = or i1 %icmp_ln206_13, i1 %icmp_ln206_12" [../src/ban_s3.cpp:206]   --->   Operation 860 'or' 'or_ln206_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 861 [1/1] (0.84ns)   --->   "%icmp_ln206_14 = icmp_ne  i8 %tmp_66, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 861 'icmp' 'icmp_ln206_14' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 862 [1/1] (1.05ns)   --->   "%icmp_ln206_15 = icmp_eq  i23 %trunc_ln206_14, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 862 'icmp' 'icmp_ln206_15' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_8)   --->   "%or_ln206_7 = or i1 %icmp_ln206_15, i1 %icmp_ln206_14" [../src/ban_s3.cpp:206]   --->   Operation 863 'or' 'or_ln206_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 864 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln206_8 = and i1 %or_ln206_6, i1 %or_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 864 'and' 'and_ln206_8' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 865 [1/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:206]   --->   Operation 865 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln206_1)   --->   "%eq1_3 = and i1 %and_ln206_8, i1 %tmp_67" [../src/ban_s3.cpp:206]   --->   Operation 866 'and' 'eq1_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 867 [1/1] (0.99ns)   --->   "%icmp_ln209_3 = icmp_eq  i32 %trunc_ln198_7, i32 %trunc_ln198_6" [../src/ban_s3.cpp:209]   --->   Operation 867 'icmp' 'icmp_ln209_3' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 868 [1/2] (2.78ns)   --->   "%tmp_68 = fcmp_olt  i32 %bitcast_ln200_3, i32 %bitcast_ln205_3" [../src/ban_s3.cpp:209]   --->   Operation 868 'fcmp' 'tmp_68' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%and_ln209_6 = and i1 %and_ln205_7, i1 %tmp_68" [../src/ban_s3.cpp:209]   --->   Operation 869 'and' 'and_ln209_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 870 'partselect' 'tmp_69' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln209_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 871 'partselect' 'trunc_ln209_9' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 872 'partselect' 'tmp_70' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln209_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 873 'partselect' 'trunc_ln209_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_58 : Operation 874 [1/1] (0.84ns)   --->   "%icmp_ln209_8 = icmp_ne  i8 %tmp_69, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 874 'icmp' 'icmp_ln209_8' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 875 [1/1] (1.05ns)   --->   "%icmp_ln209_9 = icmp_eq  i23 %trunc_ln209_9, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 875 'icmp' 'icmp_ln209_9' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_8)   --->   "%or_ln209_3 = or i1 %icmp_ln209_9, i1 %icmp_ln209_8" [../src/ban_s3.cpp:209]   --->   Operation 876 'or' 'or_ln209_3' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 877 [1/1] (0.84ns)   --->   "%icmp_ln209_10 = icmp_ne  i8 %tmp_70, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 877 'icmp' 'icmp_ln209_10' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 878 [1/1] (1.05ns)   --->   "%icmp_ln209_11 = icmp_eq  i23 %trunc_ln209_10, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 878 'icmp' 'icmp_ln209_11' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_8)   --->   "%or_ln209_4 = or i1 %icmp_ln209_11, i1 %icmp_ln209_10" [../src/ban_s3.cpp:209]   --->   Operation 879 'or' 'or_ln209_4' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_8)   --->   "%and_ln209_7 = and i1 %or_ln209_3, i1 %or_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 880 'and' 'and_ln209_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 881 [1/2] (2.78ns)   --->   "%tmp_71 = fcmp_olt  i32 %bitcast_ln209_6, i32 %bitcast_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 881 'fcmp' 'tmp_71' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 882 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_8 = and i1 %and_ln209_7, i1 %tmp_71" [../src/ban_s3.cpp:209]   --->   Operation 882 'and' 'and_ln209_8' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 883 [1/2] (2.78ns)   --->   "%tmp_72 = fcmp_olt  i32 %bitcast_ln206_6, i32 %bitcast_ln206_7" [../src/ban_s3.cpp:209]   --->   Operation 883 'fcmp' 'tmp_72' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%and_ln209_9 = and i1 %and_ln206_8, i1 %tmp_72" [../src/ban_s3.cpp:209]   --->   Operation 884 'and' 'and_ln209_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%xor_ln200_15 = xor i1 %or_ln200_29, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 885 'xor' 'xor_ln200_15' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_10)   --->   "%or_ln200_33 = or i1 %and_ln200_48, i1 %xor_ln200_15" [../src/ban_s3.cpp:200]   --->   Operation 886 'or' 'or_ln200_33' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 887 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_10 = and i1 %or_ln200_33, i1 %icmp_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 887 'and' 'and_ln209_10' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%xor_ln205_1 = xor i1 %eq0_3, i1 1" [../src/ban_s3.cpp:205]   --->   Operation 888 'xor' 'xor_ln205_1' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln205_1)   --->   "%and_ln205_9 = and i1 %and_ln209_10, i1 %xor_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 889 'and' 'and_ln205_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 890 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln205_1 = select i1 %and_ln205_9, i1 %and_ln209_6, i1 %and_ln209_9" [../src/ban_s3.cpp:205]   --->   Operation 890 'select' 'select_ln205_1' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln206_1)   --->   "%and_ln206_10 = and i1 %eq0_3, i1 %eq1_3" [../src/ban_s3.cpp:206]   --->   Operation 891 'and' 'and_ln206_10' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln206_1)   --->   "%and_ln206_11 = and i1 %and_ln206_10, i1 %and_ln209_10" [../src/ban_s3.cpp:206]   --->   Operation 892 'and' 'and_ln206_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 893 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln206_1 = select i1 %and_ln206_11, i1 %and_ln209_8, i1 %select_ln205_1" [../src/ban_s3.cpp:206]   --->   Operation 893 'select' 'select_ln206_1' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node out_l_2)   --->   "%and_ln209_11 = and i1 %select_ln206_1, i1 %icmp_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 894 'and' 'and_ln209_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node out_l_2)   --->   "%or_ln209_5 = or i1 %deq_p_3, i1 %and_ln209_11" [../src/ban_s3.cpp:209]   --->   Operation 895 'or' 'or_ln209_5' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 896 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l_2 = xor i1 %or_ln209_5, i1 1" [../src/ban_s3.h:75]   --->   Operation 896 'xor' 'out_l_2' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 897 [1/1] (0.76ns)   --->   "%br_ln59 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:59]   --->   Operation 897 'br' 'br_ln59' <Predicate = (op_read == 12)> <Delay = 0.76>
ST_58 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln198_4 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 898 'trunc' 'trunc_ln198_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln198_5 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 899 'trunc' 'trunc_ln198_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 900 [1/1] (0.99ns)   --->   "%pbp_2 = icmp_sgt  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:198]   --->   Operation 900 'icmp' 'pbp_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 901 [1/1] (0.99ns)   --->   "%bpp_2 = icmp_slt  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:199]   --->   Operation 901 'icmp' 'bpp_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 902 'partselect' 'tmp_43' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 903 'partselect' 'trunc_ln200_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 904 [1/1] (0.84ns)   --->   "%icmp_ln200_8 = icmp_ne  i8 %tmp_43, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 904 'icmp' 'icmp_ln200_8' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 905 [1/1] (1.05ns)   --->   "%icmp_ln200_9 = icmp_eq  i23 %trunc_ln200_s, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 905 'icmp' 'icmp_ln200_9' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 906 [1/1] (0.28ns)   --->   "%or_ln200_16 = or i1 %icmp_ln200_9, i1 %icmp_ln200_8" [../src/ban_s3.cpp:200]   --->   Operation 906 'or' 'or_ln200_16' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 907 [1/2] (2.78ns)   --->   "%tmp_44 = fcmp_ogt  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 907 'fcmp' 'tmp_44' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 908 [1/1] (0.28ns)   --->   "%and_ln200_24 = and i1 %or_ln200_16, i1 %tmp_44" [../src/ban_s3.cpp:200]   --->   Operation 908 'and' 'and_ln200_24' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 909 'partselect' 'tmp_45' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 910 'partselect' 'trunc_ln200_6' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 911 [1/1] (0.84ns)   --->   "%icmp_ln200_10 = icmp_ne  i8 %tmp_45, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 911 'icmp' 'icmp_ln200_10' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 912 [1/1] (1.05ns)   --->   "%icmp_ln200_11 = icmp_eq  i23 %trunc_ln200_6, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 912 'icmp' 'icmp_ln200_11' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 913 [1/1] (0.28ns)   --->   "%or_ln200_17 = or i1 %icmp_ln200_11, i1 %icmp_ln200_10" [../src/ban_s3.cpp:200]   --->   Operation 913 'or' 'or_ln200_17' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 914 [1/2] (2.78ns)   --->   "%tmp_46 = fcmp_olt  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 914 'fcmp' 'tmp_46' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 915 [1/1] (0.28ns)   --->   "%and_ln200_25 = and i1 %or_ln200_17, i1 %tmp_46" [../src/ban_s3.cpp:200]   --->   Operation 915 'and' 'and_ln200_25' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 916 [1/2] (2.78ns)   --->   "%tmp_47 = fcmp_oeq  i32 %bitcast_ln200_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 916 'fcmp' 'tmp_47' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 917 [1/1] (0.28ns)   --->   "%and_ln200_26 = and i1 %or_ln200_17, i1 %tmp_47" [../src/ban_s3.cpp:200]   --->   Operation 917 'and' 'and_ln200_26' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%xor_ln200_6 = xor i1 %and_ln200_26, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 918 'xor' 'xor_ln200_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln198_2 = xor i1 %pbp_2, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 919 'xor' 'xor_ln198_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 920 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %bpp_2, i1 %xor_ln198_2" [../src/ban_s3.cpp:199]   --->   Operation 920 'and' 'and_ln199_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_27)   --->   "%xor_ln200_7 = xor i1 %and_ln200_25, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 921 'xor' 'xor_ln200_7' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 922 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln200_27 = and i1 %and_ln199_4, i1 %xor_ln200_7" [../src/ban_s3.cpp:200]   --->   Operation 922 'and' 'and_ln200_27' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_29)   --->   "%and_ln200_28 = and i1 %and_ln200_27, i1 %and_ln200_26" [../src/ban_s3.cpp:200]   --->   Operation 923 'and' 'and_ln200_28' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_29)   --->   "%or_ln200_18 = or i1 %pbp_2, i1 %and_ln200_28" [../src/ban_s3.cpp:200]   --->   Operation 924 'or' 'or_ln200_18' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 925 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln200_29 = and i1 %or_ln200_18, i1 %and_ln200_24" [../src/ban_s3.cpp:200]   --->   Operation 925 'and' 'and_ln200_29' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%xor_ln200_8 = xor i1 %and_ln200_24, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 926 'xor' 'xor_ln200_8' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 927 [1/2] (2.78ns)   --->   "%tmp_48 = fcmp_oeq  i32 %bitcast_ln205_2, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 927 'fcmp' 'tmp_48' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_30 = and i1 %or_ln200_16, i1 %tmp_48" [../src/ban_s3.cpp:200]   --->   Operation 928 'and' 'and_ln200_30' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_31 = and i1 %pbp_2, i1 %xor_ln200_8" [../src/ban_s3.cpp:200]   --->   Operation 929 'and' 'and_ln200_31' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_32 = and i1 %and_ln200_30, i1 %and_ln200_25" [../src/ban_s3.cpp:200]   --->   Operation 930 'and' 'and_ln200_32' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_19)   --->   "%and_ln200_33 = and i1 %and_ln200_32, i1 %and_ln200_31" [../src/ban_s3.cpp:200]   --->   Operation 931 'and' 'and_ln200_33' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 932 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_19 = or i1 %and_ln200_33, i1 %and_ln200_29" [../src/ban_s3.cpp:200]   --->   Operation 932 'or' 'or_ln200_19' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 933 [1/1] (0.99ns)   --->   "%icmp_ln199_4 = icmp_ne  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:199]   --->   Operation 933 'icmp' 'icmp_ln199_4' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_20)   --->   "%and_ln199_5 = and i1 %or_ln200_19, i1 %icmp_ln199_4" [../src/ban_s3.cpp:199]   --->   Operation 934 'and' 'and_ln199_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_20)   --->   "%and_ln200_34 = and i1 %and_ln199_4, i1 %and_ln200_25" [../src/ban_s3.cpp:200]   --->   Operation 935 'and' 'and_ln200_34' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 936 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_20 = or i1 %and_ln200_34, i1 %and_ln199_5" [../src/ban_s3.cpp:200]   --->   Operation 936 'or' 'or_ln200_20' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%and_ln200_35 = and i1 %and_ln200_27, i1 %xor_ln200_6" [../src/ban_s3.cpp:200]   --->   Operation 937 'and' 'and_ln200_35' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%xor_ln200_9 = xor i1 %bpp_2, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 938 'xor' 'xor_ln200_9' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln200_21 = or i1 %pbp_2, i1 %xor_ln200_9" [../src/ban_s3.cpp:200]   --->   Operation 939 'or' 'or_ln200_21' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln200_22 = or i1 %and_ln200_25, i1 %or_ln200_21" [../src/ban_s3.cpp:200]   --->   Operation 940 'or' 'or_ln200_22' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln200_23 = or i1 %and_ln200_26, i1 %or_ln200_22" [../src/ban_s3.cpp:200]   --->   Operation 941 'or' 'or_ln200_23' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 942 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_2 = and i1 %or_ln200_20, i1 %or_ln200_23" [../src/ban_s3.cpp:200]   --->   Operation 942 'and' 'deq_p_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 943 [1/1] (0.28ns)   --->   "%and_ln205_4 = and i1 %or_ln200_17, i1 %or_ln200_16" [../src/ban_s3.cpp:205]   --->   Operation 943 'and' 'and_ln205_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 944 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_oeq  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:205]   --->   Operation 944 'fcmp' 'tmp_49' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 945 [1/1] (0.28ns)   --->   "%eq0_2 = and i1 %and_ln205_4, i1 %tmp_49" [../src/ban_s3.cpp:205]   --->   Operation 945 'and' 'eq0_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 946 'partselect' 'tmp_50' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln206_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 947 'partselect' 'trunc_ln206_11' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 948 'partselect' 'tmp_51' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln206_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 949 'partselect' 'trunc_ln206_12' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 950 [1/1] (0.84ns)   --->   "%icmp_ln206_8 = icmp_ne  i8 %tmp_50, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 950 'icmp' 'icmp_ln206_8' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 951 [1/1] (1.05ns)   --->   "%icmp_ln206_9 = icmp_eq  i23 %trunc_ln206_11, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 951 'icmp' 'icmp_ln206_9' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_4)   --->   "%or_ln206_4 = or i1 %icmp_ln206_9, i1 %icmp_ln206_8" [../src/ban_s3.cpp:206]   --->   Operation 952 'or' 'or_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 953 [1/1] (0.84ns)   --->   "%icmp_ln206_10 = icmp_ne  i8 %tmp_51, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 953 'icmp' 'icmp_ln206_10' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 954 [1/1] (1.05ns)   --->   "%icmp_ln206_11 = icmp_eq  i23 %trunc_ln206_12, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 954 'icmp' 'icmp_ln206_11' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_4)   --->   "%or_ln206_5 = or i1 %icmp_ln206_11, i1 %icmp_ln206_10" [../src/ban_s3.cpp:206]   --->   Operation 955 'or' 'or_ln206_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 956 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln206_4 = and i1 %or_ln206_4, i1 %or_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 956 'and' 'and_ln206_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 957 [1/2] (2.78ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:206]   --->   Operation 957 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln206)   --->   "%eq1_2 = and i1 %and_ln206_4, i1 %tmp_52" [../src/ban_s3.cpp:206]   --->   Operation 958 'and' 'eq1_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 959 [1/1] (0.99ns)   --->   "%icmp_ln209_2 = icmp_eq  i32 %trunc_ln198_5, i32 %trunc_ln198_4" [../src/ban_s3.cpp:209]   --->   Operation 959 'icmp' 'icmp_ln209_2' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 960 [1/2] (2.78ns)   --->   "%tmp_53 = fcmp_olt  i32 %bitcast_ln200_2, i32 %bitcast_ln205_2" [../src/ban_s3.cpp:209]   --->   Operation 960 'fcmp' 'tmp_53' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln209 = and i1 %and_ln205_4, i1 %tmp_53" [../src/ban_s3.cpp:209]   --->   Operation 961 'and' 'and_ln209' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 962 'partselect' 'tmp_54' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln209_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 963 'partselect' 'trunc_ln209_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 964 'partselect' 'tmp_55' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln209_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 965 'partselect' 'trunc_ln209_8' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_58 : Operation 966 [1/1] (0.84ns)   --->   "%icmp_ln209_4 = icmp_ne  i8 %tmp_54, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 966 'icmp' 'icmp_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 967 [1/1] (1.05ns)   --->   "%icmp_ln209_5 = icmp_eq  i23 %trunc_ln209_s, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 967 'icmp' 'icmp_ln209_5' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_2)   --->   "%or_ln209 = or i1 %icmp_ln209_5, i1 %icmp_ln209_4" [../src/ban_s3.cpp:209]   --->   Operation 968 'or' 'or_ln209' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 969 [1/1] (0.84ns)   --->   "%icmp_ln209_6 = icmp_ne  i8 %tmp_55, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 969 'icmp' 'icmp_ln209_6' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 970 [1/1] (1.05ns)   --->   "%icmp_ln209_7 = icmp_eq  i23 %trunc_ln209_8, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 970 'icmp' 'icmp_ln209_7' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_2)   --->   "%or_ln209_1 = or i1 %icmp_ln209_7, i1 %icmp_ln209_6" [../src/ban_s3.cpp:209]   --->   Operation 971 'or' 'or_ln209_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_2)   --->   "%and_ln209_1 = and i1 %or_ln209, i1 %or_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 972 'and' 'and_ln209_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 973 [1/2] (2.78ns)   --->   "%tmp_56 = fcmp_olt  i32 %bitcast_ln209_4, i32 %bitcast_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 973 'fcmp' 'tmp_56' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 974 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_2 = and i1 %and_ln209_1, i1 %tmp_56" [../src/ban_s3.cpp:209]   --->   Operation 974 'and' 'and_ln209_2' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 975 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_olt  i32 %bitcast_ln206_4, i32 %bitcast_ln206_5" [../src/ban_s3.cpp:209]   --->   Operation 975 'fcmp' 'tmp_57' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln209_3 = and i1 %and_ln206_4, i1 %tmp_57" [../src/ban_s3.cpp:209]   --->   Operation 976 'and' 'and_ln209_3' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%xor_ln200_10 = xor i1 %or_ln200_20, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 977 'xor' 'xor_ln200_10' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_4)   --->   "%or_ln200_24 = or i1 %and_ln200_35, i1 %xor_ln200_10" [../src/ban_s3.cpp:200]   --->   Operation 978 'or' 'or_ln200_24' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 979 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_4 = and i1 %or_ln200_24, i1 %icmp_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 979 'and' 'and_ln209_4' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%xor_ln205 = xor i1 %eq0_2, i1 1" [../src/ban_s3.cpp:205]   --->   Operation 980 'xor' 'xor_ln205' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln205_6 = and i1 %and_ln209_4, i1 %xor_ln205" [../src/ban_s3.cpp:205]   --->   Operation 981 'and' 'and_ln205_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 982 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln205 = select i1 %and_ln205_6, i1 %and_ln209, i1 %and_ln209_3" [../src/ban_s3.cpp:205]   --->   Operation 982 'select' 'select_ln205' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln206)   --->   "%and_ln206_6 = and i1 %eq0_2, i1 %eq1_2" [../src/ban_s3.cpp:206]   --->   Operation 983 'and' 'and_ln206_6' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln206)   --->   "%and_ln206_7 = and i1 %and_ln206_6, i1 %and_ln209_4" [../src/ban_s3.cpp:206]   --->   Operation 984 'and' 'and_ln206_7' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 985 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln206 = select i1 %and_ln206_7, i1 %and_ln209_2, i1 %select_ln205" [../src/ban_s3.cpp:206]   --->   Operation 985 'select' 'select_ln206' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node out_l_1)   --->   "%and_ln209_5 = and i1 %select_ln206, i1 %icmp_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 986 'and' 'and_ln209_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node out_l_1)   --->   "%or_ln209_2 = or i1 %deq_p_2, i1 %and_ln209_5" [../src/ban_s3.cpp:209]   --->   Operation 987 'or' 'or_ln209_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 988 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l_1 = xor i1 %or_ln209_2, i1 1" [../src/ban_s3.h:74]   --->   Operation 988 'xor' 'out_l_1' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 989 [1/1] (0.76ns)   --->   "%br_ln55 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:55]   --->   Operation 989 'br' 'br_ln55' <Predicate = (op_read == 11)> <Delay = 0.76>
ST_58 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln198_2 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 990 'trunc' 'trunc_ln198_2' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln198_3 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 991 'trunc' 'trunc_ln198_3' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 992 [1/1] (0.99ns)   --->   "%pbp_1 = icmp_sgt  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:198]   --->   Operation 992 'icmp' 'pbp_1' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 993 [1/1] (0.99ns)   --->   "%bpp_1 = icmp_slt  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:199]   --->   Operation 993 'icmp' 'bpp_1' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 994 'partselect' 'tmp_33' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 995 'partselect' 'trunc_ln200_8' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 996 [1/1] (0.84ns)   --->   "%icmp_ln200_4 = icmp_ne  i8 %tmp_33, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 996 'icmp' 'icmp_ln200_4' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 997 [1/1] (1.05ns)   --->   "%icmp_ln200_5 = icmp_eq  i23 %trunc_ln200_8, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 997 'icmp' 'icmp_ln200_5' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 998 [1/1] (0.28ns)   --->   "%or_ln200_8 = or i1 %icmp_ln200_5, i1 %icmp_ln200_4" [../src/ban_s3.cpp:200]   --->   Operation 998 'or' 'or_ln200_8' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 999 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 999 'fcmp' 'tmp_34' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1000 [1/1] (0.28ns)   --->   "%and_ln200_12 = and i1 %or_ln200_8, i1 %tmp_34" [../src/ban_s3.cpp:200]   --->   Operation 1000 'and' 'and_ln200_12' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 1001 'partselect' 'tmp_35' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 1002 'partselect' 'trunc_ln200_9' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 1003 [1/1] (0.84ns)   --->   "%icmp_ln200_6 = icmp_ne  i8 %tmp_35, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 1003 'icmp' 'icmp_ln200_6' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1004 [1/1] (1.05ns)   --->   "%icmp_ln200_7 = icmp_eq  i23 %trunc_ln200_9, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 1004 'icmp' 'icmp_ln200_7' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1005 [1/1] (0.28ns)   --->   "%or_ln200_9 = or i1 %icmp_ln200_7, i1 %icmp_ln200_6" [../src/ban_s3.cpp:200]   --->   Operation 1005 'or' 'or_ln200_9' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1006 [1/2] (2.78ns)   --->   "%tmp_36 = fcmp_olt  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1006 'fcmp' 'tmp_36' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1007 [1/1] (0.28ns)   --->   "%and_ln200_13 = and i1 %or_ln200_9, i1 %tmp_36" [../src/ban_s3.cpp:200]   --->   Operation 1007 'and' 'and_ln200_13' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1008 [1/2] (2.78ns)   --->   "%tmp_37 = fcmp_oeq  i32 %bitcast_ln200_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1008 'fcmp' 'tmp_37' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1009 [1/1] (0.28ns)   --->   "%and_ln200_14 = and i1 %or_ln200_9, i1 %tmp_37" [../src/ban_s3.cpp:200]   --->   Operation 1009 'and' 'and_ln200_14' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_2)   --->   "%xor_ln198_1 = xor i1 %pbp_1, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 1010 'xor' 'xor_ln198_1' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1011 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln199_2 = and i1 %bpp_1, i1 %xor_ln198_1" [../src/ban_s3.cpp:199]   --->   Operation 1011 'and' 'and_ln199_2' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%xor_ln200_3 = xor i1 %and_ln200_13, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1012 'xor' 'xor_ln200_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%and_ln200_15 = and i1 %and_ln199_2, i1 %xor_ln200_3" [../src/ban_s3.cpp:200]   --->   Operation 1013 'and' 'and_ln200_15' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%and_ln200_16 = and i1 %and_ln200_15, i1 %and_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 1014 'and' 'and_ln200_16' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_17)   --->   "%or_ln200_10 = or i1 %pbp_1, i1 %and_ln200_16" [../src/ban_s3.cpp:200]   --->   Operation 1015 'or' 'or_ln200_10' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1016 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln200_17 = and i1 %or_ln200_10, i1 %and_ln200_12" [../src/ban_s3.cpp:200]   --->   Operation 1016 'and' 'and_ln200_17' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%xor_ln200_4 = xor i1 %and_ln200_12, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1017 'xor' 'xor_ln200_4' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1018 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_oeq  i32 %bitcast_ln205_1, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1018 'fcmp' 'tmp_38' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_18 = and i1 %or_ln200_8, i1 %tmp_38" [../src/ban_s3.cpp:200]   --->   Operation 1019 'and' 'and_ln200_18' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_19 = and i1 %pbp_1, i1 %xor_ln200_4" [../src/ban_s3.cpp:200]   --->   Operation 1020 'and' 'and_ln200_19' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_20 = and i1 %and_ln200_18, i1 %and_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 1021 'and' 'and_ln200_20' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_21 = and i1 %and_ln200_20, i1 %and_ln200_19" [../src/ban_s3.cpp:200]   --->   Operation 1022 'and' 'and_ln200_21' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1023 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_11 = or i1 %and_ln200_21, i1 %and_ln200_17" [../src/ban_s3.cpp:200]   --->   Operation 1023 'or' 'or_ln200_11' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1024 [1/1] (0.99ns)   --->   "%icmp_ln199_2 = icmp_ne  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:199]   --->   Operation 1024 'icmp' 'icmp_ln199_2' <Predicate = (op_read == 10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%and_ln199_3 = and i1 %or_ln200_11, i1 %icmp_ln199_2" [../src/ban_s3.cpp:199]   --->   Operation 1025 'and' 'and_ln199_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%and_ln200_22 = and i1 %and_ln199_2, i1 %and_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 1026 'and' 'and_ln200_22' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln200_12 = or i1 %and_ln200_22, i1 %and_ln199_3" [../src/ban_s3.cpp:200]   --->   Operation 1027 'or' 'or_ln200_12' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_15)   --->   "%xor_ln200_5 = xor i1 %bpp_1, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1028 'xor' 'xor_ln200_5' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_15)   --->   "%or_ln200_13 = or i1 %pbp_1, i1 %xor_ln200_5" [../src/ban_s3.cpp:200]   --->   Operation 1029 'or' 'or_ln200_13' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_15)   --->   "%or_ln200_14 = or i1 %and_ln200_13, i1 %or_ln200_13" [../src/ban_s3.cpp:200]   --->   Operation 1030 'or' 'or_ln200_14' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1031 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_15 = or i1 %and_ln200_14, i1 %or_ln200_14" [../src/ban_s3.cpp:200]   --->   Operation 1031 'or' 'or_ln200_15' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1032 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_1 = and i1 %or_ln200_12, i1 %or_ln200_15" [../src/ban_s3.cpp:200]   --->   Operation 1032 'and' 'deq_p_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1033 [1/1] (0.28ns)   --->   "%and_ln205_2 = and i1 %or_ln200_9, i1 %or_ln200_8" [../src/ban_s3.cpp:205]   --->   Operation 1033 'and' 'and_ln205_2' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1034 [1/2] (2.78ns)   --->   "%tmp_39 = fcmp_oeq  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:205]   --->   Operation 1034 'fcmp' 'tmp_39' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1035 [1/1] (0.28ns)   --->   "%eq0_1 = and i1 %and_ln205_2, i1 %tmp_39" [../src/ban_s3.cpp:205]   --->   Operation 1035 'and' 'eq0_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1036 'partselect' 'tmp_40' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln206_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1037 'partselect' 'trunc_ln206_s' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1038 'partselect' 'tmp_41' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln206_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1039 'partselect' 'trunc_ln206_10' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_58 : Operation 1040 [1/1] (0.84ns)   --->   "%icmp_ln206_4 = icmp_ne  i8 %tmp_40, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1040 'icmp' 'icmp_ln206_4' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1041 [1/1] (1.05ns)   --->   "%icmp_ln206_5 = icmp_eq  i23 %trunc_ln206_s, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1041 'icmp' 'icmp_ln206_5' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_2)   --->   "%or_ln206_2 = or i1 %icmp_ln206_5, i1 %icmp_ln206_4" [../src/ban_s3.cpp:206]   --->   Operation 1042 'or' 'or_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1043 [1/1] (0.84ns)   --->   "%icmp_ln206_6 = icmp_ne  i8 %tmp_41, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1043 'icmp' 'icmp_ln206_6' <Predicate = (op_read == 10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1044 [1/1] (1.05ns)   --->   "%icmp_ln206_7 = icmp_eq  i23 %trunc_ln206_10, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1044 'icmp' 'icmp_ln206_7' <Predicate = (op_read == 10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_2)   --->   "%or_ln206_3 = or i1 %icmp_ln206_7, i1 %icmp_ln206_6" [../src/ban_s3.cpp:206]   --->   Operation 1045 'or' 'or_ln206_3' <Predicate = (op_read == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1046 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln206_2 = and i1 %or_ln206_2, i1 %or_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 1046 'and' 'and_ln206_2' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1047 [1/2] (2.78ns)   --->   "%tmp_42 = fcmp_oeq  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:206]   --->   Operation 1047 'fcmp' 'tmp_42' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1048 [1/1] (0.28ns)   --->   "%eq1_1 = and i1 %and_ln206_2, i1 %tmp_42" [../src/ban_s3.cpp:206]   --->   Operation 1048 'and' 'eq1_1' <Predicate = (op_read == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1049 [1/1] (0.76ns)   --->   "%br_ln209 = br i1 %deq_p_1, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1049 'br' 'br_ln209' <Predicate = (op_read == 10)> <Delay = 0.76>
ST_58 : Operation 1050 [1/1] (0.99ns)   --->   "%icmp_ln209_1 = icmp_eq  i32 %trunc_ln198_3, i32 %trunc_ln198_2" [../src/ban_s3.cpp:209]   --->   Operation 1050 'icmp' 'icmp_ln209_1' <Predicate = (op_read == 10 & !deq_p_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1051 [1/1] (0.76ns)   --->   "%br_ln209 = br i1 %icmp_ln209_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:209]   --->   Operation 1051 'br' 'br_ln209' <Predicate = (op_read == 10 & !deq_p_1)> <Delay = 0.76>
ST_58 : Operation 1052 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq0_1, void, void %.critedge18.i.i" [../src/ban_s3.cpp:209]   --->   Operation 1052 'br' 'br_ln209' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1)> <Delay = 0.00>
ST_58 : Operation 1053 [2/2] (2.78ns)   --->   "%tmp_149 = fcmp_olt  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:209]   --->   Operation 1053 'fcmp' 'tmp_149' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & !eq0_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1054 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq1_1, void, void %.critedge19.i.i" [../src/ban_s3.cpp:209]   --->   Operation 1054 'br' 'br_ln209' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1)> <Delay = 0.00>
ST_58 : Operation 1055 [2/2] (2.78ns)   --->   "%tmp_165 = fcmp_olt  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:209]   --->   Operation 1055 'fcmp' 'tmp_165' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & !eq1_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1056 'partselect' 'trunc_ln209_2' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_58 : Operation 1057 [1/1] (0.00ns)   --->   "%bitcast_ln209_2 = bitcast i32 %trunc_ln209_2" [../src/ban_s3.cpp:209]   --->   Operation 1057 'bitcast' 'bitcast_ln209_2' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_58 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln209_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1058 'partselect' 'trunc_ln209_3' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_58 : Operation 1059 [1/1] (0.00ns)   --->   "%bitcast_ln209_3 = bitcast i32 %trunc_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 1059 'bitcast' 'bitcast_ln209_3' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_58 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1060 'partselect' 'tmp_162' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_58 : Operation 1061 [1/1] (0.00ns)   --->   "%trunc_ln209_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1061 'partselect' 'trunc_ln209_13' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.00>
ST_58 : Operation 1062 [1/1] (0.84ns)   --->   "%icmp_ln209_16 = icmp_ne  i8 %tmp_162, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1062 'icmp' 'icmp_ln209_16' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1063 [1/1] (1.05ns)   --->   "%icmp_ln209_17 = icmp_eq  i23 %trunc_ln209_13, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1063 'icmp' 'icmp_ln209_17' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1064 [2/2] (2.78ns)   --->   "%tmp_164 = fcmp_olt  i32 %bitcast_ln209_2, i32 %bitcast_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 1064 'fcmp' 'tmp_164' <Predicate = (op_read == 10 & !deq_p_1 & icmp_ln209_1 & eq0_1 & eq1_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:198]   --->   Operation 1065 'trunc' 'trunc_ln198' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln198_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:198]   --->   Operation 1066 'trunc' 'trunc_ln198_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1067 [1/1] (0.99ns)   --->   "%pbp = icmp_sgt  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:198]   --->   Operation 1067 'icmp' 'pbp' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1068 [1/1] (0.99ns)   --->   "%bpp = icmp_slt  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:199]   --->   Operation 1068 'icmp' 'bpp' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 1069 'partselect' 'tmp_24' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 1070 'partselect' 'trunc_ln200_4' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1071 [1/1] (0.84ns)   --->   "%icmp_ln200 = icmp_ne  i8 %tmp_24, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 1071 'icmp' 'icmp_ln200' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1072 [1/1] (1.05ns)   --->   "%icmp_ln200_1 = icmp_eq  i23 %trunc_ln200_4, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 1072 'icmp' 'icmp_ln200_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1073 [1/1] (0.28ns)   --->   "%or_ln200 = or i1 %icmp_ln200_1, i1 %icmp_ln200" [../src/ban_s3.cpp:200]   --->   Operation 1073 'or' 'or_ln200' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1074 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1074 'fcmp' 'tmp_25' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1075 [1/1] (0.28ns)   --->   "%and_ln200 = and i1 %or_ln200, i1 %tmp_25" [../src/ban_s3.cpp:200]   --->   Operation 1075 'and' 'and_ln200' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:200]   --->   Operation 1076 'partselect' 'tmp_26' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:200]   --->   Operation 1077 'partselect' 'trunc_ln200_5' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1078 [1/1] (0.84ns)   --->   "%icmp_ln200_2 = icmp_ne  i8 %tmp_26, i8 255" [../src/ban_s3.cpp:200]   --->   Operation 1078 'icmp' 'icmp_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1079 [1/1] (1.05ns)   --->   "%icmp_ln200_3 = icmp_eq  i23 %trunc_ln200_5, i23 0" [../src/ban_s3.cpp:200]   --->   Operation 1079 'icmp' 'icmp_ln200_3' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1080 [1/1] (0.28ns)   --->   "%or_ln200_1 = or i1 %icmp_ln200_3, i1 %icmp_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 1080 'or' 'or_ln200_1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1081 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_olt  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1081 'fcmp' 'tmp_27' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1082 [1/1] (0.28ns)   --->   "%and_ln200_1 = and i1 %or_ln200_1, i1 %tmp_27" [../src/ban_s3.cpp:200]   --->   Operation 1082 'and' 'and_ln200_1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1083 [1/2] (2.78ns)   --->   "%tmp_28 = fcmp_oeq  i32 %bitcast_ln200, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1083 'fcmp' 'tmp_28' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1084 [1/1] (0.28ns)   --->   "%and_ln200_2 = and i1 %or_ln200_1, i1 %tmp_28" [../src/ban_s3.cpp:200]   --->   Operation 1084 'and' 'and_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln199)   --->   "%xor_ln198 = xor i1 %pbp, i1 1" [../src/ban_s3.cpp:198]   --->   Operation 1085 'xor' 'xor_ln198' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1086 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln199 = and i1 %bpp, i1 %xor_ln198" [../src/ban_s3.cpp:199]   --->   Operation 1086 'and' 'and_ln199' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%xor_ln200 = xor i1 %and_ln200_1, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1087 'xor' 'xor_ln200' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%and_ln200_3 = and i1 %and_ln199, i1 %xor_ln200" [../src/ban_s3.cpp:200]   --->   Operation 1088 'and' 'and_ln200_3' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%and_ln200_4 = and i1 %and_ln200_3, i1 %and_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 1089 'and' 'and_ln200_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_5)   --->   "%or_ln200_2 = or i1 %pbp, i1 %and_ln200_4" [../src/ban_s3.cpp:200]   --->   Operation 1090 'or' 'or_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1091 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln200_5 = and i1 %or_ln200_2, i1 %and_ln200" [../src/ban_s3.cpp:200]   --->   Operation 1091 'and' 'and_ln200_5' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%xor_ln200_1 = xor i1 %and_ln200, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1092 'xor' 'xor_ln200_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1093 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %bitcast_ln205, i32 0" [../src/ban_s3.cpp:200]   --->   Operation 1093 'fcmp' 'tmp_29' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_6 = and i1 %or_ln200, i1 %tmp_29" [../src/ban_s3.cpp:200]   --->   Operation 1094 'and' 'and_ln200_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_7 = and i1 %pbp, i1 %xor_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 1095 'and' 'and_ln200_7' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_8 = and i1 %and_ln200_6, i1 %and_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 1096 'and' 'and_ln200_8' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_3)   --->   "%and_ln200_9 = and i1 %and_ln200_8, i1 %and_ln200_7" [../src/ban_s3.cpp:200]   --->   Operation 1097 'and' 'and_ln200_9' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1098 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_3 = or i1 %and_ln200_9, i1 %and_ln200_5" [../src/ban_s3.cpp:200]   --->   Operation 1098 'or' 'or_ln200_3' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1099 [1/1] (0.99ns)   --->   "%icmp_ln199 = icmp_ne  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:199]   --->   Operation 1099 'icmp' 'icmp_ln199' <Predicate = (op_read == 9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%and_ln199_1 = and i1 %or_ln200_3, i1 %icmp_ln199" [../src/ban_s3.cpp:199]   --->   Operation 1100 'and' 'and_ln199_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%and_ln200_10 = and i1 %and_ln199, i1 %and_ln200_1" [../src/ban_s3.cpp:200]   --->   Operation 1101 'and' 'and_ln200_10' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln200_4 = or i1 %and_ln200_10, i1 %and_ln199_1" [../src/ban_s3.cpp:200]   --->   Operation 1102 'or' 'or_ln200_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_7)   --->   "%xor_ln200_2 = xor i1 %bpp, i1 1" [../src/ban_s3.cpp:200]   --->   Operation 1103 'xor' 'xor_ln200_2' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_7)   --->   "%or_ln200_5 = or i1 %pbp, i1 %xor_ln200_2" [../src/ban_s3.cpp:200]   --->   Operation 1104 'or' 'or_ln200_5' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_7)   --->   "%or_ln200_6 = or i1 %and_ln200_1, i1 %or_ln200_5" [../src/ban_s3.cpp:200]   --->   Operation 1105 'or' 'or_ln200_6' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1106 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln200_7 = or i1 %and_ln200_2, i1 %or_ln200_6" [../src/ban_s3.cpp:200]   --->   Operation 1106 'or' 'or_ln200_7' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1107 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p = and i1 %or_ln200_4, i1 %or_ln200_7" [../src/ban_s3.cpp:200]   --->   Operation 1107 'and' 'deq_p' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1108 [1/1] (0.28ns)   --->   "%and_ln205 = and i1 %or_ln200_1, i1 %or_ln200" [../src/ban_s3.cpp:205]   --->   Operation 1108 'and' 'and_ln205' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1109 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:205]   --->   Operation 1109 'fcmp' 'tmp_30' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1110 [1/1] (0.28ns)   --->   "%eq0 = and i1 %and_ln205, i1 %tmp_30" [../src/ban_s3.cpp:205]   --->   Operation 1110 'and' 'eq0' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1111 'partselect' 'tmp_s' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln206_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1112 'partselect' 'trunc_ln206_8' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:206]   --->   Operation 1113 'partselect' 'tmp_31' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln206_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:206]   --->   Operation 1114 'partselect' 'trunc_ln206_9' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 1115 [1/1] (0.84ns)   --->   "%icmp_ln206 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1115 'icmp' 'icmp_ln206' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1116 [1/1] (1.05ns)   --->   "%icmp_ln206_1 = icmp_eq  i23 %trunc_ln206_8, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1116 'icmp' 'icmp_ln206_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%or_ln206 = or i1 %icmp_ln206_1, i1 %icmp_ln206" [../src/ban_s3.cpp:206]   --->   Operation 1117 'or' 'or_ln206' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1118 [1/1] (0.84ns)   --->   "%icmp_ln206_2 = icmp_ne  i8 %tmp_31, i8 255" [../src/ban_s3.cpp:206]   --->   Operation 1118 'icmp' 'icmp_ln206_2' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1119 [1/1] (1.05ns)   --->   "%icmp_ln206_3 = icmp_eq  i23 %trunc_ln206_9, i23 0" [../src/ban_s3.cpp:206]   --->   Operation 1119 'icmp' 'icmp_ln206_3' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%or_ln206_1 = or i1 %icmp_ln206_3, i1 %icmp_ln206_2" [../src/ban_s3.cpp:206]   --->   Operation 1120 'or' 'or_ln206_1' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1121 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln206 = and i1 %or_ln206, i1 %or_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 1121 'and' 'and_ln206' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1122 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:206]   --->   Operation 1122 'fcmp' 'tmp_32' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1123 [1/1] (0.28ns)   --->   "%eq1 = and i1 %and_ln206, i1 %tmp_32" [../src/ban_s3.cpp:206]   --->   Operation 1123 'and' 'eq1' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1124 [1/1] (0.76ns)   --->   "%br_ln209 = br i1 %deq_p, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1124 'br' 'br_ln209' <Predicate = (op_read == 9)> <Delay = 0.76>
ST_58 : Operation 1125 [1/1] (0.99ns)   --->   "%icmp_ln209 = icmp_eq  i32 %trunc_ln198_1, i32 %trunc_ln198" [../src/ban_s3.cpp:209]   --->   Operation 1125 'icmp' 'icmp_ln209' <Predicate = (op_read == 9 & !deq_p)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1126 [1/1] (0.76ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:209]   --->   Operation 1126 'br' 'br_ln209' <Predicate = (op_read == 9 & !deq_p)> <Delay = 0.76>
ST_58 : Operation 1127 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq0, void, void %.critedge18.i" [../src/ban_s3.cpp:209]   --->   Operation 1127 'br' 'br_ln209' <Predicate = (op_read == 9 & !deq_p & icmp_ln209)> <Delay = 0.00>
ST_58 : Operation 1128 [2/2] (2.78ns)   --->   "%tmp_148 = fcmp_olt  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:209]   --->   Operation 1128 'fcmp' 'tmp_148' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & !eq0)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1129 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %eq1, void, void %.critedge19.i" [../src/ban_s3.cpp:209]   --->   Operation 1129 'br' 'br_ln209' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0)> <Delay = 0.00>
ST_58 : Operation 1130 [2/2] (2.78ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:209]   --->   Operation 1130 'fcmp' 'tmp_161' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & !eq1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1131 'partselect' 'trunc_ln17' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_58 : Operation 1132 [1/1] (0.00ns)   --->   "%bitcast_ln209 = bitcast i32 %trunc_ln17" [../src/ban_s3.cpp:209]   --->   Operation 1132 'bitcast' 'bitcast_ln209' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_58 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:209]   --->   Operation 1133 'partselect' 'trunc_ln209_1' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_58 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln209_1 = bitcast i32 %trunc_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1134 'bitcast' 'bitcast_ln209_1' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_58 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1135 'partselect' 'tmp_159' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_58 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln209_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1136 'partselect' 'trunc_ln209_12' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.00>
ST_58 : Operation 1137 [1/1] (0.84ns)   --->   "%icmp_ln209_14 = icmp_ne  i8 %tmp_159, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1137 'icmp' 'icmp_ln209_14' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1138 [1/1] (1.05ns)   --->   "%icmp_ln209_15 = icmp_eq  i23 %trunc_ln209_12, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1138 'icmp' 'icmp_ln209_15' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1139 [2/2] (2.78ns)   --->   "%tmp_160 = fcmp_olt  i32 %bitcast_ln209, i32 %bitcast_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1139 'fcmp' 'tmp_160' <Predicate = (op_read == 9 & !deq_p & icmp_ln209 & eq0 & eq1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.06>
ST_59 : Operation 1140 [1/2] (2.78ns)   --->   "%tmp_149 = fcmp_olt  i32 %bitcast_ln200_1, i32 %bitcast_ln205_1" [../src/ban_s3.cpp:209]   --->   Operation 1140 'fcmp' 'tmp_149' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1141 [1/1] (0.28ns)   --->   "%and_ln209_13 = and i1 %and_ln205_2, i1 %tmp_149" [../src/ban_s3.cpp:209]   --->   Operation 1141 'and' 'and_ln209_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1142 [1/1] (0.76ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1142 'br' 'br_ln209' <Predicate = true> <Delay = 0.76>

State 60 <SV = 58> <Delay = 3.06>
ST_60 : Operation 1143 [1/2] (2.78ns)   --->   "%tmp_165 = fcmp_olt  i32 %bitcast_ln206_2, i32 %bitcast_ln206_3" [../src/ban_s3.cpp:209]   --->   Operation 1143 'fcmp' 'tmp_165' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1144 [1/1] (0.28ns)   --->   "%and_ln209_19 = and i1 %and_ln206_2, i1 %tmp_165" [../src/ban_s3.cpp:209]   --->   Operation 1144 'and' 'and_ln209_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1145 [1/1] (0.76ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1145 'br' 'br_ln209' <Predicate = true> <Delay = 0.76>

State 61 <SV = 58> <Delay = 3.06>
ST_61 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1146 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln209_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1147 'partselect' 'trunc_ln209_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%or_ln209_8 = or i1 %icmp_ln209_17, i1 %icmp_ln209_16" [../src/ban_s3.cpp:209]   --->   Operation 1148 'or' 'or_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1149 [1/1] (0.84ns)   --->   "%icmp_ln209_18 = icmp_ne  i8 %tmp_163, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1149 'icmp' 'icmp_ln209_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1150 [1/1] (1.05ns)   --->   "%icmp_ln209_19 = icmp_eq  i23 %trunc_ln209_14, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1150 'icmp' 'icmp_ln209_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%or_ln209_9 = or i1 %icmp_ln209_19, i1 %icmp_ln209_18" [../src/ban_s3.cpp:209]   --->   Operation 1151 'or' 'or_ln209_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_18)   --->   "%and_ln209_17 = and i1 %or_ln209_8, i1 %or_ln209_9" [../src/ban_s3.cpp:209]   --->   Operation 1152 'and' 'and_ln209_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1153 [1/2] (2.78ns)   --->   "%tmp_164 = fcmp_olt  i32 %bitcast_ln209_2, i32 %bitcast_ln209_3" [../src/ban_s3.cpp:209]   --->   Operation 1153 'fcmp' 'tmp_164' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1154 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_18 = and i1 %and_ln209_17, i1 %tmp_164" [../src/ban_s3.cpp:209]   --->   Operation 1154 'and' 'and_ln209_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1155 [1/1] (0.76ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1155 'br' 'br_ln0' <Predicate = true> <Delay = 0.76>

State 62 <SV = 58> <Delay = 3.06>
ST_62 : Operation 1156 [1/2] (2.78ns)   --->   "%tmp_148 = fcmp_olt  i32 %bitcast_ln200, i32 %bitcast_ln205" [../src/ban_s3.cpp:209]   --->   Operation 1156 'fcmp' 'tmp_148' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1157 [1/1] (0.28ns)   --->   "%and_ln209_12 = and i1 %and_ln205, i1 %tmp_148" [../src/ban_s3.cpp:209]   --->   Operation 1157 'and' 'and_ln209_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1158 [1/1] (0.76ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1158 'br' 'br_ln209' <Predicate = true> <Delay = 0.76>

State 63 <SV = 58> <Delay = 3.06>
ST_63 : Operation 1159 [1/2] (2.78ns)   --->   "%tmp_161 = fcmp_olt  i32 %bitcast_ln206, i32 %bitcast_ln206_1" [../src/ban_s3.cpp:209]   --->   Operation 1159 'fcmp' 'tmp_161' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1160 [1/1] (0.28ns)   --->   "%and_ln209_16 = and i1 %and_ln206, i1 %tmp_161" [../src/ban_s3.cpp:209]   --->   Operation 1160 'and' 'and_ln209_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1161 [1/1] (0.76ns)   --->   "%br_ln209 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:209]   --->   Operation 1161 'br' 'br_ln209' <Predicate = true> <Delay = 0.76>

State 64 <SV = 58> <Delay = 3.06>
ST_64 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:209]   --->   Operation 1162 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1163 [1/1] (0.00ns)   --->   "%trunc_ln209_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:209]   --->   Operation 1163 'partselect' 'trunc_ln209_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1164 [1/1] (0.84ns)   --->   "%icmp_ln209_12 = icmp_ne  i8 %tmp_158, i8 255" [../src/ban_s3.cpp:209]   --->   Operation 1164 'icmp' 'icmp_ln209_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1165 [1/1] (1.05ns)   --->   "%icmp_ln209_13 = icmp_eq  i23 %trunc_ln209_11, i23 0" [../src/ban_s3.cpp:209]   --->   Operation 1165 'icmp' 'icmp_ln209_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_15)   --->   "%or_ln209_6 = or i1 %icmp_ln209_13, i1 %icmp_ln209_12" [../src/ban_s3.cpp:209]   --->   Operation 1166 'or' 'or_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_15)   --->   "%or_ln209_7 = or i1 %icmp_ln209_15, i1 %icmp_ln209_14" [../src/ban_s3.cpp:209]   --->   Operation 1167 'or' 'or_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln209_15)   --->   "%and_ln209_14 = and i1 %or_ln209_6, i1 %or_ln209_7" [../src/ban_s3.cpp:209]   --->   Operation 1168 'and' 'and_ln209_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1169 [1/2] (2.78ns)   --->   "%tmp_160 = fcmp_olt  i32 %bitcast_ln209, i32 %bitcast_ln209_1" [../src/ban_s3.cpp:209]   --->   Operation 1169 'fcmp' 'tmp_160' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1170 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln209_15 = and i1 %and_ln209_14, i1 %tmp_160" [../src/ban_s3.cpp:209]   --->   Operation 1170 'and' 'and_ln209_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1171 [1/1] (0.76ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1171 'br' 'br_ln0' <Predicate = true> <Delay = 0.76>

State 65 <SV = 1> <Delay = 3.83>
ST_65 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1172 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln18_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1173 'partselect' 'trunc_ln18_17' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1174 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln18_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1175 'partselect' 'trunc_ln18_18' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1176 [1/1] (0.84ns)   --->   "%icmp_ln18_6 = icmp_ne  i8 %tmp_103, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1176 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1177 [1/1] (1.05ns)   --->   "%icmp_ln18_7 = icmp_eq  i23 %trunc_ln18_17, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1177 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%or_ln18_2 = or i1 %icmp_ln18_7, i1 %icmp_ln18_6" [../src/ban_s3.cpp:18]   --->   Operation 1178 'or' 'or_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1179 [1/1] (0.84ns)   --->   "%icmp_ln18_8 = icmp_ne  i8 %tmp_104, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1179 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1180 [1/1] (1.05ns)   --->   "%icmp_ln18_9 = icmp_eq  i23 %trunc_ln18_18, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1180 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%or_ln18_3 = or i1 %icmp_ln18_9, i1 %icmp_ln18_8" [../src/ban_s3.cpp:18]   --->   Operation 1181 'or' 'or_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_3)   --->   "%and_ln18_2 = and i1 %or_ln18_2, i1 %or_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 1182 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1183 [1/2] (2.78ns)   --->   "%tmp_105 = fcmp_oeq  i32 %bitcast_ln18_2, i32 %bitcast_ln18_3" [../src/ban_s3.cpp:18]   --->   Operation 1183 'fcmp' 'tmp_105' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1184 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_3 = and i1 %and_ln18_2, i1 %tmp_105" [../src/ban_s3.cpp:18]   --->   Operation 1184 'and' 'and_ln18_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1185 [1/1] (0.76ns)   --->   "%br_ln18 = br i1 %and_ln18_3, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1185 'br' 'br_ln18' <Predicate = true> <Delay = 0.76>
ST_65 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln18_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1186 'partselect' 'trunc_ln18_10' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_65 : Operation 1187 [1/1] (0.00ns)   --->   "%bitcast_ln18_6 = bitcast i32 %trunc_ln18_10" [../src/ban_s3.cpp:18]   --->   Operation 1187 'bitcast' 'bitcast_ln18_6' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_65 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln18_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1188 'partselect' 'trunc_ln18_11' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_65 : Operation 1189 [1/1] (0.00ns)   --->   "%bitcast_ln18_7 = bitcast i32 %trunc_ln18_11" [../src/ban_s3.cpp:18]   --->   Operation 1189 'bitcast' 'bitcast_ln18_7' <Predicate = (and_ln18_3)> <Delay = 0.00>
ST_65 : Operation 1190 [2/2] (2.78ns)   --->   "%tmp_128 = fcmp_oeq  i32 %bitcast_ln18_6, i32 %bitcast_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 1190 'fcmp' 'tmp_128' <Predicate = (and_ln18_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 2> <Delay = 3.83>
ST_66 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1191 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln18_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1192 'partselect' 'trunc_ln18_21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1193 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln18_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1194 'partselect' 'trunc_ln18_22' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1195 [1/1] (0.84ns)   --->   "%icmp_ln18_14 = icmp_ne  i8 %tmp_126, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1195 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1196 [1/1] (1.05ns)   --->   "%icmp_ln18_15 = icmp_eq  i23 %trunc_ln18_21, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1196 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%or_ln18_6 = or i1 %icmp_ln18_15, i1 %icmp_ln18_14" [../src/ban_s3.cpp:18]   --->   Operation 1197 'or' 'or_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1198 [1/1] (0.84ns)   --->   "%icmp_ln18_16 = icmp_ne  i8 %tmp_127, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1198 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1199 [1/1] (1.05ns)   --->   "%icmp_ln18_17 = icmp_eq  i23 %trunc_ln18_22, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1199 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%or_ln18_7 = or i1 %icmp_ln18_17, i1 %icmp_ln18_16" [../src/ban_s3.cpp:18]   --->   Operation 1200 'or' 'or_ln18_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_7)   --->   "%and_ln18_6 = and i1 %or_ln18_6, i1 %or_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 1201 'and' 'and_ln18_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1202 [1/2] (2.78ns)   --->   "%tmp_128 = fcmp_oeq  i32 %bitcast_ln18_6, i32 %bitcast_ln18_7" [../src/ban_s3.cpp:18]   --->   Operation 1202 'fcmp' 'tmp_128' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1203 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_7 = and i1 %and_ln18_6, i1 %tmp_128" [../src/ban_s3.cpp:18]   --->   Operation 1203 'and' 'and_ln18_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1204 [1/1] (0.76ns)   --->   "%br_ln18 = br i1 %and_ln18_7, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1204 'br' 'br_ln18' <Predicate = true> <Delay = 0.76>

State 67 <SV = 56> <Delay = 2.78>
ST_67 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln18_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1205 'partselect' 'trunc_ln18_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln18_10 = bitcast i32 %trunc_ln18_14" [../src/ban_s3.cpp:18]   --->   Operation 1206 'bitcast' 'bitcast_ln18_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln18_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1207 'partselect' 'trunc_ln18_15' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1208 [1/1] (0.00ns)   --->   "%bitcast_ln18_11 = bitcast i32 %trunc_ln18_15" [../src/ban_s3.cpp:18]   --->   Operation 1208 'bitcast' 'bitcast_ln18_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1209 [2/2] (2.78ns)   --->   "%tmp_147 = fcmp_oeq  i32 %bitcast_ln18_10, i32 %bitcast_ln18_11" [../src/ban_s3.cpp:18]   --->   Operation 1209 'fcmp' 'tmp_147' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 57> <Delay = 3.06>
ST_68 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 1210 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 1211 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 1212 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 1213 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1214 [1/1] (0.84ns)   --->   "%notlhs745 = icmp_ne  i8 %tmp_145, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 1214 'icmp' 'notlhs745' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1215 [1/1] (1.05ns)   --->   "%notrhs746 = icmp_eq  i23 %tmp_4, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 1215 'icmp' 'notrhs746' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty = or i1 %notrhs746, i1 %notlhs745" [../src/ban_interface.cpp:10]   --->   Operation 1216 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1217 [1/1] (0.84ns)   --->   "%notlhs747 = icmp_ne  i8 %tmp_146, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 1217 'icmp' 'notlhs747' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1218 [1/1] (1.05ns)   --->   "%notrhs748 = icmp_eq  i23 %tmp_6, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 1218 'icmp' 'notrhs748' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_9 = or i1 %notrhs748, i1 %notlhs747" [../src/ban_interface.cpp:10]   --->   Operation 1219 'or' 'empty_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = and i1 %empty, i1 %empty_9" [../src/ban_interface.cpp:10]   --->   Operation 1220 'and' 'empty_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1221 [1/2] (2.78ns)   --->   "%tmp_147 = fcmp_oeq  i32 %bitcast_ln18_10, i32 %bitcast_ln18_11" [../src/ban_s3.cpp:18]   --->   Operation 1221 'fcmp' 'tmp_147' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_11 = and i1 %empty_10, i1 %tmp_147" [../src/ban_interface.cpp:10]   --->   Operation 1222 'and' 'empty_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1223 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_12 = xor i1 %empty_11, i1 1" [../src/ban_interface.cpp:10]   --->   Operation 1223 'xor' 'empty_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1224 [1/1] (0.76ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1224 'br' 'br_ln0' <Predicate = true> <Delay = 0.76>

State 69 <SV = 1> <Delay = 3.83>
ST_69 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1225 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln18_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1226 'partselect' 'trunc_ln18_s' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:18]   --->   Operation 1227 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln18_16 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:18]   --->   Operation 1228 'partselect' 'trunc_ln18_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1229 [1/1] (0.84ns)   --->   "%icmp_ln18_2 = icmp_ne  i8 %tmp_100, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1229 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1230 [1/1] (1.05ns)   --->   "%icmp_ln18_3 = icmp_eq  i23 %trunc_ln18_s, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1230 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%or_ln18 = or i1 %icmp_ln18_3, i1 %icmp_ln18_2" [../src/ban_s3.cpp:18]   --->   Operation 1231 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1232 [1/1] (0.84ns)   --->   "%icmp_ln18_4 = icmp_ne  i8 %tmp_101, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1232 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1233 [1/1] (1.05ns)   --->   "%icmp_ln18_5 = icmp_eq  i23 %trunc_ln18_16, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1233 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%or_ln18_1 = or i1 %icmp_ln18_5, i1 %icmp_ln18_4" [../src/ban_s3.cpp:18]   --->   Operation 1234 'or' 'or_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_1)   --->   "%and_ln18 = and i1 %or_ln18, i1 %or_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 1235 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1236 [1/2] (2.78ns)   --->   "%tmp_102 = fcmp_oeq  i32 %bitcast_ln18, i32 %bitcast_ln18_1" [../src/ban_s3.cpp:18]   --->   Operation 1236 'fcmp' 'tmp_102' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1237 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_1 = and i1 %and_ln18, i1 %tmp_102" [../src/ban_s3.cpp:18]   --->   Operation 1237 'and' 'and_ln18_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1238 [1/1] (0.76ns)   --->   "%br_ln18 = br i1 %and_ln18_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1238 'br' 'br_ln18' <Predicate = true> <Delay = 0.76>
ST_69 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln18_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1239 'partselect' 'trunc_ln18_8' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_69 : Operation 1240 [1/1] (0.00ns)   --->   "%bitcast_ln18_4 = bitcast i32 %trunc_ln18_8" [../src/ban_s3.cpp:18]   --->   Operation 1240 'bitcast' 'bitcast_ln18_4' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_69 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:18]   --->   Operation 1241 'partselect' 'trunc_ln18_9' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_69 : Operation 1242 [1/1] (0.00ns)   --->   "%bitcast_ln18_5 = bitcast i32 %trunc_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1242 'bitcast' 'bitcast_ln18_5' <Predicate = (and_ln18_1)> <Delay = 0.00>
ST_69 : Operation 1243 [2/2] (2.78ns)   --->   "%tmp_125 = fcmp_oeq  i32 %bitcast_ln18_4, i32 %bitcast_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 1243 'fcmp' 'tmp_125' <Predicate = (and_ln18_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 2> <Delay = 3.83>
ST_70 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1244 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln18_19 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1245 'partselect' 'trunc_ln18_19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:18]   --->   Operation 1246 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln18_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:18]   --->   Operation 1247 'partselect' 'trunc_ln18_20' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1248 [1/1] (0.84ns)   --->   "%icmp_ln18_10 = icmp_ne  i8 %tmp_123, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1248 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1249 [1/1] (1.05ns)   --->   "%icmp_ln18_11 = icmp_eq  i23 %trunc_ln18_19, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1249 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%or_ln18_4 = or i1 %icmp_ln18_11, i1 %icmp_ln18_10" [../src/ban_s3.cpp:18]   --->   Operation 1250 'or' 'or_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1251 [1/1] (0.84ns)   --->   "%icmp_ln18_12 = icmp_ne  i8 %tmp_124, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1251 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1252 [1/1] (1.05ns)   --->   "%icmp_ln18_13 = icmp_eq  i23 %trunc_ln18_20, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1252 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%or_ln18_5 = or i1 %icmp_ln18_13, i1 %icmp_ln18_12" [../src/ban_s3.cpp:18]   --->   Operation 1253 'or' 'or_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_5)   --->   "%and_ln18_4 = and i1 %or_ln18_4, i1 %or_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 1254 'and' 'and_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1255 [1/2] (2.78ns)   --->   "%tmp_125 = fcmp_oeq  i32 %bitcast_ln18_4, i32 %bitcast_ln18_5" [../src/ban_s3.cpp:18]   --->   Operation 1255 'fcmp' 'tmp_125' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1256 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_5 = and i1 %and_ln18_4, i1 %tmp_125" [../src/ban_s3.cpp:18]   --->   Operation 1256 'and' 'and_ln18_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1257 [1/1] (0.76ns)   --->   "%br_ln18 = br i1 %and_ln18_5, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:18]   --->   Operation 1257 'br' 'br_ln18' <Predicate = true> <Delay = 0.76>

State 71 <SV = 56> <Delay = 2.78>
ST_71 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln18_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1258 'partselect' 'trunc_ln18_12' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1259 [1/1] (0.00ns)   --->   "%bitcast_ln18_8 = bitcast i32 %trunc_ln18_12" [../src/ban_s3.cpp:18]   --->   Operation 1259 'bitcast' 'bitcast_ln18_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln18_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:18]   --->   Operation 1260 'partselect' 'trunc_ln18_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1261 [1/1] (0.00ns)   --->   "%bitcast_ln18_9 = bitcast i32 %trunc_ln18_13" [../src/ban_s3.cpp:18]   --->   Operation 1261 'bitcast' 'bitcast_ln18_9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1262 [2/2] (2.78ns)   --->   "%tmp_144 = fcmp_oeq  i32 %bitcast_ln18_8, i32 %bitcast_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1262 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 57> <Delay = 3.06>
ST_72 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:18]   --->   Operation 1263 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln18_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:18]   --->   Operation 1264 'partselect' 'trunc_ln18_23' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:18]   --->   Operation 1265 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln18_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:18]   --->   Operation 1266 'partselect' 'trunc_ln18_24' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1267 [1/1] (0.84ns)   --->   "%icmp_ln18_18 = icmp_ne  i8 %tmp_142, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1267 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1268 [1/1] (1.05ns)   --->   "%icmp_ln18_19 = icmp_eq  i23 %trunc_ln18_23, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1268 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%or_ln18_8 = or i1 %icmp_ln18_19, i1 %icmp_ln18_18" [../src/ban_s3.cpp:18]   --->   Operation 1269 'or' 'or_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1270 [1/1] (0.84ns)   --->   "%icmp_ln18_20 = icmp_ne  i8 %tmp_143, i8 255" [../src/ban_s3.cpp:18]   --->   Operation 1270 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1271 [1/1] (1.05ns)   --->   "%icmp_ln18_21 = icmp_eq  i23 %trunc_ln18_24, i23 0" [../src/ban_s3.cpp:18]   --->   Operation 1271 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%or_ln18_9 = or i1 %icmp_ln18_21, i1 %icmp_ln18_20" [../src/ban_s3.cpp:18]   --->   Operation 1272 'or' 'or_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln18_9)   --->   "%and_ln18_8 = and i1 %or_ln18_8, i1 %or_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1273 'and' 'and_ln18_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1274 [1/2] (2.78ns)   --->   "%tmp_144 = fcmp_oeq  i32 %bitcast_ln18_8, i32 %bitcast_ln18_9" [../src/ban_s3.cpp:18]   --->   Operation 1274 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1275 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18_9 = and i1 %and_ln18_8, i1 %tmp_144" [../src/ban_s3.cpp:18]   --->   Operation 1275 'and' 'and_ln18_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1276 [1/1] (0.76ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1276 'br' 'br_ln0' <Predicate = true> <Delay = 0.76>

State 73 <SV = 28> <Delay = 7.05>
ST_73 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:256]   --->   Operation 1277 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1278 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln11" [../src/ban_s3.cpp:256]   --->   Operation 1278 'bitcast' 'normalizer' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:261]   --->   Operation 1279 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1280 [1/1] (0.00ns)   --->   "%bitcast_ln261 = bitcast i32 %trunc_ln13" [../src/ban_s3.cpp:261]   --->   Operation 1280 'bitcast' 'bitcast_ln261' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1281 [9/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1281 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 7.05>
ST_74 : Operation 1282 [8/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1282 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 30> <Delay = 7.05>
ST_75 : Operation 1283 [7/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1283 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 31> <Delay = 7.05>
ST_76 : Operation 1284 [6/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1284 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 32> <Delay = 7.05>
ST_77 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:260]   --->   Operation 1285 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1286 [1/1] (0.00ns)   --->   "%bitcast_ln260 = bitcast i32 %trunc_ln12" [../src/ban_s3.cpp:260]   --->   Operation 1286 'bitcast' 'bitcast_ln260' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1287 [9/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1287 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1288 [5/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1288 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 33> <Delay = 7.05>
ST_78 : Operation 1289 [8/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1289 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1290 [4/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1290 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 34> <Delay = 7.05>
ST_79 : Operation 1291 [7/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1291 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1292 [3/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1292 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 35> <Delay = 7.05>
ST_80 : Operation 1293 [6/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1293 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1294 [2/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1294 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 36> <Delay = 7.05>
ST_81 : Operation 1295 [5/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1295 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1296 [1/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %bitcast_ln261, i32 %normalizer" [../src/ban_s3.cpp:264]   --->   Operation 1296 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 37> <Delay = 7.05>
ST_82 : Operation 1297 [4/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1297 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1298 [3/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1298 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 38> <Delay = 7.05>
ST_83 : Operation 1299 [3/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1299 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1300 [2/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1300 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 39> <Delay = 7.05>
ST_84 : Operation 1301 [2/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1301 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1302 [1/3] (7.01ns)   --->   "%mul12_i_i1 = fmul i32 %eps_2_1, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1302 'fmul' 'mul12_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 40> <Delay = 7.05>
ST_85 : Operation 1303 [1/9] (7.05ns)   --->   "%eps_2 = fdiv i32 %bitcast_ln260, i32 %normalizer" [../src/ban_s3.cpp:263]   --->   Operation 1303 'fdiv' 'eps_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1304 [4/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1304 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 41> <Delay = 7.01>
ST_86 : Operation 1305 [3/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1305 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1306 [3/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1306 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1307 [3/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:111]   --->   Operation 1307 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 42> <Delay = 7.01>
ST_87 : Operation 1308 [2/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1308 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1309 [2/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1309 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1310 [2/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:111]   --->   Operation 1310 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 43> <Delay = 7.01>
ST_88 : Operation 1311 [1/3] (7.01ns)   --->   "%mul5_i_i1 = fmul i32 %eps_2, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1311 'fmul' 'mul5_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1312 [1/4] (6.43ns)   --->   "%add16_i_i1 = fadd i32 %mul12_i_i1, i32 %mul12_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1312 'fadd' 'add16_i_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1313 [1/3] (7.01ns)   --->   "%mul19_i_i1 = fmul i32 %eps_2, i32 %eps_2" [../src/ban_s3.cpp:111]   --->   Operation 1313 'fmul' 'mul19_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 44> <Delay = 6.43>
ST_89 : Operation 1314 [4/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1314 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1315 [4/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1315 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 45> <Delay = 6.43>
ST_90 : Operation 1316 [3/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1316 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1317 [3/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1317 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 46> <Delay = 6.43>
ST_91 : Operation 1318 [2/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1318 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1319 [2/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1319 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 47> <Delay = 6.57>
ST_92 : Operation 1320 [1/4] (6.43ns)   --->   "%eps_3 = fadd i32 %mul5_i_i1, i32 %mul5_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1320 'fadd' 'eps_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1321 [1/4] (6.43ns)   --->   "%eps_3_1 = fadd i32 %add16_i_i1, i32 %mul19_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1321 'fadd' 'eps_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1322 [8/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1322 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 48> <Delay = 7.01>
ST_93 : Operation 1323 [3/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:263]   --->   Operation 1323 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1324 [3/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:264]   --->   Operation 1324 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1325 [3/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:269]   --->   Operation 1325 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1326 [3/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:270]   --->   Operation 1326 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1327 [7/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1327 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 49> <Delay = 7.01>
ST_94 : Operation 1328 [2/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:263]   --->   Operation 1328 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1329 [2/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:264]   --->   Operation 1329 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1330 [2/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:269]   --->   Operation 1330 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1331 [2/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:270]   --->   Operation 1331 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1332 [6/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1332 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 50> <Delay = 7.01>
ST_95 : Operation 1333 [1/3] (7.01ns)   --->   "%conv14_i = fmul i32 %eps_2, i32 0.5" [../src/ban_s3.cpp:263]   --->   Operation 1333 'fmul' 'conv14_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1334 [1/3] (7.01ns)   --->   "%conv19_i = fmul i32 %eps_2_1, i32 0.5" [../src/ban_s3.cpp:264]   --->   Operation 1334 'fmul' 'conv19_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1335 [1/3] (7.01ns)   --->   "%mul27_i = fmul i32 %eps_3, i32 -0.125" [../src/ban_s3.cpp:269]   --->   Operation 1335 'fmul' 'mul27_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1336 [1/3] (7.01ns)   --->   "%mul31_i = fmul i32 %eps_3_1, i32 -0.125" [../src/ban_s3.cpp:270]   --->   Operation 1336 'fmul' 'mul31_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1337 [5/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1337 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 51> <Delay = 6.57>
ST_96 : Operation 1338 [4/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1338 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1339 [4/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1339 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1340 [4/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1340 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 52> <Delay = 6.57>
ST_97 : Operation 1341 [3/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1341 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1342 [3/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1342 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1343 [3/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1343 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 53> <Delay = 6.57>
ST_98 : Operation 1344 [2/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1344 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1345 [2/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1345 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1346 [2/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1346 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 54> <Delay = 6.57>
ST_99 : Operation 1347 [1/4] (6.43ns)   --->   "%add29_i = fadd i32 %conv14_i, i32 %mul27_i" [../src/ban_s3.cpp:269]   --->   Operation 1347 'fadd' 'add29_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1348 [1/4] (6.43ns)   --->   "%add33_i = fadd i32 %conv19_i, i32 %mul31_i" [../src/ban_s3.cpp:270]   --->   Operation 1348 'fadd' 'add33_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1349 [1/8] (6.57ns)   --->   "%normalizer_3 = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 1349 'fsqrt' 'normalizer_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 55> <Delay = 7.01>
ST_100 : Operation 1350 [3/3] (7.01ns)   --->   "%num_res_9 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:275]   --->   Operation 1350 'fmul' 'num_res_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1351 [3/3] (7.01ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:276]   --->   Operation 1351 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 56> <Delay = 7.01>
ST_101 : Operation 1352 [2/3] (7.01ns)   --->   "%num_res_9 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:275]   --->   Operation 1352 'fmul' 'num_res_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1353 [2/3] (7.01ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:276]   --->   Operation 1353 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 57> <Delay = 7.01>
ST_102 : Operation 1354 [1/3] (7.01ns)   --->   "%num_res_9 = fmul i32 %add29_i, i32 %normalizer_3" [../src/ban_s3.cpp:275]   --->   Operation 1354 'fmul' 'num_res_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1355 [1/3] (7.01ns)   --->   "%num_res_4 = fmul i32 %add33_i, i32 %normalizer_3" [../src/ban_s3.cpp:276]   --->   Operation 1355 'fmul' 'num_res_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 58> <Delay = 0.76>
ST_103 : Operation 1356 [1/1] (0.00ns)   --->   "%out_b_p_3 = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %b_op1_read, i32 1, i32 31" [../src/ban_s3.cpp:278]   --->   Operation 1356 'partselect' 'out_b_p_3' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln278 = sext i31 %out_b_p_3" [../src/ban_s3.cpp:278]   --->   Operation 1357 'sext' 'sext_ln278' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1358 [1/1] (0.76ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:35]   --->   Operation 1358 'br' 'br_ln35' <Predicate = true> <Delay = 0.76>

State 104 <SV = 57> <Delay = 2.78>
ST_104 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:248]   --->   Operation 1359 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1360 [1/1] (0.00ns)   --->   "%bitcast_ln248 = bitcast i32 %trunc_ln10" [../src/ban_s3.cpp:248]   --->   Operation 1360 'bitcast' 'bitcast_ln248' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1361 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_oge  i32 %bitcast_ln248, i32 0" [../src/ban_s3.cpp:248]   --->   Operation 1361 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 58> <Delay = 3.83>
ST_105 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:248]   --->   Operation 1362 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln248_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:248]   --->   Operation 1363 'partselect' 'trunc_ln248_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1364 [1/1] (0.84ns)   --->   "%icmp_ln248 = icmp_ne  i8 %tmp_22, i8 255" [../src/ban_s3.cpp:248]   --->   Operation 1364 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1365 [1/1] (1.05ns)   --->   "%icmp_ln248_1 = icmp_eq  i23 %trunc_ln248_1, i23 0" [../src/ban_s3.cpp:248]   --->   Operation 1365 'icmp' 'icmp_ln248_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln248)   --->   "%or_ln248 = or i1 %icmp_ln248_1, i1 %icmp_ln248" [../src/ban_s3.cpp:248]   --->   Operation 1366 'or' 'or_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1367 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_oge  i32 %bitcast_ln248, i32 0" [../src/ban_s3.cpp:248]   --->   Operation 1367 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1368 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln248 = and i1 %or_ln248, i1 %tmp_23" [../src/ban_s3.cpp:248]   --->   Operation 1368 'and' 'and_ln248' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1369 [1/1] (0.00ns)   --->   "%b_p_1 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:100]   --->   Operation 1369 'trunc' 'b_p_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln100_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:100]   --->   Operation 1370 'partselect' 'trunc_ln100_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1371 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %trunc_ln100_7" [../src/ban_s3.cpp:100]   --->   Operation 1371 'bitcast' 'bitcast_ln100' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln100_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:100]   --->   Operation 1372 'partselect' 'trunc_ln100_8' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1373 [1/1] (0.00ns)   --->   "%bitcast_ln100_1 = bitcast i32 %trunc_ln100_8" [../src/ban_s3.cpp:100]   --->   Operation 1373 'bitcast' 'bitcast_ln100_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1374 [1/1] (0.76ns)   --->   "%br_ln248 = br i1 %and_ln248, void, void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:248]   --->   Operation 1374 'br' 'br_ln248' <Predicate = true> <Delay = 0.76>
ST_105 : Operation 1375 [1/1] (0.35ns)   --->   "%xor_ln101_2 = xor i32 %trunc_ln10, i32 2147483648" [../src/ban_s3.cpp:101]   --->   Operation 1375 'xor' 'xor_ln101_2' <Predicate = (!and_ln248)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1376 [1/1] (0.00ns)   --->   "%b_num = bitcast i32 %xor_ln101_2" [../src/ban_s3.cpp:101]   --->   Operation 1376 'bitcast' 'b_num' <Predicate = (!and_ln248)> <Delay = 0.00>
ST_105 : Operation 1377 [1/1] (0.35ns)   --->   "%xor_ln102_2 = xor i32 %trunc_ln100_7, i32 2147483648" [../src/ban_s3.cpp:102]   --->   Operation 1377 'xor' 'xor_ln102_2' <Predicate = (!and_ln248)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1378 [1/1] (0.00ns)   --->   "%b_num_3 = bitcast i32 %xor_ln102_2" [../src/ban_s3.cpp:102]   --->   Operation 1378 'bitcast' 'b_num_3' <Predicate = (!and_ln248)> <Delay = 0.00>
ST_105 : Operation 1379 [1/1] (0.35ns)   --->   "%xor_ln103_2 = xor i32 %trunc_ln100_8, i32 2147483648" [../src/ban_s3.cpp:103]   --->   Operation 1379 'xor' 'xor_ln103_2' <Predicate = (!and_ln248)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1380 [1/1] (0.00ns)   --->   "%bitcast_ln103_2 = bitcast i32 %xor_ln103_2" [../src/ban_s3.cpp:103]   --->   Operation 1380 'bitcast' 'bitcast_ln103_2' <Predicate = (!and_ln248)> <Delay = 0.00>
ST_105 : Operation 1381 [1/1] (0.76ns)   --->   "%br_ln251 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:251]   --->   Operation 1381 'br' 'br_ln251' <Predicate = (!and_ln248)> <Delay = 0.76>

State 106 <SV = 1> <Delay = 7.05>
ST_106 : Operation 1382 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:127->../src/ban_s3.cpp:158]   --->   Operation 1382 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1383 [1/1] (0.00ns)   --->   "%normalizer_1 = bitcast i32 %trunc_ln7" [../src/ban_s3.cpp:127->../src/ban_s3.cpp:158]   --->   Operation 1383 'bitcast' 'normalizer_1' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1384 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %xor_ln131" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1384 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1385 [9/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1385 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 2> <Delay = 7.05>
ST_107 : Operation 1386 [8/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1386 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 3> <Delay = 7.05>
ST_108 : Operation 1387 [7/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1387 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 4> <Delay = 7.05>
ST_109 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1388 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1389 [1/1] (0.35ns)   --->   "%xor_ln130 = xor i32 %trunc_ln8, i32 2147483648" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1389 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1390 [6/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1390 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 5> <Delay = 7.05>
ST_110 : Operation 1391 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast i32 %xor_ln130" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1391 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1392 [9/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1392 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1393 [5/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1393 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 6> <Delay = 7.05>
ST_111 : Operation 1394 [8/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1394 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1395 [4/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1395 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 7> <Delay = 7.05>
ST_112 : Operation 1396 [7/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1396 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1397 [3/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1397 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 8> <Delay = 7.05>
ST_113 : Operation 1398 [6/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1398 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1399 [2/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1399 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 9> <Delay = 7.05>
ST_114 : Operation 1400 [5/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1400 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1401 [1/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln131, i32 %normalizer_1" [../src/ban_s3.cpp:131->../src/ban_s3.cpp:158]   --->   Operation 1401 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 10> <Delay = 7.05>
ST_115 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:154]   --->   Operation 1402 'partselect' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1403 [1/1] (0.00ns)   --->   "%c_num_0 = bitcast i32 %trunc_ln154_1" [../src/ban_s3.cpp:154]   --->   Operation 1403 'bitcast' 'c_num_0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1404 [1/1] (0.00ns)   --->   "%trunc_ln154_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:154]   --->   Operation 1404 'partselect' 'trunc_ln154_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1405 [1/1] (0.00ns)   --->   "%c_num_2_8 = bitcast i32 %trunc_ln154_3" [../src/ban_s3.cpp:154]   --->   Operation 1405 'bitcast' 'c_num_2_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1406 [4/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1406 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1407 [3/3] (7.01ns)   --->   "%mul12_i_i2 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:111]   --->   Operation 1407 'fmul' 'mul12_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1408 [3/3] (7.01ns)   --->   "%mul15_i_i1 = fmul i32 %c_num_2_8, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1408 'fmul' 'mul15_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 11> <Delay = 7.05>
ST_116 : Operation 1409 [3/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1409 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1410 [2/3] (7.01ns)   --->   "%mul12_i_i2 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:111]   --->   Operation 1410 'fmul' 'mul12_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1411 [2/3] (7.01ns)   --->   "%mul15_i_i1 = fmul i32 %c_num_2_8, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1411 'fmul' 'mul15_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 12> <Delay = 7.05>
ST_117 : Operation 1412 [2/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1412 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1413 [1/3] (7.01ns)   --->   "%mul12_i_i2 = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:111]   --->   Operation 1413 'fmul' 'mul12_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1414 [1/3] (7.01ns)   --->   "%mul15_i_i1 = fmul i32 %c_num_2_8, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1414 'fmul' 'mul15_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 13> <Delay = 7.05>
ST_118 : Operation 1415 [1/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln130, i32 %normalizer_1" [../src/ban_s3.cpp:130->../src/ban_s3.cpp:158]   --->   Operation 1415 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1416 [4/4] (6.43ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1416 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 14> <Delay = 7.01>
ST_119 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln154_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:154]   --->   Operation 1417 'partselect' 'trunc_ln154_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1418 [1/1] (0.00ns)   --->   "%c_num_1 = bitcast i32 %trunc_ln154_2" [../src/ban_s3.cpp:154]   --->   Operation 1418 'bitcast' 'c_num_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1419 [3/4] (6.43ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1419 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1420 [3/3] (7.01ns)   --->   "%mul19_i_i2 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:111]   --->   Operation 1420 'fmul' 'mul19_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 15> <Delay = 7.01>
ST_120 : Operation 1421 [2/4] (6.43ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1421 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1422 [2/3] (7.01ns)   --->   "%mul19_i_i2 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:111]   --->   Operation 1422 'fmul' 'mul19_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 16> <Delay = 7.01>
ST_121 : Operation 1423 [1/4] (6.43ns)   --->   "%add16_i_i2 = fadd i32 %mul12_i_i2, i32 %mul15_i_i1" [../src/ban_s3.cpp:111]   --->   Operation 1423 'fadd' 'add16_i_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1424 [1/3] (7.01ns)   --->   "%mul19_i_i2 = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:111]   --->   Operation 1424 'fmul' 'mul19_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 17> <Delay = 6.43>
ST_122 : Operation 1425 [4/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1425 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 18> <Delay = 7.01>
ST_123 : Operation 1426 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1426 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1427 [3/3] (7.01ns)   --->   "%mul5_i_i2 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:110]   --->   Operation 1427 'fmul' 'mul5_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1428 [3/3] (7.01ns)   --->   "%mul8_i_i1 = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1428 'fmul' 'mul8_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1429 [3/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1429 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 19> <Delay = 7.01>
ST_124 : Operation 1430 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1430 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1431 [2/3] (7.01ns)   --->   "%mul5_i_i2 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:110]   --->   Operation 1431 'fmul' 'mul5_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1432 [2/3] (7.01ns)   --->   "%mul8_i_i1 = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1432 'fmul' 'mul8_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1433 [2/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1433 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 20> <Delay = 7.01>
ST_125 : Operation 1434 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1434 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1435 [1/3] (7.01ns)   --->   "%mul5_i_i2 = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:110]   --->   Operation 1435 'fmul' 'mul5_i_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1436 [1/3] (7.01ns)   --->   "%mul8_i_i1 = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1436 'fmul' 'mul8_i_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1437 [1/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i2, i32 %mul19_i_i2" [../src/ban_s3.cpp:111]   --->   Operation 1437 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 21> <Delay = 7.01>
ST_126 : Operation 1438 [4/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1438 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1439 [4/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1439 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1440 [3/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1440 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1441 [3/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1441 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 22> <Delay = 7.01>
ST_127 : Operation 1442 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1442 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1443 [3/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1443 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1444 [2/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1444 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1445 [2/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1445 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 23> <Delay = 7.01>
ST_128 : Operation 1446 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1446 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1447 [2/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1447 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1448 [1/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1448 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1449 [1/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1449 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 24> <Delay = 6.43>
ST_129 : Operation 1450 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i2, i32 %mul8_i_i1" [../src/ban_s3.cpp:110]   --->   Operation 1450 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1451 [1/4] (6.43ns)   --->   "%add6_i = fadd i32 %add20_i_i, i32 %c_num_2_8" [../src/ban_s3.cpp:136->../src/ban_s3.cpp:158]   --->   Operation 1451 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1452 [4/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1452 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 25> <Delay = 7.01>
ST_130 : Operation 1453 [4/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1453 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1454 [3/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1454 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1455 [3/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1455 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1456 [3/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1456 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1457 [3/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1457 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 26> <Delay = 7.01>
ST_131 : Operation 1458 [3/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1458 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1459 [2/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1459 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1460 [2/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1460 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1461 [2/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1461 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1462 [2/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1462 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 27> <Delay = 7.01>
ST_132 : Operation 1463 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1463 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1464 [2/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1464 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1465 [1/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1465 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1466 [1/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1466 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1467 [1/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1467 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1468 [1/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1468 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 28> <Delay = 7.01>
ST_133 : Operation 1469 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1469 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1470 [1/4] (6.43ns)   --->   "%add5_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:135->../src/ban_s3.cpp:158]   --->   Operation 1470 'fadd' 'add5_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1471 [3/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1471 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1472 [4/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1472 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1473 [4/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1473 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 29> <Delay = 7.01>
ST_134 : Operation 1474 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1474 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1475 [2/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1475 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1476 [3/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1476 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1477 [3/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1477 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 30> <Delay = 7.01>
ST_135 : Operation 1478 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:134->../src/ban_s3.cpp:158]   --->   Operation 1478 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1479 [1/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1479 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1480 [2/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1480 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1481 [2/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1481 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 31> <Delay = 6.43>
ST_136 : Operation 1482 [1/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:110]   --->   Operation 1482 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1483 [1/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:111]   --->   Operation 1483 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1484 [4/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1484 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 32> <Delay = 7.01>
ST_137 : Operation 1485 [3/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1485 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1486 [4/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1486 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1487 [4/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1487 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1488 [3/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1488 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1489 [3/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1489 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1490 [3/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1490 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1491 [3/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1491 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1492 [3/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1492 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1493 [3/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1493 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 33> <Delay = 7.01>
ST_138 : Operation 1494 [2/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1494 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1495 [3/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1495 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1496 [3/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1496 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1497 [2/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1497 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1498 [2/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1498 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1499 [2/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1499 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1500 [2/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1500 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1501 [2/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1501 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1502 [2/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1502 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 34> <Delay = 7.01>
ST_139 : Operation 1503 [1/4] (6.43ns)   --->   "%add7_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:139->../src/ban_s3.cpp:158]   --->   Operation 1503 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1504 [2/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1504 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1505 [2/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1505 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1506 [1/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:109]   --->   Operation 1506 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1507 [1/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:110]   --->   Operation 1507 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1508 [1/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:110]   --->   Operation 1508 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1509 [1/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:111]   --->   Operation 1509 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1510 [1/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:111]   --->   Operation 1510 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1511 [1/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:111]   --->   Operation 1511 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 35> <Delay = 6.43>
ST_140 : Operation 1512 [1/4] (6.43ns)   --->   "%add8_i = fadd i32 %add5_i, i32 %add_i6_i" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:158]   --->   Operation 1512 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1513 [1/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add20_i1_i" [../src/ban_s3.cpp:141->../src/ban_s3.cpp:158]   --->   Operation 1513 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1514 [4/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1514 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1515 [4/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1515 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1516 [4/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1516 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 36> <Delay = 6.43>
ST_141 : Operation 1517 [3/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1517 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1518 [3/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1518 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1519 [3/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1519 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 37> <Delay = 6.43>
ST_142 : Operation 1520 [2/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1520 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1521 [2/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1521 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1522 [2/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1522 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 38> <Delay = 6.43>
ST_143 : Operation 1523 [1/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:110]   --->   Operation 1523 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1524 [1/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1524 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1525 [1/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %mul_i2_i" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:158]   --->   Operation 1525 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 39> <Delay = 6.43>
ST_144 : Operation 1526 [4/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1526 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1527 [4/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1527 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 40> <Delay = 6.43>
ST_145 : Operation 1528 [3/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1528 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1529 [3/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1529 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 41> <Delay = 6.43>
ST_146 : Operation 1530 [2/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1530 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1531 [2/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1531 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 42> <Delay = 6.43>
ST_147 : Operation 1532 [1/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:111]   --->   Operation 1532 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1533 [1/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %add_i2_i" [../src/ban_s3.cpp:145->../src/ban_s3.cpp:158]   --->   Operation 1533 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 43> <Delay = 6.43>
ST_148 : Operation 1534 [4/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1534 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 44> <Delay = 6.43>
ST_149 : Operation 1535 [3/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1535 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 45> <Delay = 6.43>
ST_150 : Operation 1536 [2/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1536 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 46> <Delay = 7.05>
ST_151 : Operation 1537 [1/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add20_i2_i" [../src/ban_s3.cpp:146->../src/ban_s3.cpp:158]   --->   Operation 1537 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1538 [9/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1538 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 47> <Delay = 7.05>
ST_152 : Operation 1539 [8/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1539 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1540 [9/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1540 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1541 [9/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1541 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 48> <Delay = 7.05>
ST_153 : Operation 1542 [7/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1542 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1543 [8/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1543 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1544 [8/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1544 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 49> <Delay = 7.05>
ST_154 : Operation 1545 [6/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1545 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1546 [7/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1546 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1547 [7/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1547 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 50> <Delay = 7.05>
ST_155 : Operation 1548 [5/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1548 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1549 [6/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1549 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1550 [6/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1550 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 51> <Delay = 7.05>
ST_156 : Operation 1551 [4/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1551 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1552 [5/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1552 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1553 [5/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1553 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 52> <Delay = 7.05>
ST_157 : Operation 1554 [3/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1554 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1555 [4/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1555 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1556 [4/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1556 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 53> <Delay = 7.05>
ST_158 : Operation 1557 [2/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1557 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1558 [3/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1558 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1559 [3/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1559 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 54> <Delay = 7.05>
ST_159 : Operation 1560 [1/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add1_i, i32 %normalizer_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:158]   --->   Operation 1560 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1561 [2/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1561 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1562 [2/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1562 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 55> <Delay = 7.05>
ST_160 : Operation 1563 [1/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add2_i, i32 %normalizer_1" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:158]   --->   Operation 1563 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1564 [1/9] (7.05ns)   --->   "%c_num_0_4 = fdiv i32 %add3_i, i32 %normalizer_1" [../src/ban_s3.cpp:150->../src/ban_s3.cpp:158]   --->   Operation 1564 'fdiv' 'c_num_0_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1565 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1565 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 56> <Delay = 3.83>
ST_161 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:154]   --->   Operation 1566 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:156]   --->   Operation 1567 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1568 [1/1] (1.01ns)   --->   "%c_p_3 = sub i32 %trunc_ln154, i32 %trunc_ln156" [../src/ban_s3.cpp:156]   --->   Operation 1568 'sub' 'c_p_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1569 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %c_num_0_1" [../src/ban_s3.cpp:27]   --->   Operation 1569 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_1, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 1570 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 1571 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1572 [1/1] (0.84ns)   --->   "%icmp_ln27_2 = icmp_ne  i8 %tmp_20, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 1572 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1573 [1/1] (1.05ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27_1, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 1573 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%or_ln27_1 = or i1 %icmp_ln27_3, i1 %icmp_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 1574 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1575 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1575 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1576 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %or_ln27_1, i1 %tmp_21" [../src/ban_s3.cpp:27]   --->   Operation 1576 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1577 [1/1] (0.76ns)   --->   "%br_ln27 = br i1 %and_ln27_1, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 1577 'br' 'br_ln27' <Predicate = true> <Delay = 0.76>
ST_161 : Operation 1578 [2/2] (2.78ns)   --->   "%tmp_99 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1578 'fcmp' 'tmp_99' <Predicate = (and_ln27_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 57> <Delay = 3.06>
ST_162 : Operation 1579 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %c_num_1_3" [../src/ban_s3.cpp:30]   --->   Operation 1579 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_1, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 1580 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %bitcast_ln30_1" [../src/ban_s3.cpp:30]   --->   Operation 1581 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1582 [1/1] (0.84ns)   --->   "%icmp_ln30_2 = icmp_ne  i8 %tmp_98, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 1582 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1583 [1/1] (1.05ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30_1, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 1583 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, i1 %icmp_ln30_2" [../src/ban_s3.cpp:30]   --->   Operation 1584 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1585 [1/2] (2.78ns)   --->   "%tmp_99 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1585 'fcmp' 'tmp_99' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1586 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %or_ln30_1, i1 %tmp_99" [../src/ban_s3.cpp:30]   --->   Operation 1586 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1587 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30_1, void, void" [../src/ban_s3.cpp:30]   --->   Operation 1587 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1588 [2/2] (2.78ns)   --->   "%tmp_122 = fcmp_oeq  i32 %c_num_0_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1588 'fcmp' 'tmp_122' <Predicate = (and_ln30_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 58> <Delay = 1.01>
ST_163 : Operation 1589 [1/1] (1.01ns)   --->   "%c_p_7 = add i32 %c_p_3, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 1589 'add' 'c_p_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1590 [1/1] (0.76ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 1590 'br' 'br_ln35' <Predicate = true> <Delay = 0.76>

State 164 <SV = 58> <Delay = 3.51>
ST_164 : Operation 1591 [1/1] (0.00ns)   --->   "%bitcast_ln38_1 = bitcast i32 %c_num_0_4" [../src/ban_s3.cpp:38]   --->   Operation 1591 'bitcast' 'bitcast_ln38_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38_1, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 1592 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1593 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i32 %bitcast_ln38_1" [../src/ban_s3.cpp:38]   --->   Operation 1593 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1594 [1/1] (0.84ns)   --->   "%icmp_ln38_2 = icmp_ne  i8 %tmp_121, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 1594 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1595 [1/1] (1.05ns)   --->   "%icmp_ln38_3 = icmp_eq  i23 %trunc_ln38_1, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 1595 'icmp' 'icmp_ln38_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_1)   --->   "%or_ln38_1 = or i1 %icmp_ln38_3, i1 %icmp_ln38_2" [../src/ban_s3.cpp:38]   --->   Operation 1596 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1597 [1/2] (2.78ns)   --->   "%tmp_122 = fcmp_oeq  i32 %c_num_0_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1597 'fcmp' 'tmp_122' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1598 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_1 = and i1 %or_ln38_1, i1 %tmp_122" [../src/ban_s3.cpp:38]   --->   Operation 1598 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1599 [1/1] (1.01ns)   --->   "%c_p_6 = add i32 %c_p_3, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 1599 'add' 'c_p_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1600 [1/1] (0.44ns)   --->   "%select_ln38_3 = select i1 %and_ln38_1, i32 %c_num_0_4, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1600 'select' 'select_ln38_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 1601 [1/1] (0.44ns)   --->   "%select_ln38_4 = select i1 %and_ln38_1, i32 %c_num_0_1, i32 %c_num_0_4" [../src/ban_s3.cpp:38]   --->   Operation 1601 'select' 'select_ln38_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 1602 [1/1] (0.44ns)   --->   "%select_ln38_5 = select i1 %and_ln38_1, i32 0, i32 %c_p_6" [../src/ban_s3.cpp:38]   --->   Operation 1602 'select' 'select_ln38_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 1603 [1/1] (0.76ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 1603 'br' 'br_ln38' <Predicate = true> <Delay = 0.76>

State 165 <SV = 46> <Delay = 7.01>
ST_165 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:109]   --->   Operation 1604 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1605 [1/1] (0.00ns)   --->   "%bitcast_ln109 = bitcast i32 %trunc_ln4" [../src/ban_s3.cpp:109]   --->   Operation 1605 'bitcast' 'bitcast_ln109' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:109]   --->   Operation 1606 'partselect' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1607 [1/1] (0.00ns)   --->   "%bitcast_ln109_1 = bitcast i32 %trunc_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1607 'bitcast' 'bitcast_ln109_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:111]   --->   Operation 1608 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1609 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %trunc_ln6" [../src/ban_s3.cpp:111]   --->   Operation 1609 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1610 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:111]   --->   Operation 1610 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:111]   --->   Operation 1611 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1612 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %trunc_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1612 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1613 [3/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1613 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 47> <Delay = 7.01>
ST_166 : Operation 1614 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:111]   --->   Operation 1614 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1615 [2/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1615 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 48> <Delay = 7.01>
ST_167 : Operation 1616 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln111, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:111]   --->   Operation 1616 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1617 [1/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln111_1" [../src/ban_s3.cpp:111]   --->   Operation 1617 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 49> <Delay = 7.01>
ST_168 : Operation 1618 [3/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1618 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:110]   --->   Operation 1619 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1620 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %trunc_ln5" [../src/ban_s3.cpp:110]   --->   Operation 1620 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1621 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:110]   --->   Operation 1621 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:110]   --->   Operation 1622 'partselect' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1623 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %trunc_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1623 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1624 [3/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1624 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1625 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1625 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1626 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:111]   --->   Operation 1626 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 50> <Delay = 7.01>
ST_169 : Operation 1627 [2/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1627 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1628 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:110]   --->   Operation 1628 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1629 [2/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1629 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1630 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1630 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1631 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:111]   --->   Operation 1631 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 51> <Delay = 7.01>
ST_170 : Operation 1632 [1/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln109, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:109]   --->   Operation 1632 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1633 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln109_1" [../src/ban_s3.cpp:110]   --->   Operation 1633 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1634 [1/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln109, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:110]   --->   Operation 1634 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1635 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1635 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1636 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln110, i32 %bitcast_ln110_1" [../src/ban_s3.cpp:111]   --->   Operation 1636 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 52> <Delay = 6.43>
ST_171 : Operation 1637 [4/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1637 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1638 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1638 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 53> <Delay = 6.43>
ST_172 : Operation 1639 [3/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1639 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1640 [4/4] (6.43ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1640 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 54> <Delay = 6.43>
ST_173 : Operation 1641 [2/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1641 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1642 [3/4] (6.43ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1642 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 55> <Delay = 6.43>
ST_174 : Operation 1643 [1/4] (6.43ns)   --->   "%num_res_8 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:110]   --->   Operation 1643 'fadd' 'num_res_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1644 [2/4] (6.43ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1644 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1645 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1645 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 56> <Delay = 6.43>
ST_175 : Operation 1646 [1/4] (6.43ns)   --->   "%c_num_2 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:111]   --->   Operation 1646 'fadd' 'c_num_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:118]   --->   Operation 1647 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:118]   --->   Operation 1648 'trunc' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1649 [1/1] (1.01ns)   --->   "%c_p = add i32 %trunc_ln118_1, i32 %trunc_ln118" [../src/ban_s3.cpp:118]   --->   Operation 1649 'add' 'c_p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1650 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %num_res" [../src/ban_s3.cpp:27]   --->   Operation 1650 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 1651 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 1652 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1653 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_18, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 1653 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1654 [1/1] (1.05ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 1654 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 1655 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1656 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 1656 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1657 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_19" [../src/ban_s3.cpp:27]   --->   Operation 1657 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1658 [1/1] (0.76ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZNK3BaneqERKS_.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 1658 'br' 'br_ln27' <Predicate = true> <Delay = 0.76>
ST_175 : Operation 1659 [2/2] (2.78ns)   --->   "%tmp_97 = fcmp_oeq  i32 %num_res_8, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1659 'fcmp' 'tmp_97' <Predicate = (and_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 57> <Delay = 3.06>
ST_176 : Operation 1660 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %num_res_8" [../src/ban_s3.cpp:30]   --->   Operation 1660 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 1661 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 1662 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1663 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_96, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 1663 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1664 [1/1] (1.05ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 1664 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 1665 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1666 [1/2] (2.78ns)   --->   "%tmp_97 = fcmp_oeq  i32 %num_res_8, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 1666 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1667 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_97" [../src/ban_s3.cpp:30]   --->   Operation 1667 'and' 'and_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1668 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [../src/ban_s3.cpp:30]   --->   Operation 1668 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1669 [2/2] (2.78ns)   --->   "%tmp_120 = fcmp_oeq  i32 %c_num_2, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1669 'fcmp' 'tmp_120' <Predicate = (and_ln30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 58> <Delay = 1.01>
ST_177 : Operation 1670 [1/1] (1.01ns)   --->   "%c_p_5 = add i32 %c_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 1670 'add' 'c_p_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1671 [1/1] (0.76ns)   --->   "%br_ln35 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:35]   --->   Operation 1671 'br' 'br_ln35' <Predicate = true> <Delay = 0.76>

State 178 <SV = 58> <Delay = 3.51>
ST_178 : Operation 1672 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %c_num_2" [../src/ban_s3.cpp:38]   --->   Operation 1672 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 1673 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 1674 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1675 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_119, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 1675 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1676 [1/1] (1.05ns)   --->   "%icmp_ln38_1 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 1676 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_1, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 1677 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1678 [1/2] (2.78ns)   --->   "%tmp_120 = fcmp_oeq  i32 %c_num_2, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1678 'fcmp' 'tmp_120' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1679 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_120" [../src/ban_s3.cpp:38]   --->   Operation 1679 'and' 'and_ln38' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1680 [1/1] (1.01ns)   --->   "%c_p_4 = add i32 %c_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 1680 'add' 'c_p_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1681 [1/1] (0.44ns)   --->   "%select_ln38 = select i1 %and_ln38, i32 %c_num_2, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 1681 'select' 'select_ln38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 1682 [1/1] (0.44ns)   --->   "%select_ln38_1 = select i1 %and_ln38, i32 %num_res, i32 %c_num_2" [../src/ban_s3.cpp:38]   --->   Operation 1682 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 1683 [1/1] (0.44ns)   --->   "%select_ln38_2 = select i1 %and_ln38, i32 0, i32 %c_p_4" [../src/ban_s3.cpp:38]   --->   Operation 1683 'select' 'select_ln38_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 1684 [1/1] (0.76ns)   --->   "%br_ln38 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_s3.cpp:38]   --->   Operation 1684 'br' 'br_ln38' <Predicate = true> <Delay = 0.76>

State 179 <SV = 56> <Delay = 3.13>
ST_179 : Operation 1685 [1/1] (0.00ns)   --->   "%b_p = trunc i128 %b_op2_read" [../src/ban_s3.cpp:100]   --->   Operation 1685 'trunc' 'b_p' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln100_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:100]   --->   Operation 1686 'partselect' 'trunc_ln100_4' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln100_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:100]   --->   Operation 1687 'partselect' 'trunc_ln100_5' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln100_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:100]   --->   Operation 1688 'partselect' 'trunc_ln100_6' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1689 [1/1] (0.35ns)   --->   "%xor_ln101_1 = xor i32 %trunc_ln100_4, i32 2147483648" [../src/ban_s3.cpp:101]   --->   Operation 1689 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1690 [1/1] (0.00ns)   --->   "%b_num_0 = bitcast i32 %xor_ln101_1" [../src/ban_s3.cpp:101]   --->   Operation 1690 'bitcast' 'b_num_0' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1691 [1/1] (0.35ns)   --->   "%xor_ln102_1 = xor i32 %trunc_ln100_5, i32 2147483648" [../src/ban_s3.cpp:102]   --->   Operation 1691 'xor' 'xor_ln102_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1692 [1/1] (0.00ns)   --->   "%b_num_1 = bitcast i32 %xor_ln102_1" [../src/ban_s3.cpp:102]   --->   Operation 1692 'bitcast' 'b_num_1' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1693 [1/1] (0.35ns)   --->   "%xor_ln103_1 = xor i32 %trunc_ln100_6, i32 2147483648" [../src/ban_s3.cpp:103]   --->   Operation 1693 'xor' 'xor_ln103_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1694 [1/1] (0.00ns)   --->   "%b_num_2 = bitcast i32 %xor_ln103_1" [../src/ban_s3.cpp:103]   --->   Operation 1694 'bitcast' 'b_num_2' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1695 [2/2] (2.78ns)   --->   "%call_ret = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:59]   --->   Operation 1695 'call' 'call_ret' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 57> <Delay = 7.20>
ST_180 : Operation 1696 [1/2] (7.20ns)   --->   "%call_ret = call i128 @operator+.1, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:59]   --->   Operation 1696 'call' 'call_ret' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_180 : Operation 1697 [1/1] (0.00ns)   --->   "%out_b_p_2 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1697 'extractvalue' 'out_b_p_2' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1698 [1/1] (0.00ns)   --->   "%out_b_num_4 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1698 'extractvalue' 'out_b_num_4' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1699 [1/1] (0.00ns)   --->   "%out_b_num_5 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1699 'extractvalue' 'out_b_num_5' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1700 [1/1] (0.00ns)   --->   "%ref_tmp3_1_2 = extractvalue i128 %call_ret" [../src/ban_s3.h:59]   --->   Operation 1700 'extractvalue' 'ref_tmp3_1_2' <Predicate = true> <Delay = 0.00>

State 181 <SV = 58> <Delay = 0.76>
ST_181 : Operation 1701 [1/1] (0.76ns)   --->   "%br_ln19 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:19]   --->   Operation 1701 'br' 'br_ln19' <Predicate = true> <Delay = 0.76>

State 182 <SV = 58> <Delay = 0.76>
ST_182 : Operation 1702 [1/1] (0.00ns)   --->   "%b_p_2 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:100]   --->   Operation 1702 'trunc' 'b_p_2' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:100]   --->   Operation 1703 'partselect' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:100]   --->   Operation 1704 'partselect' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:100]   --->   Operation 1705 'partselect' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1706 [1/1] (0.35ns)   --->   "%xor_ln101 = xor i32 %trunc_ln100_1, i32 2147483648" [../src/ban_s3.cpp:101]   --->   Operation 1706 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1707 [1/1] (0.00ns)   --->   "%b_num_4 = bitcast i32 %xor_ln101" [../src/ban_s3.cpp:101]   --->   Operation 1707 'bitcast' 'b_num_4' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1708 [1/1] (0.35ns)   --->   "%xor_ln102 = xor i32 %trunc_ln100_2, i32 2147483648" [../src/ban_s3.cpp:102]   --->   Operation 1708 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1709 [1/1] (0.00ns)   --->   "%b_num_5 = bitcast i32 %xor_ln102" [../src/ban_s3.cpp:102]   --->   Operation 1709 'bitcast' 'b_num_5' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1710 [1/1] (0.35ns)   --->   "%xor_ln103 = xor i32 %trunc_ln100_3, i32 2147483648" [../src/ban_s3.cpp:103]   --->   Operation 1710 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1711 [1/1] (0.00ns)   --->   "%bitcast_ln103 = bitcast i32 %xor_ln103" [../src/ban_s3.cpp:103]   --->   Operation 1711 'bitcast' 'bitcast_ln103' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1712 [1/1] (0.76ns)   --->   "%br_ln15 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:15]   --->   Operation 1712 'br' 'br_ln15' <Predicate = true> <Delay = 0.76>

State 183 <SV = 57> <Delay = 2.78>
ST_183 : Operation 1713 [2/2] (2.78ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 1713 'call' 'call_ret1' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 58> <Delay = 0.76>
ST_184 : Operation 1714 [1/2] (0.62ns)   --->   "%call_ret1 = call i128 @operator+, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 1714 'call' 'call_ret1' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_184 : Operation 1715 [1/1] (0.00ns)   --->   "%out_b_p = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1715 'extractvalue' 'out_b_p' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1716 [1/1] (0.00ns)   --->   "%out_b_num = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1716 'extractvalue' 'out_b_num' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1717 [1/1] (0.00ns)   --->   "%out_b_num_1 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1717 'extractvalue' 'out_b_num_1' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1718 [1/1] (0.00ns)   --->   "%ref_tmp_1_2 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 1718 'extractvalue' 'ref_tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1719 [1/1] (0.76ns)   --->   "%br_ln11 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:11]   --->   Operation 1719 'br' 'br_ln11' <Predicate = true> <Delay = 0.76>

State 185 <SV = 56> <Delay = 2.78>
ST_185 : Operation 1720 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:227]   --->   Operation 1720 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1721 [1/1] (0.00ns)   --->   "%bitcast_ln227 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:227]   --->   Operation 1721 'bitcast' 'bitcast_ln227' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1722 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %bitcast_ln227, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1722 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1723 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1723 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1724 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1724 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1725 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1725 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1726 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1726 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1727 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:230]   --->   Operation 1727 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1728 [1/1] (0.00ns)   --->   "%bitcast_ln230 = bitcast i32 %trunc_ln3" [../src/ban_s3.cpp:230]   --->   Operation 1728 'bitcast' 'bitcast_ln230' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1729 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_olt  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1729 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1730 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1730 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln230_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:230]   --->   Operation 1731 'partselect' 'trunc_ln230_2' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1732 [1/1] (0.00ns)   --->   "%bitcast_ln230_2 = bitcast i32 %trunc_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 1732 'bitcast' 'bitcast_ln230_2' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1733 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %bitcast_ln230_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1733 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 57> <Delay = 4.79>
ST_186 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:225]   --->   Operation 1734 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1735 [1/1] (0.00ns)   --->   "%pl = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:226]   --->   Operation 1735 'bitselect' 'pl' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1736 [1/1] (0.99ns)   --->   "%icmp_ln230 = icmp_slt  i32 %trunc_ln225, i32 1" [../src/ban_s3.cpp:230]   --->   Operation 1736 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:230]   --->   Operation 1737 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln230_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:230]   --->   Operation 1738 'partselect' 'trunc_ln230_4' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1739 [1/1] (0.84ns)   --->   "%icmp_ln230_6 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1739 'icmp' 'icmp_ln230_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1740 [1/1] (1.05ns)   --->   "%icmp_ln230_7 = icmp_eq  i23 %trunc_ln230_4, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1740 'icmp' 'icmp_ln230_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1741 [1/1] (0.28ns)   --->   "%or_ln230_4 = or i1 %icmp_ln230_7, i1 %icmp_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 1741 'or' 'or_ln230_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1742 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %bitcast_ln227, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1742 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1743 [1/1] (0.28ns)   --->   "%and_ln230 = and i1 %or_ln230_4, i1 %tmp_1" [../src/ban_s3.cpp:230]   --->   Operation 1743 'and' 'and_ln230' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node or_ln230)   --->   "%xor_ln230_1 = xor i1 %and_ln230, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1744 'xor' 'xor_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1745 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230 = or i1 %icmp_ln230, i1 %xor_ln230_1" [../src/ban_s3.cpp:230]   --->   Operation 1745 'or' 'or_ln230' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1746 [1/1] (0.00ns)   --->   "%bitcast_ln230_4 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1746 'bitcast' 'bitcast_ln230_4' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln230_4, i32 23, i32 30" [../src/ban_s3.cpp:230]   --->   Operation 1747 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i32 %bitcast_ln230_4" [../src/ban_s3.cpp:230]   --->   Operation 1748 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1749 [1/1] (0.84ns)   --->   "%icmp_ln230_8 = icmp_ne  i8 %tmp_2, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1749 'icmp' 'icmp_ln230_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1750 [1/1] (1.05ns)   --->   "%icmp_ln230_9 = icmp_eq  i23 %trunc_ln230, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1750 'icmp' 'icmp_ln230_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1751 [1/1] (0.28ns)   --->   "%or_ln230_5 = or i1 %icmp_ln230_9, i1 %icmp_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 1751 'or' 'or_ln230_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1752 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1752 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_8)   --->   "%and_ln230_1 = and i1 %or_ln230_5, i1 %tmp_3" [../src/ban_s3.cpp:230]   --->   Operation 1753 'and' 'and_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1754 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1754 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_8)   --->   "%and_ln230_3 = and i1 %or_ln230_5, i1 %tmp_5" [../src/ban_s3.cpp:230]   --->   Operation 1755 'and' 'and_ln230_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node or_ln230_8)   --->   "%and_ln230_4 = and i1 %and_ln230, i1 %and_ln230_3" [../src/ban_s3.cpp:230]   --->   Operation 1756 'and' 'and_ln230_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1757 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230_8 = or i1 %and_ln230_1, i1 %and_ln230_4" [../src/ban_s3.cpp:230]   --->   Operation 1757 'or' 'or_ln230_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1758 [1/1] (0.99ns)   --->   "%icmp_ln230_4 = icmp_eq  i32 %trunc_ln225, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1758 'icmp' 'icmp_ln230_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1759 [1/1] (0.28ns)   --->   "%and_ln230_5 = and i1 %or_ln230_4, i1 %or_ln230_5" [../src/ban_s3.cpp:230]   --->   Operation 1759 'and' 'and_ln230_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1760 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1760 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1761 [1/1] (0.28ns)   --->   "%and_ln230_6 = and i1 %and_ln230_5, i1 %tmp_8" [../src/ban_s3.cpp:230]   --->   Operation 1761 'and' 'and_ln230_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1762 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %bitcast_ln227, i32 %f_op_read" [../src/ban_s3.cpp:230]   --->   Operation 1762 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1763 [1/1] (0.28ns)   --->   "%and_ln230_7 = and i1 %and_ln230_5, i1 %tmp_11" [../src/ban_s3.cpp:230]   --->   Operation 1763 'and' 'and_ln230_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:230]   --->   Operation 1764 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln230_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:230]   --->   Operation 1765 'partselect' 'trunc_ln230_s' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1766 [1/1] (0.84ns)   --->   "%icmp_ln230_10 = icmp_ne  i8 %tmp_12, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1766 'icmp' 'icmp_ln230_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1767 [1/1] (1.05ns)   --->   "%icmp_ln230_11 = icmp_eq  i23 %trunc_ln230_s, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1767 'icmp' 'icmp_ln230_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1768 [1/1] (0.28ns)   --->   "%or_ln230_9 = or i1 %icmp_ln230_11, i1 %icmp_ln230_10" [../src/ban_s3.cpp:230]   --->   Operation 1768 'or' 'or_ln230_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1769 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_olt  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1769 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1770 [1/1] (0.28ns)   --->   "%and_ln230_8 = and i1 %or_ln230_9, i1 %tmp_13" [../src/ban_s3.cpp:230]   --->   Operation 1770 'and' 'and_ln230_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1771 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %bitcast_ln230, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1771 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%and_ln230_9 = and i1 %or_ln230_9, i1 %tmp_15" [../src/ban_s3.cpp:230]   --->   Operation 1772 'and' 'and_ln230_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:230]   --->   Operation 1773 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1774 [1/1] (0.00ns)   --->   "%trunc_ln230_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:230]   --->   Operation 1774 'partselect' 'trunc_ln230_8' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1775 [1/1] (0.84ns)   --->   "%icmp_ln230_12 = icmp_ne  i8 %tmp_16, i8 255" [../src/ban_s3.cpp:230]   --->   Operation 1775 'icmp' 'icmp_ln230_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1776 [1/1] (1.05ns)   --->   "%icmp_ln230_13 = icmp_eq  i23 %trunc_ln230_8, i23 0" [../src/ban_s3.cpp:230]   --->   Operation 1776 'icmp' 'icmp_ln230_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%or_ln230_10 = or i1 %icmp_ln230_13, i1 %icmp_ln230_12" [../src/ban_s3.cpp:230]   --->   Operation 1777 'or' 'or_ln230_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1778 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_olt  i32 %bitcast_ln230_2, i32 0" [../src/ban_s3.cpp:230]   --->   Operation 1778 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%and_ln230_10 = and i1 %or_ln230_10, i1 %tmp_17" [../src/ban_s3.cpp:230]   --->   Operation 1779 'and' 'and_ln230_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%and_ln226 = and i1 %or_ln230, i1 %pl" [../src/ban_s3.cpp:226]   --->   Operation 1780 'and' 'and_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1781 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln226 = select i1 %and_ln226, i1 %or_ln230_8, i1 %and_ln230_10" [../src/ban_s3.cpp:226]   --->   Operation 1781 'select' 'select_ln226' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_11)   --->   "%xor_ln230 = xor i1 %icmp_ln230, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1782 'xor' 'xor_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1783 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_11 = and i1 %and_ln230, i1 %xor_ln230" [../src/ban_s3.cpp:230]   --->   Operation 1783 'and' 'and_ln230_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_12)   --->   "%or_ln230_11 = or i1 %select_ln226, i1 %and_ln230_11" [../src/ban_s3.cpp:230]   --->   Operation 1784 'or' 'or_ln230_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_12)   --->   "%or_ln230_12 = or i1 %icmp_ln230_4, i1 %and_ln230_11" [../src/ban_s3.cpp:230]   --->   Operation 1785 'or' 'or_ln230_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_12)   --->   "%or_ln230_13 = or i1 %or_ln230_12, i1 %pl" [../src/ban_s3.cpp:230]   --->   Operation 1786 'or' 'or_ln230_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1787 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_12 = and i1 %or_ln230_11, i1 %or_ln230_13" [../src/ban_s3.cpp:230]   --->   Operation 1787 'and' 'and_ln230_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_14)   --->   "%xor_ln226 = xor i1 %pl, i1 1" [../src/ban_s3.cpp:226]   --->   Operation 1788 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_14)   --->   "%and_ln230_13 = and i1 %icmp_ln230_4, i1 %xor_ln226" [../src/ban_s3.cpp:230]   --->   Operation 1789 'and' 'and_ln230_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1790 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_14 = and i1 %and_ln230_13, i1 %or_ln230" [../src/ban_s3.cpp:230]   --->   Operation 1790 'and' 'and_ln230_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%and_ln230_15 = and i1 %and_ln230_14, i1 %and_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 1791 'and' 'and_ln230_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%or_ln230_14 = or i1 %and_ln230_15, i1 %and_ln230_12" [../src/ban_s3.cpp:230]   --->   Operation 1792 'or' 'or_ln230_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%xor_ln230_2 = xor i1 %and_ln230_14, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1793 'xor' 'xor_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%or_ln230_15 = or i1 %and_ln230_7, i1 %xor_ln230_2" [../src/ban_s3.cpp:230]   --->   Operation 1794 'or' 'or_ln230_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_16)   --->   "%or_ln230_16 = or i1 %or_ln230_15, i1 %and_ln230_6" [../src/ban_s3.cpp:230]   --->   Operation 1795 'or' 'or_ln230_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1796 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_16 = and i1 %or_ln230_14, i1 %or_ln230_16" [../src/ban_s3.cpp:230]   --->   Operation 1796 'and' 'and_ln230_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_18)   --->   "%xor_ln230_3 = xor i1 %and_ln230_6, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1797 'xor' 'xor_ln230_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln230_18)   --->   "%and_ln230_17 = and i1 %and_ln230_7, i1 %xor_ln230_3" [../src/ban_s3.cpp:230]   --->   Operation 1798 'and' 'and_ln230_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1799 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln230_18 = and i1 %and_ln230_17, i1 %and_ln230_14" [../src/ban_s3.cpp:230]   --->   Operation 1799 'and' 'and_ln230_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88)   --->   "%and_ln230_19 = and i1 %and_ln230_18, i1 %and_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 1800 'and' 'and_ln230_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88)   --->   "%or_ln230_17 = or i1 %and_ln230_19, i1 %and_ln230_16" [../src/ban_s3.cpp:230]   --->   Operation 1801 'or' 'or_ln230_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%or_ln230_18 = or i1 %and_ln230_9, i1 %and_ln230_8" [../src/ban_s3.cpp:230]   --->   Operation 1802 'or' 'or_ln230_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%xor_ln230_4 = xor i1 %or_ln230_18, i1 1" [../src/ban_s3.cpp:230]   --->   Operation 1803 'xor' 'xor_ln230_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node out_l)   --->   "%and_ln230_20 = and i1 %and_ln230_18, i1 %xor_ln230_4" [../src/ban_s3.cpp:230]   --->   Operation 1804 'and' 'and_ln230_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1805 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln88 = xor i1 %or_ln230_17, i1 1" [../src/ban_s3.h:88]   --->   Operation 1805 'xor' 'xor_ln88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1806 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_l = or i1 %and_ln230_20, i1 %xor_ln88" [../src/ban_s3.h:88]   --->   Operation 1806 'or' 'out_l' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1807 [1/1] (0.76ns)   --->   "%br_ln104 = br void %_ZNK3BaneqERKS_.exit" [../src/ban_interface.cpp:104]   --->   Operation 1807 'br' 'br_ln104' <Predicate = true> <Delay = 0.76>

State 187 <SV = 59> <Delay = 0.00>
ST_187 : Operation 1808 [1/1] (0.00ns)   --->   "%retval_1_1_2_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %ref_tmp25_1_2, void, i32 %ref_tmp23_1_2, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %num_res_4, void, i32 %ref_tmp3_1_2, void, i32 %bitcast_ln103, void, i32 %ref_tmp_1_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 0, void, i32 %bitcast_ln103_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_2, void, i32 %bitcast_ln100_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num_4, void, i32 %res_num_5, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_0_4, void, i32 0, void, i32 %select_ln38, void, i32 %select_ln38_3, void, i32 %select_ln38_6, void, i32 %select_ln38_9, void"   --->   Operation 1808 'phi' 'retval_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1809 [1/1] (0.00ns)   --->   "%retval_1_1_1_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_num_10, void, i32 %out_b_num_9, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %num_res_9, void, i32 %out_b_num_5, void, i32 %b_num_5, void, i32 %out_b_num_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 %c_num_2, void, i32 %b_num_3, void, i32 %res_num_4, void, i32 %res_num_5, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %num_res_8, void, i32 %bitcast_ln100, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num_1, void, i32 %res_num_3, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_1_3, void, i32 %c_num_0_4, void, i32 %num_res_8, void, i32 %c_num_1_3, void, i32 %res_num_1, void, i32 %res_num_3, void"   --->   Operation 1809 'phi' 'retval_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1810 [1/1] (0.00ns)   --->   "%retval_1_1_0_load = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_num_11, void, i32 %out_b_num_8, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %normalizer_3, void, i32 %out_b_num_4, void, i32 %b_num_4, void, i32 %out_b_num, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 %num_res_8, void, i32 %b_num, void, i32 %res_num_1, void, i32 %res_num_3, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %num_res, void, i32 %bitcast_ln248, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_num, void, i32 %res_num_2, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_num_0_1, void, i32 %c_num_1_3, void, i32 %select_ln38_1, void, i32 %select_ln38_4, void, i32 %select_ln38_7, void, i32 %select_ln38_10, void"   --->   Operation 1810 'phi' 'retval_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1811 [1/1] (0.00ns)   --->   "%out_b_p_6 = phi i32 0, void %_ifconv, i32 0, void %_ifconv190, i32 %out_b_p_5, void, i32 %out_b_p_4, void, i32 0, void %_ifconv145, i32 0, void %_ifconv100, i32 %sext_ln278, void, i32 %out_b_p_2, void, i32 %b_p_2, void, i32 %out_b_p, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %.critedge19.i, i32 0, void, i32 0, void, i32 0, void %.critedge19.i.i, i32 0, void, i32 0, void, i32 %c_p_5, void, i32 %b_p_1, void, i32 %res_p_15, void, i32 %res_p_17, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %c_p, void, i32 %b_p_1, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ifconv40, i32 0, void, i32 0, void %_ifconv70, i32 0, void, i32 %res_p, void, i32 %res_p_13, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %_ZNK3BaneqEf.exit.i300, i32 0, void %.critedge377, i32 0, void, i32 0, void %._crit_edge66, i32 0, void %._crit_edge68, i32 0, void, i32 0, void, i32 0, void, i32 %c_p_3, void, i32 %c_p_7, void, i32 %select_ln38_2, void, i32 %select_ln38_5, void, i32 %select_ln38_8, void, i32 %select_ln38_11, void"   --->   Operation 1811 'phi' 'out_b_p_6' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1812 [1/1] (0.00ns)   --->   "%out_l_4 = phi i1 %out_l, void %_ifconv, i1 %out_l_3, void %_ifconv190, i1 0, void, i1 0, void, i1 %out_l_2, void %_ifconv145, i1 %out_l_1, void %_ifconv100, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 %and_ln18_9, void, i1 %and_ln209_12, void, i1 %and_ln209_16, void, i1 %and_ln209_15, void %.critedge19.i, i1 %and_ln209_13, void, i1 %and_ln209_19, void, i1 %and_ln209_18, void %.critedge19.i.i, i1 %and_ln230_58, void, i1 %and_ln230_60, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 %or_ln230_28, void, i1 %empty_12, void, i1 %and_ln22_19, void, i1 %xor_ln22_5, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void %_ifconv40, i1 0, void, i1 1, void %_ifconv70, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 0, void, i1 1, void, i1 0, void, i1 1, void, i1 0, void, i1 1, void %_ZNK3BaneqEf.exit.i300, i1 1, void %.critedge377, i1 %or_ln230_30, void, i1 0, void %._crit_edge66, i1 1, void %._crit_edge68, i1 0, void, i1 1, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void"   --->   Operation 1812 'phi' 'out_l_4' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1813 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %retval_1_1_0_load" [../src/ban_interface.cpp:107]   --->   Operation 1813 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1814 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %retval_1_1_1_load" [../src/ban_interface.cpp:107]   --->   Operation 1814 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1815 [1/1] (0.00ns)   --->   "%bitcast_ln107_2 = bitcast i32 %retval_1_1_2_load" [../src/ban_interface.cpp:107]   --->   Operation 1815 'bitcast' 'bitcast_ln107_2' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1816 [1/1] (0.00ns)   --->   "%or_ln107_2 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i32.i31.i1, i32 %bitcast_ln107_2, i32 %bitcast_ln107_1, i32 %bitcast_ln107, i32 %out_b_p_6, i31 0, i1 %out_l_4" [../src/ban_interface.cpp:107]   --->   Operation 1816 'bitconcatenate' 'or_ln107_2' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1817 [1/1] (0.00ns)   --->   "%ret_ln107 = ret i160 %or_ln107_2" [../src/ban_interface.cpp:107]   --->   Operation 1817 'ret' 'ret_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('f_op_read', ../src/ban_interface.cpp:4) on port 'f_op' (../src/ban_interface.cpp:4) [16]  (0 ns)
	'fcmp' operation ('tmp_112', ../src/ban_s3.cpp:22) [366]  (2.78 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_95', ../src/ban_s3.cpp:22) [37]  (2.78 ns)

 <State 3>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_95', ../src/ban_s3.cpp:22) [37]  (2.78 ns)
	'and' operation ('and_ln22_10', ../src/ban_s3.cpp:22) [38]  (0.287 ns)
	'xor' operation ('xor_ln22_4', ../src/ban_s3.cpp:22) [39]  (0 ns)
	'or' operation ('or_ln22_1', ../src/ban_s3.cpp:22) [40]  (0.287 ns)

 <State 4>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', ../src/ban_s3.cpp:22) [50]  (2.78 ns)
	'and' operation ('and_ln22_15', ../src/ban_s3.cpp:22) [51]  (0.287 ns)

 <State 5>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_141', ../src/ban_s3.cpp:22) [61]  (2.78 ns)
	'and' operation ('and_ln22_18', ../src/ban_s3.cpp:22) [62]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 6>: 4.12ns
The critical path consists of the following:
	'fcmp' operation ('tmp_116', ../src/ban_s3.cpp:230) [69]  (2.78 ns)
	'and' operation ('and_ln230_44', ../src/ban_s3.cpp:230) [70]  (0.287 ns)
	'xor' operation ('xor_ln230_13', ../src/ban_s3.cpp:230) [71]  (0 ns)
	'or' operation ('or_ln230_3', ../src/ban_s3.cpp:230) [72]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 7>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_167', ../src/ban_s3.cpp:230) [79]  (2.78 ns)
	'and' operation ('and_ln230_54', ../src/ban_s3.cpp:230) [80]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 8>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_172', ../src/ban_s3.cpp:230) [92]  (2.78 ns)
	'and' operation ('and_ln230_57', ../src/ban_s3.cpp:230) [93]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 9>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_175', ../src/ban_s3.cpp:230) [96]  (2.78 ns)
	'and' operation ('and_ln230_59', ../src/ban_s3.cpp:230) [97]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 10>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_177', ../src/ban_s3.cpp:230) [107]  (2.78 ns)
	'and' operation ('and_ln230_60', ../src/ban_s3.cpp:230) [108]  (0.287 ns)

 <State 11>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_156', ../src/ban_s3.cpp:230) [111]  (2.78 ns)
	'and' operation ('and_ln230_50', ../src/ban_s3.cpp:230) [112]  (0 ns)
	'or' operation ('or_ln230_30', ../src/ban_s3.cpp:230) [116]  (0.287 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_81', ../src/ban_s3.cpp:22) [135]  (2.78 ns)

 <State 13>: 5.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_81', ../src/ban_s3.cpp:22) [135]  (2.78 ns)
	'and' operation ('and_ln22_1', ../src/ban_s3.cpp:22) [136]  (0.287 ns)
	'xor' operation ('xor_ln22', ../src/ban_s3.cpp:22) [137]  (0 ns)
	'or' operation ('or_ln22', ../src/ban_s3.cpp:22) [138]  (0.287 ns)
	'and' operation ('and_ln230_31', ../src/ban_s3.cpp:230) [190]  (0.287 ns)
	'and' operation ('and_ln226_1', ../src/ban_s3.cpp:226) [191]  (0.287 ns)
	'and' operation ('and_ln230_33', ../src/ban_s3.cpp:230) [204]  (0 ns)
	'and' operation ('and_ln230_34', ../src/ban_s3.cpp:230) [205]  (0.287 ns)
	'or' operation ('or_ln230_23', ../src/ban_s3.cpp:230) [206]  (0.287 ns)
	'and' operation ('and_ln230_35', ../src/ban_s3.cpp:230) [207]  (0 ns)
	'or' operation ('or_ln230_24', ../src/ban_s3.cpp:230) [208]  (0.287 ns)
	'and' operation ('and_ln230_37', ../src/ban_s3.cpp:230) [213]  (0.287 ns)
	'or' operation ('or_ln230_26', ../src/ban_s3.cpp:230) [218]  (0 ns)
	'xor' operation ('xor_ln86', ../src/ban_s3.h:86) [223]  (0.287 ns)
	'or' operation ('out.l', ../src/ban_s3.h:86) [224]  (0.287 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', ../src/ban_s3.cpp:230) [237]  (2.78 ns)

 <State 15>: 4.12ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', ../src/ban_s3.cpp:230) [237]  (2.78 ns)
	'and' operation ('and_ln230_21', ../src/ban_s3.cpp:230) [238]  (0.287 ns)
	'xor' operation ('xor_ln230_5', ../src/ban_s3.cpp:230) [239]  (0 ns)
	'or' operation ('or_ln230_1', ../src/ban_s3.cpp:230) [240]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 16>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_155', ../src/ban_s3.cpp:230) [255]  (2.78 ns)
	'and' operation ('and_ln230_49', ../src/ban_s3.cpp:230) [256]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 17>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_166', ../src/ban_s3.cpp:230) [259]  (2.78 ns)
	'and' operation ('and_ln230_53', ../src/ban_s3.cpp:230) [260]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 18>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_169', ../src/ban_s3.cpp:230) [270]  (2.78 ns)
	'and' operation ('and_ln230_55', ../src/ban_s3.cpp:230) [271]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 19>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_170', ../src/ban_s3.cpp:230) [274]  (2.78 ns)
	'and' operation ('and_ln230_56', ../src/ban_s3.cpp:230) [275]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 20>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_174', ../src/ban_s3.cpp:230) [285]  (2.78 ns)
	'and' operation ('and_ln230_58', ../src/ban_s3.cpp:230) [286]  (0.287 ns)

 <State 21>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', ../src/ban_s3.cpp:230) [295]  (2.78 ns)
	'and' operation ('and_ln230_45', ../src/ban_s3.cpp:230) [296]  (0 ns)
	'or' operation ('or_ln230_28', ../src/ban_s3.cpp:230) [300]  (0.287 ns)

 <State 22>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_115', ../src/ban_s3.cpp:22) [321]  (2.78 ns)
	'and' operation ('and_ln22_14', ../src/ban_s3.cpp:22) [322]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 23>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_136', ../src/ban_s3.cpp:22) [332]  (2.78 ns)
	'and' operation ('and_ln22_17', ../src/ban_s3.cpp:22) [333]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 24>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_153', ../src/ban_s3.cpp:22) [343]  (2.78 ns)

 <State 25>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_153', ../src/ban_s3.cpp:22) [343]  (2.78 ns)
	'and' operation ('and_ln22_20', ../src/ban_s3.cpp:22) [344]  (0 ns)
	'xor' operation ('xor_ln22_5', ../src/ban_s3.cpp:22) [345]  (0.287 ns)

 <State 26>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_112', ../src/ban_s3.cpp:22) [366]  (2.78 ns)
	'and' operation ('and_ln22_12', ../src/ban_s3.cpp:22) [367]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 27>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_134', ../src/ban_s3.cpp:22) [377]  (2.78 ns)
	'and' operation ('and_ln22_16', ../src/ban_s3.cpp:22) [378]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 28>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_151', ../src/ban_s3.cpp:22) [388]  (2.78 ns)

 <State 29>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_151', ../src/ban_s3.cpp:22) [388]  (2.78 ns)
	'and' operation ('and_ln22_19', ../src/ban_s3.cpp:22) [389]  (0.287 ns)

 <State 30>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 31>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 32>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 33>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 34>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 35>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 36>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 37>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 38>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:341) [399]  (7.06 ns)

 <State 39>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:342) [400]  (7.06 ns)

 <State 40>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', ../src/ban_s3.cpp:27) [408]  (2.78 ns)
	'and' operation ('and_ln27_3', ../src/ban_s3.cpp:27) [409]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 41>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_109', ../src/ban_s3.cpp:30) [418]  (2.78 ns)
	'and' operation ('and_ln30_3', ../src/ban_s3.cpp:30) [419]  (0.287 ns)

 <State 42>: 1.02ns
The critical path consists of the following:
	'add' operation ('res.p', ../src/ban_s3.cpp:34) [422]  (1.02 ns)

 <State 43>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', ../src/ban_s3.cpp:38) [431]  (2.78 ns)
	'and' operation ('and_ln38_3', ../src/ban_s3.cpp:38) [432]  (0.287 ns)
	'select' operation ('select_ln38_9', ../src/ban_s3.cpp:38) [434]  (0.449 ns)

 <State 44>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:325) [446]  (7.02 ns)

 <State 45>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:325) [446]  (7.02 ns)

 <State 46>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:325) [446]  (7.02 ns)

 <State 47>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:326) [447]  (7.02 ns)

 <State 48>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_74', ../src/ban_s3.cpp:27) [455]  (2.78 ns)
	'and' operation ('and_ln27_2', ../src/ban_s3.cpp:27) [456]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 49>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_107', ../src/ban_s3.cpp:30) [465]  (2.78 ns)
	'and' operation ('and_ln30_2', ../src/ban_s3.cpp:30) [466]  (0.287 ns)

 <State 50>: 1.02ns
The critical path consists of the following:
	'add' operation ('res.p', ../src/ban_s3.cpp:34) [469]  (1.02 ns)

 <State 51>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_130', ../src/ban_s3.cpp:38) [478]  (2.78 ns)
	'and' operation ('and_ln38_2', ../src/ban_s3.cpp:38) [479]  (0.287 ns)
	'select' operation ('select_ln38_6', ../src/ban_s3.cpp:38) [481]  (0.449 ns)

 <State 52>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln79', ../src/ban_s3.h:79) [487]  (0.351 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.h:79) to 'operator+.2' [489]  (7.3 ns)

 <State 54>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_s3.h:79) to 'operator+.2' [489]  (6.01 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban_interface.cpp:62) to 'operator+.2' [496]  (7.3 ns)

 <State 56>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban_interface.cpp:62) to 'operator+.2' [496]  (6.01 ns)

 <State 57>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', ../src/ban_s3.cpp:200) [827]  (2.78 ns)

 <State 58>: 5.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_61', ../src/ban_s3.cpp:200) [523]  (2.78 ns)
	'and' operation ('and_ln200_38', ../src/ban_s3.cpp:200) [524]  (0.287 ns)
	'xor' operation ('xor_ln200_12', ../src/ban_s3.cpp:200) [530]  (0 ns)
	'and' operation ('and_ln200_40', ../src/ban_s3.cpp:200) [531]  (0.287 ns)
	'and' operation ('and_ln200_41', ../src/ban_s3.cpp:200) [532]  (0 ns)
	'or' operation ('or_ln200_27', ../src/ban_s3.cpp:200) [533]  (0 ns)
	'and' operation ('and_ln200_42', ../src/ban_s3.cpp:200) [534]  (0.287 ns)
	'or' operation ('or_ln200_28', ../src/ban_s3.cpp:200) [541]  (0.287 ns)
	'and' operation ('and_ln199_7', ../src/ban_s3.cpp:199) [543]  (0 ns)
	'or' operation ('or_ln200_29', ../src/ban_s3.cpp:200) [545]  (0.287 ns)
	'xor' operation ('xor_ln200_15', ../src/ban_s3.cpp:200) [594]  (0 ns)
	'or' operation ('or_ln200_33', ../src/ban_s3.cpp:200) [595]  (0 ns)
	'and' operation ('and_ln209_10', ../src/ban_s3.cpp:209) [596]  (0.287 ns)
	'and' operation ('and_ln205_9', ../src/ban_s3.cpp:205) [598]  (0 ns)
	'select' operation ('select_ln205_1', ../src/ban_s3.cpp:205) [599]  (0.287 ns)
	'select' operation ('select_ln206_1', ../src/ban_s3.cpp:206) [602]  (0.287 ns)
	'and' operation ('and_ln209_11', ../src/ban_s3.cpp:209) [603]  (0 ns)
	'or' operation ('or_ln209_5', ../src/ban_s3.cpp:209) [604]  (0 ns)
	'xor' operation ('out.l', ../src/ban_s3.h:75) [605]  (0.287 ns)

 <State 59>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_149', ../src/ban_s3.cpp:209) [787]  (2.78 ns)
	'and' operation ('and_ln209_13', ../src/ban_s3.cpp:209) [788]  (0.287 ns)

 <State 60>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_165', ../src/ban_s3.cpp:209) [793]  (2.78 ns)
	'and' operation ('and_ln209_19', ../src/ban_s3.cpp:209) [794]  (0.287 ns)

 <State 61>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_164', ../src/ban_s3.cpp:209) [812]  (2.78 ns)
	'and' operation ('and_ln209_18', ../src/ban_s3.cpp:209) [813]  (0.287 ns)

 <State 62>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_148', ../src/ban_s3.cpp:209) [890]  (2.78 ns)
	'and' operation ('and_ln209_12', ../src/ban_s3.cpp:209) [891]  (0.287 ns)

 <State 63>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_161', ../src/ban_s3.cpp:209) [896]  (2.78 ns)
	'and' operation ('and_ln209_16', ../src/ban_s3.cpp:209) [897]  (0.287 ns)

 <State 64>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_160', ../src/ban_s3.cpp:209) [915]  (2.78 ns)
	'and' operation ('and_ln209_15', ../src/ban_s3.cpp:209) [916]  (0.287 ns)

 <State 65>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_105', ../src/ban_s3.cpp:18) [939]  (2.78 ns)
	'and' operation ('and_ln18_3', ../src/ban_s3.cpp:18) [940]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 66>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_128', ../src/ban_s3.cpp:18) [958]  (2.78 ns)
	'and' operation ('and_ln18_7', ../src/ban_s3.cpp:18) [959]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 67>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_147', ../src/ban_s3.cpp:18) [977]  (2.78 ns)

 <State 68>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_147', ../src/ban_s3.cpp:18) [977]  (2.78 ns)
	'and' operation ('empty_11', ../src/ban_interface.cpp:10) [978]  (0 ns)
	'xor' operation ('empty_12', ../src/ban_interface.cpp:10) [979]  (0.287 ns)

 <State 69>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', ../src/ban_s3.cpp:18) [1002]  (2.78 ns)
	'and' operation ('and_ln18_1', ../src/ban_s3.cpp:18) [1003]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 70>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_125', ../src/ban_s3.cpp:18) [1021]  (2.78 ns)
	'and' operation ('and_ln18_5', ../src/ban_s3.cpp:18) [1022]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 71>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/ban_s3.cpp:18) [1040]  (2.78 ns)

 <State 72>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/ban_s3.cpp:18) [1040]  (2.78 ns)
	'and' operation ('and_ln18_9', ../src/ban_s3.cpp:18) [1041]  (0.287 ns)

 <State 73>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.06 ns)

 <State 74>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.06 ns)

 <State 75>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.06 ns)

 <State 76>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:264) [1051]  (7.06 ns)

 <State 77>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 78>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 79>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 80>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 81>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 82>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 83>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 84>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 85>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('eps_2', ../src/ban_s3.cpp:263) [1048]  (7.06 ns)

 <State 86>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', ../src/ban_s3.cpp:110) [1054]  (7.02 ns)

 <State 87>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', ../src/ban_s3.cpp:110) [1054]  (7.02 ns)

 <State 88>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i_i1', ../src/ban_s3.cpp:110) [1054]  (7.02 ns)

 <State 89>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:110) [1055]  (6.44 ns)

 <State 90>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:110) [1055]  (6.44 ns)

 <State 91>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('eps_3', ../src/ban_s3.cpp:110) [1055]  (6.44 ns)

 <State 92>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.58 ns)

 <State 93>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:263) [1052]  (7.02 ns)

 <State 94>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:263) [1052]  (7.02 ns)

 <State 95>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('conv14_i', ../src/ban_s3.cpp:263) [1052]  (7.02 ns)

 <State 96>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.58 ns)

 <State 97>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.58 ns)

 <State 98>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.58 ns)

 <State 99>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [1064]  (6.58 ns)

 <State 100>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:275) [1065]  (7.02 ns)

 <State 101>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:275) [1065]  (7.02 ns)

 <State 102>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:275) [1065]  (7.02 ns)

 <State 103>: 0.766ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 104>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', ../src/ban_s3.cpp:248) [1078]  (2.78 ns)

 <State 105>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', ../src/ban_s3.cpp:248) [1078]  (2.78 ns)
	'and' operation ('and_ln248', ../src/ban_s3.cpp:248) [1079]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 106>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.06 ns)

 <State 107>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.06 ns)

 <State 108>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.06 ns)

 <State 109>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:131->../src/ban_s3.cpp:158) [1113]  (7.06 ns)

 <State 110>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 111>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 112>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 113>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 114>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 115>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 116>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 117>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 118>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:130->../src/ban_s3.cpp:158) [1109]  (7.06 ns)

 <State 119>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i2', ../src/ban_s3.cpp:111) [1121]  (7.02 ns)

 <State 120>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i2', ../src/ban_s3.cpp:111) [1121]  (7.02 ns)

 <State 121>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i2', ../src/ban_s3.cpp:111) [1121]  (7.02 ns)

 <State 122>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i_i', ../src/ban_s3.cpp:111) [1122]  (6.44 ns)

 <State 123>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:109) [1114]  (7.02 ns)

 <State 124>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:109) [1114]  (7.02 ns)

 <State 125>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:109) [1114]  (7.02 ns)

 <State 126>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:111) [1130]  (7.02 ns)

 <State 127>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:111) [1130]  (7.02 ns)

 <State 128>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:111) [1130]  (7.02 ns)

 <State 129>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i_i', ../src/ban_s3.cpp:110) [1117]  (6.44 ns)

 <State 130>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:110) [1127]  (7.02 ns)

 <State 131>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:110) [1127]  (7.02 ns)

 <State 132>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:110) [1127]  (7.02 ns)

 <State 133>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:109) [1126]  (7.02 ns)

 <State 134>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:109) [1126]  (7.02 ns)

 <State 135>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:109) [1126]  (7.02 ns)

 <State 136>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i6_i', ../src/ban_s3.cpp:110) [1129]  (6.44 ns)

 <State 137>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:109) [1138]  (7.02 ns)

 <State 138>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:109) [1138]  (7.02 ns)

 <State 139>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:109) [1138]  (7.02 ns)

 <State 140>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../src/ban_s3.cpp:140->../src/ban_s3.cpp:158) [1136]  (6.44 ns)

 <State 141>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:110) [1141]  (6.44 ns)

 <State 142>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:110) [1141]  (6.44 ns)

 <State 143>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:110) [1141]  (6.44 ns)

 <State 144>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.44 ns)

 <State 145>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.44 ns)

 <State 146>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.44 ns)

 <State 147>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:111) [1146]  (6.44 ns)

 <State 148>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:146->../src/ban_s3.cpp:158) [1149]  (6.44 ns)

 <State 149>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:146->../src/ban_s3.cpp:158) [1149]  (6.44 ns)

 <State 150>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add3_i', ../src/ban_s3.cpp:146->../src/ban_s3.cpp:158) [1149]  (6.44 ns)

 <State 151>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 152>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 153>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 154>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 155>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 156>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 157>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 158>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 159>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:148->../src/ban_s3.cpp:158) [1150]  (7.06 ns)

 <State 160>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[1]', ../src/ban_s3.cpp:149->../src/ban_s3.cpp:158) [1151]  (7.06 ns)

 <State 161>: 3.83ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', ../src/ban_s3.cpp:27) [1159]  (2.78 ns)
	'and' operation ('and_ln27_1', ../src/ban_s3.cpp:27) [1160]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 162>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_99', ../src/ban_s3.cpp:30) [1169]  (2.78 ns)
	'and' operation ('and_ln30_1', ../src/ban_s3.cpp:30) [1170]  (0.287 ns)

 <State 163>: 1.02ns
The critical path consists of the following:
	'add' operation ('c.p', ../src/ban_s3.cpp:34) [1173]  (1.02 ns)

 <State 164>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_122', ../src/ban_s3.cpp:38) [1182]  (2.78 ns)
	'and' operation ('and_ln38_1', ../src/ban_s3.cpp:38) [1183]  (0.287 ns)
	'select' operation ('select_ln38_3', ../src/ban_s3.cpp:38) [1185]  (0.449 ns)

 <State 165>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:111) [1204]  (7.02 ns)

 <State 166>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:111) [1204]  (7.02 ns)

 <State 167>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:111) [1204]  (7.02 ns)

 <State 168>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:109) [1194]  (7.02 ns)

 <State 169>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:109) [1194]  (7.02 ns)

 <State 170>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:109) [1194]  (7.02 ns)

 <State 171>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.44 ns)

 <State 172>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.44 ns)

 <State 173>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.44 ns)

 <State 174>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:110) [1201]  (6.44 ns)

 <State 175>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('c.num', ../src/ban_s3.cpp:111) [1210]  (6.44 ns)

 <State 176>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_97', ../src/ban_s3.cpp:30) [1230]  (2.78 ns)
	'and' operation ('and_ln30', ../src/ban_s3.cpp:30) [1231]  (0.287 ns)

 <State 177>: 1.02ns
The critical path consists of the following:
	'add' operation ('c.p', ../src/ban_s3.cpp:34) [1234]  (1.02 ns)

 <State 178>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_120', ../src/ban_s3.cpp:38) [1243]  (2.78 ns)
	'and' operation ('and_ln38', ../src/ban_s3.cpp:38) [1244]  (0.287 ns)
	'select' operation ('select_ln38', ../src/ban_s3.cpp:38) [1246]  (0.449 ns)

 <State 179>: 3.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln101_1', ../src/ban_s3.cpp:101) [1255]  (0.351 ns)
	'call' operation ('call_ret', ../src/ban_s3.h:59) to 'operator+.1' [1261]  (2.78 ns)

 <State 180>: 7.21ns
The critical path consists of the following:
	'call' operation ('call_ret', ../src/ban_s3.h:59) to 'operator+.1' [1261]  (7.21 ns)

 <State 181>: 0.766ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 182>: 0.766ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 183>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban_interface.cpp:10) to 'operator+' [1280]  (2.78 ns)

 <State 184>: 0.766ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('res.num', ../src/ban_s3.cpp:343) ('select_ln38_9', ../src/ban_s3.cpp:38) ('res.num', ../src/ban_s3.cpp:327) ('select_ln38_6', ../src/ban_s3.cpp:38) ('ref_tmp25_1_2', ../src/ban_s3.h:79) ('ref_tmp23_1_2', ../src/ban_interface.cpp:62) ('num_res', ../src/ban_s3.cpp:276) ('bitcast_ln100_1', ../src/ban_s3.cpp:100) ('bitcast_ln103_2', ../src/ban_s3.cpp:103) ('c.num[0]', ../src/ban_s3.cpp:150->../src/ban_s3.cpp:158) ('select_ln38_3', ../src/ban_s3.cpp:38) ('c.num', ../src/ban_s3.cpp:111) ('select_ln38', ../src/ban_s3.cpp:38) ('ref_tmp3_1_2', ../src/ban_s3.h:59) ('bitcast_ln103', ../src/ban_s3.cpp:103) ('ref_tmp_1_2', ../src/ban_interface.cpp:10) [1368]  (0.766 ns)

 <State 185>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/ban_s3.cpp:230) [1297]  (2.78 ns)

 <State 186>: 4.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/ban_s3.cpp:230) [1297]  (2.78 ns)
	'and' operation ('and_ln230', ../src/ban_s3.cpp:230) [1298]  (0.287 ns)
	'and' operation ('and_ln230_4', ../src/ban_s3.cpp:230) [1311]  (0 ns)
	'or' operation ('or_ln230_8', ../src/ban_s3.cpp:230) [1312]  (0.287 ns)
	'select' operation ('select_ln226', ../src/ban_s3.cpp:226) [1340]  (0.287 ns)
	'or' operation ('or_ln230_11', ../src/ban_s3.cpp:230) [1343]  (0 ns)
	'and' operation ('and_ln230_12', ../src/ban_s3.cpp:230) [1346]  (0.287 ns)
	'or' operation ('or_ln230_14', ../src/ban_s3.cpp:230) [1351]  (0 ns)
	'and' operation ('and_ln230_16', ../src/ban_s3.cpp:230) [1355]  (0.287 ns)
	'or' operation ('or_ln230_17', ../src/ban_s3.cpp:230) [1360]  (0 ns)
	'xor' operation ('xor_ln88', ../src/ban_s3.h:88) [1364]  (0.287 ns)
	'or' operation ('out.l', ../src/ban_s3.h:88) [1365]  (0.287 ns)

 <State 187>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
