(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ PA2 v1.0 20150115
# Start time    : Thu Feb 05 1:10:37 PM Pacific Standard Time 2015
# Command line  : sds++ -Wall -O3 -I../src -c -fmessage-length=0 -MTsrc/mmult.o -sds-hw mmult mmult.cpp -sds-end -MMD -MP -MFsrc/mmult.d -MTsrc/mmult.d -o src/mmult.o ../src/mmult.cpp -sds-pf zc702
# Log file      : C:/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.log
# Journal file  : C:/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.jou
# Report file   : C:/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.rpt
#-----------------------------------------------------------

INFO: [SDSoC 0-0] Performing accelerator source linting
sdslint -func mmult C:/labs/lab1_prebuilt/src/mmult.cpp -- -c -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g   -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include  -I C:/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I C:/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include   -I../src -Wall -I../src -fmessage-length=0 -MMD -MP -D __SDSCC__
INFO: [SDSoC 0-0] Create data motion intermediate representation
clang_wrapper -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g   -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include  -I C:/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I C:/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include   -I../src -Wall -I../src -fmessage-length=0 -MMD -MP -D __SDSCC__ -emit-llvm -S C:/labs/lab1_prebuilt/src/mmult.cpp -o C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/src/mmult.s

C:\labs\lab1_prebuilt\SDRelease>C:\Xilinx\SDSoC\2014.4\llvm-clang\win64\llvm\bin\clang.exe -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3 -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include -I C:/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include -I C:/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include -I../src -Wall -I../src -fmessage-length=0 -MMD -MP -D __SDSCC__ -emit-llvm -S C:/labs/lab1_prebuilt/src/mmult.cpp -o C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/src/mmult.s 

C:\labs\lab1_prebuilt\SDRelease>exit /b 0 
INFO: [SDSoC 0-0] Performing pragma generation
pragma_gen  -func mmult  -o C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp  C:/labs/lab1_prebuilt/src/mmult.cpp  --  -c  -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g   -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include  -I C:/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I C:/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include    -IC:/labs/lab1_prebuilt/src -Wall -O3 -I../src -fmessage-length=0 -MMD -MP -D __SDSCC__ -IC:/labs/lab1_prebuilt/src
INFO: [SDSoC 0-0] Moving function mmult to Programmable Logic
C:/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/bin/vivado_hls C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult_run.tcl
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running 'C:/Xilinx/SDSoC/2014.4/VIVADO~1/2014.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'mohan' on host 'xsjmohan30' (Windows NT_amd64 version 6.1) on Thu Feb 05 13:10:59 -0800 2015
            in directory 'C:/labs/lab1_prebuilt/SDRelease/_sds/vhls'
@I [HLS-10] Creating and opening project 'C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult'.
@I [HLS-10] Adding design file 'C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp' to the project
@I [HLS-10] Creating and opening solution 'C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 8.5ns.
@I [HLS-10] Analyzing design file 'C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'mmult_kernel' into 'mmult' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:64).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:17) in function 'mmult' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-3.1.1' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:20) in function 'mmult' completely.
@I [XFORM-101] Partitioning array 'a_buf' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:44) in dimension 2 with a block factor 16.
@I [XFORM-101] Partitioning array 'b_buf' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:45) in dimension 1 with a block factor 16.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:48:7) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:56:7) in function 'mmult'.
@I [XFORM-541] Flattening a loop nest 'Loop-3' (C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/src/mmult.cpp:16:8) in function 'mmult'.
@I [HLS-111] Elapsed time: 30.886 seconds; current memory usage: 77.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mmult' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 167.
@W [SCHED-71] Latency directive discarded for region mmult since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.889 seconds; current memory usage: 82.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.328 seconds; current memory usage: 82.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mmult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mmult/in_A' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult/in_B' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'mmult/out_C' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'mmult_fadd_32ns_32ns_32_5_full_dsp': 32 instance(s).
@I [RTGEN-100] Generating core module 'mmult_fmul_32ns_32ns_32_4_max_dsp': 32 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mmult'.
@I [HLS-111] Elapsed time: 0.92 seconds; current memory usage: 88.1 MB.
@I [RTMG-278] Implementing memory 'mmult_a_buf_0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mmult'.
@I [WVHDL-304] Generating RTL VHDL for 'mmult'.
@I [WVLOG-307] Generating RTL Verilog for 'mmult'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmult_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmult_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmult_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmult_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 05 13:11:33 2015...
@I [HLS-112] Total elapsed time: 85.303 seconds; peak memory usage: 89.3 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
xsltproc --output component.xml  C:/Xilinx/SDSoC/2014.4/scripts/xsd/xdFixAximmAddrSpaceProperty.xsl  component.xml
zip -u xilinx_com_hls_mmult_1_0.zip component.xml
updating: component.xml (172 bytes security) (deflated 93%)
sed -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult/solution/impl/ip/auxiliary.xml
xsltproc  --output C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls  C:/Xilinx/SDSoC/2014.4/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult_auxiliary.xml
xsltproc  --output C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap.xml  C:/Xilinx/SDSoC/2014.4/scripts/xsd/xdHlsmapAdapter.xsl  C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap1.xml
xsltproc    --output C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.fcnmap.xml  C:/Xilinx/SDSoC/2014.4/scripts/xsd/xdHlsmapAxi4.xsl  C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.hlsmap.xml
xsltproc  --output C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult_if.xml  C:/Xilinx/SDSoC/2014.4/scripts/xsd/xdHlsAdapterComp.xsl  C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.fcnmap.xml
arm-xilinx-linux-gnueabi-g++ -c -I../src -Wall -O3 -I../src -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTC:/labs/lab1_prebuilt/SDRelease/src/mmult.o -MFC:/labs/lab1_prebuilt/SDRelease/src/mmult.d -MTC:/labs/lab1_prebuilt/SDRelease/src/mmult.d  C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.cpp -o C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xddata=C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.xml C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-g++ -E -I../src -Wall -O3 -I../src -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTC:/labs/lab1_prebuilt/SDRelease/src/mmult.o -MFC:/labs/lab1_prebuilt/SDRelease/src/mmult.d -MTC:/labs/lab1_prebuilt/SDRelease/src/mmult.d -I C:/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include   C:/labs/lab1_prebuilt/src/mmult.cpp -o C:/labs/lab1_prebuilt/SDRelease/_sds/.pp/mmult.ii
arm-xilinx-linux-gnueabi-objcopy --add-section .xdpp=C:/labs/lab1_prebuilt/SDRelease/_sds/.pp/mmult.ii C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdfcnmap=C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult.fcnmap.xml C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdhlscore=C:/labs/lab1_prebuilt/SDRelease/_sds/vhls/mmult/solution/impl/ip/xilinx_com_hls_mmult_1_0.zip C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-objcopy --add-section .xdif=C:/labs/lab1_prebuilt/SDRelease/_sds/.llvm/mmult_if.xml C:/labs/lab1_prebuilt/SDRelease/_sds/swstubs/mmult.o
sds++ log file saved as C:/labs/lab1_prebuilt/SDRelease/_sds/reports/sds_mmult.log
sds++ completed at Thu Feb 05 1:12:09 PM Pacific Standard Time 2015
