// Seed: 243063172
module module_0 (
    input  id_0,
    output id_1
);
  reg   id_2;
  logic id_3;
  reg   id_4;
  byte id_5, id_6;
  type_10(
      1, 1'd0 - id_3
  );
  generate
    always @(1)
      if (1 - 1) begin
        if (1) begin
          id_2 <= 1'd0;
          id_5 <= 1;
          id_4 <= 1;
        end
      end
  endgenerate
endmodule
