
Plexmat_4_VE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d38  080081d0  080081d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ec  08018f08  08018f08  00011f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080195f4  080195f4  000134c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080195f4  080195f4  000125f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080195fc  080195fc  000134c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080195fc  080195fc  000125fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019600  08019600  00012600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004c0  20000000  08019604  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000580  200004c0  08019ac4  000134c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a40  08019ac4  00013a40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000134c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e8b  00000000  00000000  000134f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040d1  00000000  00000000  0002d37b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  00031450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe6  00000000  00000000  000328f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027163  00000000  00000000  000338d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f7a8  00000000  00000000  0005aa39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7f5a  00000000  00000000  0007a1e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015213b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ba0  00000000  00000000  00152180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00158d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081d0 <__do_global_dtors_aux>:
 80081d0:	b510      	push	{r4, lr}
 80081d2:	4c05      	ldr	r4, [pc, #20]	@ (80081e8 <__do_global_dtors_aux+0x18>)
 80081d4:	7823      	ldrb	r3, [r4, #0]
 80081d6:	b933      	cbnz	r3, 80081e6 <__do_global_dtors_aux+0x16>
 80081d8:	4b04      	ldr	r3, [pc, #16]	@ (80081ec <__do_global_dtors_aux+0x1c>)
 80081da:	b113      	cbz	r3, 80081e2 <__do_global_dtors_aux+0x12>
 80081dc:	4804      	ldr	r0, [pc, #16]	@ (80081f0 <__do_global_dtors_aux+0x20>)
 80081de:	f3af 8000 	nop.w
 80081e2:	2301      	movs	r3, #1
 80081e4:	7023      	strb	r3, [r4, #0]
 80081e6:	bd10      	pop	{r4, pc}
 80081e8:	200004c0 	.word	0x200004c0
 80081ec:	00000000 	.word	0x00000000
 80081f0:	08018ef0 	.word	0x08018ef0

080081f4 <frame_dummy>:
 80081f4:	b508      	push	{r3, lr}
 80081f6:	4b03      	ldr	r3, [pc, #12]	@ (8008204 <frame_dummy+0x10>)
 80081f8:	b11b      	cbz	r3, 8008202 <frame_dummy+0xe>
 80081fa:	4903      	ldr	r1, [pc, #12]	@ (8008208 <frame_dummy+0x14>)
 80081fc:	4803      	ldr	r0, [pc, #12]	@ (800820c <frame_dummy+0x18>)
 80081fe:	f3af 8000 	nop.w
 8008202:	bd08      	pop	{r3, pc}
 8008204:	00000000 	.word	0x00000000
 8008208:	200004c4 	.word	0x200004c4
 800820c:	08018ef0 	.word	0x08018ef0

08008210 <strcmp>:
 8008210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008218:	2a01      	cmp	r2, #1
 800821a:	bf28      	it	cs
 800821c:	429a      	cmpcs	r2, r3
 800821e:	d0f7      	beq.n	8008210 <strcmp>
 8008220:	1ad0      	subs	r0, r2, r3
 8008222:	4770      	bx	lr
	...

08008230 <memchr>:
 8008230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8008234:	2a10      	cmp	r2, #16
 8008236:	db2b      	blt.n	8008290 <memchr+0x60>
 8008238:	f010 0f07 	tst.w	r0, #7
 800823c:	d008      	beq.n	8008250 <memchr+0x20>
 800823e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008242:	3a01      	subs	r2, #1
 8008244:	428b      	cmp	r3, r1
 8008246:	d02d      	beq.n	80082a4 <memchr+0x74>
 8008248:	f010 0f07 	tst.w	r0, #7
 800824c:	b342      	cbz	r2, 80082a0 <memchr+0x70>
 800824e:	d1f6      	bne.n	800823e <memchr+0xe>
 8008250:	b4f0      	push	{r4, r5, r6, r7}
 8008252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800825a:	f022 0407 	bic.w	r4, r2, #7
 800825e:	f07f 0700 	mvns.w	r7, #0
 8008262:	2300      	movs	r3, #0
 8008264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008268:	3c08      	subs	r4, #8
 800826a:	ea85 0501 	eor.w	r5, r5, r1
 800826e:	ea86 0601 	eor.w	r6, r6, r1
 8008272:	fa85 f547 	uadd8	r5, r5, r7
 8008276:	faa3 f587 	sel	r5, r3, r7
 800827a:	fa86 f647 	uadd8	r6, r6, r7
 800827e:	faa5 f687 	sel	r6, r5, r7
 8008282:	b98e      	cbnz	r6, 80082a8 <memchr+0x78>
 8008284:	d1ee      	bne.n	8008264 <memchr+0x34>
 8008286:	bcf0      	pop	{r4, r5, r6, r7}
 8008288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800828c:	f002 0207 	and.w	r2, r2, #7
 8008290:	b132      	cbz	r2, 80082a0 <memchr+0x70>
 8008292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008296:	3a01      	subs	r2, #1
 8008298:	ea83 0301 	eor.w	r3, r3, r1
 800829c:	b113      	cbz	r3, 80082a4 <memchr+0x74>
 800829e:	d1f8      	bne.n	8008292 <memchr+0x62>
 80082a0:	2000      	movs	r0, #0
 80082a2:	4770      	bx	lr
 80082a4:	3801      	subs	r0, #1
 80082a6:	4770      	bx	lr
 80082a8:	2d00      	cmp	r5, #0
 80082aa:	bf06      	itte	eq
 80082ac:	4635      	moveq	r5, r6
 80082ae:	3803      	subeq	r0, #3
 80082b0:	3807      	subne	r0, #7
 80082b2:	f015 0f01 	tst.w	r5, #1
 80082b6:	d107      	bne.n	80082c8 <memchr+0x98>
 80082b8:	3001      	adds	r0, #1
 80082ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80082be:	bf02      	ittt	eq
 80082c0:	3001      	addeq	r0, #1
 80082c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80082c6:	3001      	addeq	r0, #1
 80082c8:	bcf0      	pop	{r4, r5, r6, r7}
 80082ca:	3801      	subs	r0, #1
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop

080082d0 <strlen>:
 80082d0:	4603      	mov	r3, r0
 80082d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082d6:	2a00      	cmp	r2, #0
 80082d8:	d1fb      	bne.n	80082d2 <strlen+0x2>
 80082da:	1a18      	subs	r0, r3, r0
 80082dc:	3801      	subs	r0, #1
 80082de:	4770      	bx	lr

080082e0 <__aeabi_drsub>:
 80082e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80082e4:	e002      	b.n	80082ec <__adddf3>
 80082e6:	bf00      	nop

080082e8 <__aeabi_dsub>:
 80082e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080082ec <__adddf3>:
 80082ec:	b530      	push	{r4, r5, lr}
 80082ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80082f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	bf1f      	itttt	ne
 8008302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800830a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800830e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008312:	f000 80e2 	beq.w	80084da <__adddf3+0x1ee>
 8008316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800831a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800831e:	bfb8      	it	lt
 8008320:	426d      	neglt	r5, r5
 8008322:	dd0c      	ble.n	800833e <__adddf3+0x52>
 8008324:	442c      	add	r4, r5
 8008326:	ea80 0202 	eor.w	r2, r0, r2
 800832a:	ea81 0303 	eor.w	r3, r1, r3
 800832e:	ea82 0000 	eor.w	r0, r2, r0
 8008332:	ea83 0101 	eor.w	r1, r3, r1
 8008336:	ea80 0202 	eor.w	r2, r0, r2
 800833a:	ea81 0303 	eor.w	r3, r1, r3
 800833e:	2d36      	cmp	r5, #54	@ 0x36
 8008340:	bf88      	it	hi
 8008342:	bd30      	pophi	{r4, r5, pc}
 8008344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800834c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8008350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008354:	d002      	beq.n	800835c <__adddf3+0x70>
 8008356:	4240      	negs	r0, r0
 8008358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800835c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8008360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008368:	d002      	beq.n	8008370 <__adddf3+0x84>
 800836a:	4252      	negs	r2, r2
 800836c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008370:	ea94 0f05 	teq	r4, r5
 8008374:	f000 80a7 	beq.w	80084c6 <__adddf3+0x1da>
 8008378:	f1a4 0401 	sub.w	r4, r4, #1
 800837c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008380:	db0d      	blt.n	800839e <__adddf3+0xb2>
 8008382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008386:	fa22 f205 	lsr.w	r2, r2, r5
 800838a:	1880      	adds	r0, r0, r2
 800838c:	f141 0100 	adc.w	r1, r1, #0
 8008390:	fa03 f20e 	lsl.w	r2, r3, lr
 8008394:	1880      	adds	r0, r0, r2
 8008396:	fa43 f305 	asr.w	r3, r3, r5
 800839a:	4159      	adcs	r1, r3
 800839c:	e00e      	b.n	80083bc <__adddf3+0xd0>
 800839e:	f1a5 0520 	sub.w	r5, r5, #32
 80083a2:	f10e 0e20 	add.w	lr, lr, #32
 80083a6:	2a01      	cmp	r2, #1
 80083a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80083ac:	bf28      	it	cs
 80083ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80083b2:	fa43 f305 	asr.w	r3, r3, r5
 80083b6:	18c0      	adds	r0, r0, r3
 80083b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80083bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80083c0:	d507      	bpl.n	80083d2 <__adddf3+0xe6>
 80083c2:	f04f 0e00 	mov.w	lr, #0
 80083c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80083ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80083ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80083d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80083d6:	d31b      	bcc.n	8008410 <__adddf3+0x124>
 80083d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80083dc:	d30c      	bcc.n	80083f8 <__adddf3+0x10c>
 80083de:	0849      	lsrs	r1, r1, #1
 80083e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80083e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80083e8:	f104 0401 	add.w	r4, r4, #1
 80083ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80083f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80083f4:	f080 809a 	bcs.w	800852c <__adddf3+0x240>
 80083f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80083fc:	bf08      	it	eq
 80083fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008402:	f150 0000 	adcs.w	r0, r0, #0
 8008406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800840a:	ea41 0105 	orr.w	r1, r1, r5
 800840e:	bd30      	pop	{r4, r5, pc}
 8008410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008414:	4140      	adcs	r0, r0
 8008416:	eb41 0101 	adc.w	r1, r1, r1
 800841a:	3c01      	subs	r4, #1
 800841c:	bf28      	it	cs
 800841e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8008422:	d2e9      	bcs.n	80083f8 <__adddf3+0x10c>
 8008424:	f091 0f00 	teq	r1, #0
 8008428:	bf04      	itt	eq
 800842a:	4601      	moveq	r1, r0
 800842c:	2000      	moveq	r0, #0
 800842e:	fab1 f381 	clz	r3, r1
 8008432:	bf08      	it	eq
 8008434:	3320      	addeq	r3, #32
 8008436:	f1a3 030b 	sub.w	r3, r3, #11
 800843a:	f1b3 0220 	subs.w	r2, r3, #32
 800843e:	da0c      	bge.n	800845a <__adddf3+0x16e>
 8008440:	320c      	adds	r2, #12
 8008442:	dd08      	ble.n	8008456 <__adddf3+0x16a>
 8008444:	f102 0c14 	add.w	ip, r2, #20
 8008448:	f1c2 020c 	rsb	r2, r2, #12
 800844c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008450:	fa21 f102 	lsr.w	r1, r1, r2
 8008454:	e00c      	b.n	8008470 <__adddf3+0x184>
 8008456:	f102 0214 	add.w	r2, r2, #20
 800845a:	bfd8      	it	le
 800845c:	f1c2 0c20 	rsble	ip, r2, #32
 8008460:	fa01 f102 	lsl.w	r1, r1, r2
 8008464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008468:	bfdc      	itt	le
 800846a:	ea41 010c 	orrle.w	r1, r1, ip
 800846e:	4090      	lslle	r0, r2
 8008470:	1ae4      	subs	r4, r4, r3
 8008472:	bfa2      	ittt	ge
 8008474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008478:	4329      	orrge	r1, r5
 800847a:	bd30      	popge	{r4, r5, pc}
 800847c:	ea6f 0404 	mvn.w	r4, r4
 8008480:	3c1f      	subs	r4, #31
 8008482:	da1c      	bge.n	80084be <__adddf3+0x1d2>
 8008484:	340c      	adds	r4, #12
 8008486:	dc0e      	bgt.n	80084a6 <__adddf3+0x1ba>
 8008488:	f104 0414 	add.w	r4, r4, #20
 800848c:	f1c4 0220 	rsb	r2, r4, #32
 8008490:	fa20 f004 	lsr.w	r0, r0, r4
 8008494:	fa01 f302 	lsl.w	r3, r1, r2
 8008498:	ea40 0003 	orr.w	r0, r0, r3
 800849c:	fa21 f304 	lsr.w	r3, r1, r4
 80084a0:	ea45 0103 	orr.w	r1, r5, r3
 80084a4:	bd30      	pop	{r4, r5, pc}
 80084a6:	f1c4 040c 	rsb	r4, r4, #12
 80084aa:	f1c4 0220 	rsb	r2, r4, #32
 80084ae:	fa20 f002 	lsr.w	r0, r0, r2
 80084b2:	fa01 f304 	lsl.w	r3, r1, r4
 80084b6:	ea40 0003 	orr.w	r0, r0, r3
 80084ba:	4629      	mov	r1, r5
 80084bc:	bd30      	pop	{r4, r5, pc}
 80084be:	fa21 f004 	lsr.w	r0, r1, r4
 80084c2:	4629      	mov	r1, r5
 80084c4:	bd30      	pop	{r4, r5, pc}
 80084c6:	f094 0f00 	teq	r4, #0
 80084ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80084ce:	bf06      	itte	eq
 80084d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80084d4:	3401      	addeq	r4, #1
 80084d6:	3d01      	subne	r5, #1
 80084d8:	e74e      	b.n	8008378 <__adddf3+0x8c>
 80084da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80084de:	bf18      	it	ne
 80084e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80084e4:	d029      	beq.n	800853a <__adddf3+0x24e>
 80084e6:	ea94 0f05 	teq	r4, r5
 80084ea:	bf08      	it	eq
 80084ec:	ea90 0f02 	teqeq	r0, r2
 80084f0:	d005      	beq.n	80084fe <__adddf3+0x212>
 80084f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80084f6:	bf04      	itt	eq
 80084f8:	4619      	moveq	r1, r3
 80084fa:	4610      	moveq	r0, r2
 80084fc:	bd30      	pop	{r4, r5, pc}
 80084fe:	ea91 0f03 	teq	r1, r3
 8008502:	bf1e      	ittt	ne
 8008504:	2100      	movne	r1, #0
 8008506:	2000      	movne	r0, #0
 8008508:	bd30      	popne	{r4, r5, pc}
 800850a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800850e:	d105      	bne.n	800851c <__adddf3+0x230>
 8008510:	0040      	lsls	r0, r0, #1
 8008512:	4149      	adcs	r1, r1
 8008514:	bf28      	it	cs
 8008516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800851a:	bd30      	pop	{r4, r5, pc}
 800851c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8008520:	bf3c      	itt	cc
 8008522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8008526:	bd30      	popcc	{r4, r5, pc}
 8008528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800852c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8008530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008534:	f04f 0000 	mov.w	r0, #0
 8008538:	bd30      	pop	{r4, r5, pc}
 800853a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800853e:	bf1a      	itte	ne
 8008540:	4619      	movne	r1, r3
 8008542:	4610      	movne	r0, r2
 8008544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008548:	bf1c      	itt	ne
 800854a:	460b      	movne	r3, r1
 800854c:	4602      	movne	r2, r0
 800854e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008552:	bf06      	itte	eq
 8008554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008558:	ea91 0f03 	teqeq	r1, r3
 800855c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8008560:	bd30      	pop	{r4, r5, pc}
 8008562:	bf00      	nop

08008564 <__aeabi_ui2d>:
 8008564:	f090 0f00 	teq	r0, #0
 8008568:	bf04      	itt	eq
 800856a:	2100      	moveq	r1, #0
 800856c:	4770      	bxeq	lr
 800856e:	b530      	push	{r4, r5, lr}
 8008570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008578:	f04f 0500 	mov.w	r5, #0
 800857c:	f04f 0100 	mov.w	r1, #0
 8008580:	e750      	b.n	8008424 <__adddf3+0x138>
 8008582:	bf00      	nop

08008584 <__aeabi_i2d>:
 8008584:	f090 0f00 	teq	r0, #0
 8008588:	bf04      	itt	eq
 800858a:	2100      	moveq	r1, #0
 800858c:	4770      	bxeq	lr
 800858e:	b530      	push	{r4, r5, lr}
 8008590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8008598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800859c:	bf48      	it	mi
 800859e:	4240      	negmi	r0, r0
 80085a0:	f04f 0100 	mov.w	r1, #0
 80085a4:	e73e      	b.n	8008424 <__adddf3+0x138>
 80085a6:	bf00      	nop

080085a8 <__aeabi_f2d>:
 80085a8:	0042      	lsls	r2, r0, #1
 80085aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80085ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80085b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80085b6:	bf1f      	itttt	ne
 80085b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80085bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80085c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80085c4:	4770      	bxne	lr
 80085c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80085ca:	bf08      	it	eq
 80085cc:	4770      	bxeq	lr
 80085ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80085d2:	bf04      	itt	eq
 80085d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80085d8:	4770      	bxeq	lr
 80085da:	b530      	push	{r4, r5, lr}
 80085dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80085e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80085e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80085e8:	e71c      	b.n	8008424 <__adddf3+0x138>
 80085ea:	bf00      	nop

080085ec <__aeabi_ul2d>:
 80085ec:	ea50 0201 	orrs.w	r2, r0, r1
 80085f0:	bf08      	it	eq
 80085f2:	4770      	bxeq	lr
 80085f4:	b530      	push	{r4, r5, lr}
 80085f6:	f04f 0500 	mov.w	r5, #0
 80085fa:	e00a      	b.n	8008612 <__aeabi_l2d+0x16>

080085fc <__aeabi_l2d>:
 80085fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008600:	bf08      	it	eq
 8008602:	4770      	bxeq	lr
 8008604:	b530      	push	{r4, r5, lr}
 8008606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800860a:	d502      	bpl.n	8008612 <__aeabi_l2d+0x16>
 800860c:	4240      	negs	r0, r0
 800860e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800861a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800861e:	f43f aed8 	beq.w	80083d2 <__adddf3+0xe6>
 8008622:	f04f 0203 	mov.w	r2, #3
 8008626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800862a:	bf18      	it	ne
 800862c:	3203      	addne	r2, #3
 800862e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008632:	bf18      	it	ne
 8008634:	3203      	addne	r2, #3
 8008636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800863a:	f1c2 0320 	rsb	r3, r2, #32
 800863e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008642:	fa20 f002 	lsr.w	r0, r0, r2
 8008646:	fa01 fe03 	lsl.w	lr, r1, r3
 800864a:	ea40 000e 	orr.w	r0, r0, lr
 800864e:	fa21 f102 	lsr.w	r1, r1, r2
 8008652:	4414      	add	r4, r2
 8008654:	e6bd      	b.n	80083d2 <__adddf3+0xe6>
 8008656:	bf00      	nop

08008658 <__aeabi_dmul>:
 8008658:	b570      	push	{r4, r5, r6, lr}
 800865a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800865e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8008662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008666:	bf1d      	ittte	ne
 8008668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800866c:	ea94 0f0c 	teqne	r4, ip
 8008670:	ea95 0f0c 	teqne	r5, ip
 8008674:	f000 f8de 	bleq	8008834 <__aeabi_dmul+0x1dc>
 8008678:	442c      	add	r4, r5
 800867a:	ea81 0603 	eor.w	r6, r1, r3
 800867e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800868a:	bf18      	it	ne
 800868c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008698:	d038      	beq.n	800870c <__aeabi_dmul+0xb4>
 800869a:	fba0 ce02 	umull	ip, lr, r0, r2
 800869e:	f04f 0500 	mov.w	r5, #0
 80086a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80086a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80086aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80086ae:	f04f 0600 	mov.w	r6, #0
 80086b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80086b6:	f09c 0f00 	teq	ip, #0
 80086ba:	bf18      	it	ne
 80086bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80086c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80086c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80086c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80086cc:	d204      	bcs.n	80086d8 <__aeabi_dmul+0x80>
 80086ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80086d2:	416d      	adcs	r5, r5
 80086d4:	eb46 0606 	adc.w	r6, r6, r6
 80086d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80086dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80086e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80086e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80086e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80086ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80086f0:	bf88      	it	hi
 80086f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80086f6:	d81e      	bhi.n	8008736 <__aeabi_dmul+0xde>
 80086f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80086fc:	bf08      	it	eq
 80086fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008702:	f150 0000 	adcs.w	r0, r0, #0
 8008706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800870a:	bd70      	pop	{r4, r5, r6, pc}
 800870c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8008710:	ea46 0101 	orr.w	r1, r6, r1
 8008714:	ea40 0002 	orr.w	r0, r0, r2
 8008718:	ea81 0103 	eor.w	r1, r1, r3
 800871c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008720:	bfc2      	ittt	gt
 8008722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800872a:	bd70      	popgt	{r4, r5, r6, pc}
 800872c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008730:	f04f 0e00 	mov.w	lr, #0
 8008734:	3c01      	subs	r4, #1
 8008736:	f300 80ab 	bgt.w	8008890 <__aeabi_dmul+0x238>
 800873a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800873e:	bfde      	ittt	le
 8008740:	2000      	movle	r0, #0
 8008742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8008746:	bd70      	pople	{r4, r5, r6, pc}
 8008748:	f1c4 0400 	rsb	r4, r4, #0
 800874c:	3c20      	subs	r4, #32
 800874e:	da35      	bge.n	80087bc <__aeabi_dmul+0x164>
 8008750:	340c      	adds	r4, #12
 8008752:	dc1b      	bgt.n	800878c <__aeabi_dmul+0x134>
 8008754:	f104 0414 	add.w	r4, r4, #20
 8008758:	f1c4 0520 	rsb	r5, r4, #32
 800875c:	fa00 f305 	lsl.w	r3, r0, r5
 8008760:	fa20 f004 	lsr.w	r0, r0, r4
 8008764:	fa01 f205 	lsl.w	r2, r1, r5
 8008768:	ea40 0002 	orr.w	r0, r0, r2
 800876c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8008770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8008774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008778:	fa21 f604 	lsr.w	r6, r1, r4
 800877c:	eb42 0106 	adc.w	r1, r2, r6
 8008780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008784:	bf08      	it	eq
 8008786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800878a:	bd70      	pop	{r4, r5, r6, pc}
 800878c:	f1c4 040c 	rsb	r4, r4, #12
 8008790:	f1c4 0520 	rsb	r5, r4, #32
 8008794:	fa00 f304 	lsl.w	r3, r0, r4
 8008798:	fa20 f005 	lsr.w	r0, r0, r5
 800879c:	fa01 f204 	lsl.w	r2, r1, r4
 80087a0:	ea40 0002 	orr.w	r0, r0, r2
 80087a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80087a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80087ac:	f141 0100 	adc.w	r1, r1, #0
 80087b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80087b4:	bf08      	it	eq
 80087b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80087ba:	bd70      	pop	{r4, r5, r6, pc}
 80087bc:	f1c4 0520 	rsb	r5, r4, #32
 80087c0:	fa00 f205 	lsl.w	r2, r0, r5
 80087c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80087c8:	fa20 f304 	lsr.w	r3, r0, r4
 80087cc:	fa01 f205 	lsl.w	r2, r1, r5
 80087d0:	ea43 0302 	orr.w	r3, r3, r2
 80087d4:	fa21 f004 	lsr.w	r0, r1, r4
 80087d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80087dc:	fa21 f204 	lsr.w	r2, r1, r4
 80087e0:	ea20 0002 	bic.w	r0, r0, r2
 80087e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80087e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80087ec:	bf08      	it	eq
 80087ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80087f2:	bd70      	pop	{r4, r5, r6, pc}
 80087f4:	f094 0f00 	teq	r4, #0
 80087f8:	d10f      	bne.n	800881a <__aeabi_dmul+0x1c2>
 80087fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80087fe:	0040      	lsls	r0, r0, #1
 8008800:	eb41 0101 	adc.w	r1, r1, r1
 8008804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8008808:	bf08      	it	eq
 800880a:	3c01      	subeq	r4, #1
 800880c:	d0f7      	beq.n	80087fe <__aeabi_dmul+0x1a6>
 800880e:	ea41 0106 	orr.w	r1, r1, r6
 8008812:	f095 0f00 	teq	r5, #0
 8008816:	bf18      	it	ne
 8008818:	4770      	bxne	lr
 800881a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800881e:	0052      	lsls	r2, r2, #1
 8008820:	eb43 0303 	adc.w	r3, r3, r3
 8008824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8008828:	bf08      	it	eq
 800882a:	3d01      	subeq	r5, #1
 800882c:	d0f7      	beq.n	800881e <__aeabi_dmul+0x1c6>
 800882e:	ea43 0306 	orr.w	r3, r3, r6
 8008832:	4770      	bx	lr
 8008834:	ea94 0f0c 	teq	r4, ip
 8008838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800883c:	bf18      	it	ne
 800883e:	ea95 0f0c 	teqne	r5, ip
 8008842:	d00c      	beq.n	800885e <__aeabi_dmul+0x206>
 8008844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008848:	bf18      	it	ne
 800884a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800884e:	d1d1      	bne.n	80087f4 <__aeabi_dmul+0x19c>
 8008850:	ea81 0103 	eor.w	r1, r1, r3
 8008854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008858:	f04f 0000 	mov.w	r0, #0
 800885c:	bd70      	pop	{r4, r5, r6, pc}
 800885e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008862:	bf06      	itte	eq
 8008864:	4610      	moveq	r0, r2
 8008866:	4619      	moveq	r1, r3
 8008868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800886c:	d019      	beq.n	80088a2 <__aeabi_dmul+0x24a>
 800886e:	ea94 0f0c 	teq	r4, ip
 8008872:	d102      	bne.n	800887a <__aeabi_dmul+0x222>
 8008874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008878:	d113      	bne.n	80088a2 <__aeabi_dmul+0x24a>
 800887a:	ea95 0f0c 	teq	r5, ip
 800887e:	d105      	bne.n	800888c <__aeabi_dmul+0x234>
 8008880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008884:	bf1c      	itt	ne
 8008886:	4610      	movne	r0, r2
 8008888:	4619      	movne	r1, r3
 800888a:	d10a      	bne.n	80088a2 <__aeabi_dmul+0x24a>
 800888c:	ea81 0103 	eor.w	r1, r1, r3
 8008890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8008894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8008898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800889c:	f04f 0000 	mov.w	r0, #0
 80088a0:	bd70      	pop	{r4, r5, r6, pc}
 80088a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80088a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80088aa:	bd70      	pop	{r4, r5, r6, pc}

080088ac <__aeabi_ddiv>:
 80088ac:	b570      	push	{r4, r5, r6, lr}
 80088ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80088b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80088b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80088ba:	bf1d      	ittte	ne
 80088bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80088c0:	ea94 0f0c 	teqne	r4, ip
 80088c4:	ea95 0f0c 	teqne	r5, ip
 80088c8:	f000 f8a7 	bleq	8008a1a <__aeabi_ddiv+0x16e>
 80088cc:	eba4 0405 	sub.w	r4, r4, r5
 80088d0:	ea81 0e03 	eor.w	lr, r1, r3
 80088d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80088d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80088dc:	f000 8088 	beq.w	80089f0 <__aeabi_ddiv+0x144>
 80088e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80088e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80088e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80088ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80088f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80088f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80088f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80088fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8008904:	429d      	cmp	r5, r3
 8008906:	bf08      	it	eq
 8008908:	4296      	cmpeq	r6, r2
 800890a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800890e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8008912:	d202      	bcs.n	800891a <__aeabi_ddiv+0x6e>
 8008914:	085b      	lsrs	r3, r3, #1
 8008916:	ea4f 0232 	mov.w	r2, r2, rrx
 800891a:	1ab6      	subs	r6, r6, r2
 800891c:	eb65 0503 	sbc.w	r5, r5, r3
 8008920:	085b      	lsrs	r3, r3, #1
 8008922:	ea4f 0232 	mov.w	r2, r2, rrx
 8008926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800892a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800892e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008936:	bf22      	ittt	cs
 8008938:	1ab6      	subcs	r6, r6, r2
 800893a:	4675      	movcs	r5, lr
 800893c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008940:	085b      	lsrs	r3, r3, #1
 8008942:	ea4f 0232 	mov.w	r2, r2, rrx
 8008946:	ebb6 0e02 	subs.w	lr, r6, r2
 800894a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800894e:	bf22      	ittt	cs
 8008950:	1ab6      	subcs	r6, r6, r2
 8008952:	4675      	movcs	r5, lr
 8008954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008958:	085b      	lsrs	r3, r3, #1
 800895a:	ea4f 0232 	mov.w	r2, r2, rrx
 800895e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008966:	bf22      	ittt	cs
 8008968:	1ab6      	subcs	r6, r6, r2
 800896a:	4675      	movcs	r5, lr
 800896c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008970:	085b      	lsrs	r3, r3, #1
 8008972:	ea4f 0232 	mov.w	r2, r2, rrx
 8008976:	ebb6 0e02 	subs.w	lr, r6, r2
 800897a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800897e:	bf22      	ittt	cs
 8008980:	1ab6      	subcs	r6, r6, r2
 8008982:	4675      	movcs	r5, lr
 8008984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008988:	ea55 0e06 	orrs.w	lr, r5, r6
 800898c:	d018      	beq.n	80089c0 <__aeabi_ddiv+0x114>
 800898e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8008992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8008996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800899a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800899e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80089a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80089a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80089aa:	d1c0      	bne.n	800892e <__aeabi_ddiv+0x82>
 80089ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80089b0:	d10b      	bne.n	80089ca <__aeabi_ddiv+0x11e>
 80089b2:	ea41 0100 	orr.w	r1, r1, r0
 80089b6:	f04f 0000 	mov.w	r0, #0
 80089ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80089be:	e7b6      	b.n	800892e <__aeabi_ddiv+0x82>
 80089c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80089c4:	bf04      	itt	eq
 80089c6:	4301      	orreq	r1, r0
 80089c8:	2000      	moveq	r0, #0
 80089ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80089ce:	bf88      	it	hi
 80089d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80089d4:	f63f aeaf 	bhi.w	8008736 <__aeabi_dmul+0xde>
 80089d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80089dc:	bf04      	itt	eq
 80089de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80089e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80089e6:	f150 0000 	adcs.w	r0, r0, #0
 80089ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80089ee:	bd70      	pop	{r4, r5, r6, pc}
 80089f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80089f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80089f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80089fc:	bfc2      	ittt	gt
 80089fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008a06:	bd70      	popgt	{r4, r5, r6, pc}
 8008a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008a0c:	f04f 0e00 	mov.w	lr, #0
 8008a10:	3c01      	subs	r4, #1
 8008a12:	e690      	b.n	8008736 <__aeabi_dmul+0xde>
 8008a14:	ea45 0e06 	orr.w	lr, r5, r6
 8008a18:	e68d      	b.n	8008736 <__aeabi_dmul+0xde>
 8008a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008a1e:	ea94 0f0c 	teq	r4, ip
 8008a22:	bf08      	it	eq
 8008a24:	ea95 0f0c 	teqeq	r5, ip
 8008a28:	f43f af3b 	beq.w	80088a2 <__aeabi_dmul+0x24a>
 8008a2c:	ea94 0f0c 	teq	r4, ip
 8008a30:	d10a      	bne.n	8008a48 <__aeabi_ddiv+0x19c>
 8008a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008a36:	f47f af34 	bne.w	80088a2 <__aeabi_dmul+0x24a>
 8008a3a:	ea95 0f0c 	teq	r5, ip
 8008a3e:	f47f af25 	bne.w	800888c <__aeabi_dmul+0x234>
 8008a42:	4610      	mov	r0, r2
 8008a44:	4619      	mov	r1, r3
 8008a46:	e72c      	b.n	80088a2 <__aeabi_dmul+0x24a>
 8008a48:	ea95 0f0c 	teq	r5, ip
 8008a4c:	d106      	bne.n	8008a5c <__aeabi_ddiv+0x1b0>
 8008a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008a52:	f43f aefd 	beq.w	8008850 <__aeabi_dmul+0x1f8>
 8008a56:	4610      	mov	r0, r2
 8008a58:	4619      	mov	r1, r3
 8008a5a:	e722      	b.n	80088a2 <__aeabi_dmul+0x24a>
 8008a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008a60:	bf18      	it	ne
 8008a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008a66:	f47f aec5 	bne.w	80087f4 <__aeabi_dmul+0x19c>
 8008a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008a6e:	f47f af0d 	bne.w	800888c <__aeabi_dmul+0x234>
 8008a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008a76:	f47f aeeb 	bne.w	8008850 <__aeabi_dmul+0x1f8>
 8008a7a:	e712      	b.n	80088a2 <__aeabi_dmul+0x24a>

08008a7c <__gedf2>:
 8008a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8008a80:	e006      	b.n	8008a90 <__cmpdf2+0x4>
 8008a82:	bf00      	nop

08008a84 <__ledf2>:
 8008a84:	f04f 0c01 	mov.w	ip, #1
 8008a88:	e002      	b.n	8008a90 <__cmpdf2+0x4>
 8008a8a:	bf00      	nop

08008a8c <__cmpdf2>:
 8008a8c:	f04f 0c01 	mov.w	ip, #1
 8008a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8008a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008aa0:	bf18      	it	ne
 8008aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8008aa6:	d01b      	beq.n	8008ae0 <__cmpdf2+0x54>
 8008aa8:	b001      	add	sp, #4
 8008aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008aae:	bf0c      	ite	eq
 8008ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8008ab4:	ea91 0f03 	teqne	r1, r3
 8008ab8:	bf02      	ittt	eq
 8008aba:	ea90 0f02 	teqeq	r0, r2
 8008abe:	2000      	moveq	r0, #0
 8008ac0:	4770      	bxeq	lr
 8008ac2:	f110 0f00 	cmn.w	r0, #0
 8008ac6:	ea91 0f03 	teq	r1, r3
 8008aca:	bf58      	it	pl
 8008acc:	4299      	cmppl	r1, r3
 8008ace:	bf08      	it	eq
 8008ad0:	4290      	cmpeq	r0, r2
 8008ad2:	bf2c      	ite	cs
 8008ad4:	17d8      	asrcs	r0, r3, #31
 8008ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008ada:	f040 0001 	orr.w	r0, r0, #1
 8008ade:	4770      	bx	lr
 8008ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008ae8:	d102      	bne.n	8008af0 <__cmpdf2+0x64>
 8008aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008aee:	d107      	bne.n	8008b00 <__cmpdf2+0x74>
 8008af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008af8:	d1d6      	bne.n	8008aa8 <__cmpdf2+0x1c>
 8008afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008afe:	d0d3      	beq.n	8008aa8 <__cmpdf2+0x1c>
 8008b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop

08008b08 <__aeabi_cdrcmple>:
 8008b08:	4684      	mov	ip, r0
 8008b0a:	4610      	mov	r0, r2
 8008b0c:	4662      	mov	r2, ip
 8008b0e:	468c      	mov	ip, r1
 8008b10:	4619      	mov	r1, r3
 8008b12:	4663      	mov	r3, ip
 8008b14:	e000      	b.n	8008b18 <__aeabi_cdcmpeq>
 8008b16:	bf00      	nop

08008b18 <__aeabi_cdcmpeq>:
 8008b18:	b501      	push	{r0, lr}
 8008b1a:	f7ff ffb7 	bl	8008a8c <__cmpdf2>
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	bf48      	it	mi
 8008b22:	f110 0f00 	cmnmi.w	r0, #0
 8008b26:	bd01      	pop	{r0, pc}

08008b28 <__aeabi_dcmpeq>:
 8008b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b2c:	f7ff fff4 	bl	8008b18 <__aeabi_cdcmpeq>
 8008b30:	bf0c      	ite	eq
 8008b32:	2001      	moveq	r0, #1
 8008b34:	2000      	movne	r0, #0
 8008b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b3a:	bf00      	nop

08008b3c <__aeabi_dcmplt>:
 8008b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b40:	f7ff ffea 	bl	8008b18 <__aeabi_cdcmpeq>
 8008b44:	bf34      	ite	cc
 8008b46:	2001      	movcc	r0, #1
 8008b48:	2000      	movcs	r0, #0
 8008b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b4e:	bf00      	nop

08008b50 <__aeabi_dcmple>:
 8008b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b54:	f7ff ffe0 	bl	8008b18 <__aeabi_cdcmpeq>
 8008b58:	bf94      	ite	ls
 8008b5a:	2001      	movls	r0, #1
 8008b5c:	2000      	movhi	r0, #0
 8008b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b62:	bf00      	nop

08008b64 <__aeabi_dcmpge>:
 8008b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b68:	f7ff ffce 	bl	8008b08 <__aeabi_cdrcmple>
 8008b6c:	bf94      	ite	ls
 8008b6e:	2001      	movls	r0, #1
 8008b70:	2000      	movhi	r0, #0
 8008b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b76:	bf00      	nop

08008b78 <__aeabi_dcmpgt>:
 8008b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008b7c:	f7ff ffc4 	bl	8008b08 <__aeabi_cdrcmple>
 8008b80:	bf34      	ite	cc
 8008b82:	2001      	movcc	r0, #1
 8008b84:	2000      	movcs	r0, #0
 8008b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8008b8a:	bf00      	nop

08008b8c <__aeabi_dcmpun>:
 8008b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008b94:	d102      	bne.n	8008b9c <__aeabi_dcmpun+0x10>
 8008b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008b9a:	d10a      	bne.n	8008bb2 <__aeabi_dcmpun+0x26>
 8008b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008ba4:	d102      	bne.n	8008bac <__aeabi_dcmpun+0x20>
 8008ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008baa:	d102      	bne.n	8008bb2 <__aeabi_dcmpun+0x26>
 8008bac:	f04f 0000 	mov.w	r0, #0
 8008bb0:	4770      	bx	lr
 8008bb2:	f04f 0001 	mov.w	r0, #1
 8008bb6:	4770      	bx	lr

08008bb8 <__aeabi_d2iz>:
 8008bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008bc0:	d215      	bcs.n	8008bee <__aeabi_d2iz+0x36>
 8008bc2:	d511      	bpl.n	8008be8 <__aeabi_d2iz+0x30>
 8008bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008bcc:	d912      	bls.n	8008bf4 <__aeabi_d2iz+0x3c>
 8008bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008bde:	fa23 f002 	lsr.w	r0, r3, r2
 8008be2:	bf18      	it	ne
 8008be4:	4240      	negne	r0, r0
 8008be6:	4770      	bx	lr
 8008be8:	f04f 0000 	mov.w	r0, #0
 8008bec:	4770      	bx	lr
 8008bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008bf2:	d105      	bne.n	8008c00 <__aeabi_d2iz+0x48>
 8008bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8008bf8:	bf08      	it	eq
 8008bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8008bfe:	4770      	bx	lr
 8008c00:	f04f 0000 	mov.w	r0, #0
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop

08008c08 <__aeabi_d2uiz>:
 8008c08:	004a      	lsls	r2, r1, #1
 8008c0a:	d211      	bcs.n	8008c30 <__aeabi_d2uiz+0x28>
 8008c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008c10:	d211      	bcs.n	8008c36 <__aeabi_d2uiz+0x2e>
 8008c12:	d50d      	bpl.n	8008c30 <__aeabi_d2uiz+0x28>
 8008c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008c1c:	d40e      	bmi.n	8008c3c <__aeabi_d2uiz+0x34>
 8008c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8008c2e:	4770      	bx	lr
 8008c30:	f04f 0000 	mov.w	r0, #0
 8008c34:	4770      	bx	lr
 8008c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008c3a:	d102      	bne.n	8008c42 <__aeabi_d2uiz+0x3a>
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c40:	4770      	bx	lr
 8008c42:	f04f 0000 	mov.w	r0, #0
 8008c46:	4770      	bx	lr

08008c48 <__aeabi_d2f>:
 8008c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8008c50:	bf24      	itt	cs
 8008c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8008c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8008c5a:	d90d      	bls.n	8008c78 <__aeabi_d2f+0x30>
 8008c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8008c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8008c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008c70:	bf08      	it	eq
 8008c72:	f020 0001 	biceq.w	r0, r0, #1
 8008c76:	4770      	bx	lr
 8008c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8008c7c:	d121      	bne.n	8008cc2 <__aeabi_d2f+0x7a>
 8008c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8008c82:	bfbc      	itt	lt
 8008c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8008c88:	4770      	bxlt	lr
 8008c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008c92:	f1c2 0218 	rsb	r2, r2, #24
 8008c96:	f1c2 0c20 	rsb	ip, r2, #32
 8008c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8008c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8008ca2:	bf18      	it	ne
 8008ca4:	f040 0001 	orrne.w	r0, r0, #1
 8008ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008cb4:	ea40 000c 	orr.w	r0, r0, ip
 8008cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8008cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008cc0:	e7cc      	b.n	8008c5c <__aeabi_d2f+0x14>
 8008cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008cc6:	d107      	bne.n	8008cd8 <__aeabi_d2f+0x90>
 8008cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008ccc:	bf1e      	ittt	ne
 8008cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8008cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8008cd6:	4770      	bxne	lr
 8008cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8008cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8008ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop

08008ce8 <__aeabi_uldivmod>:
 8008ce8:	b953      	cbnz	r3, 8008d00 <__aeabi_uldivmod+0x18>
 8008cea:	b94a      	cbnz	r2, 8008d00 <__aeabi_uldivmod+0x18>
 8008cec:	2900      	cmp	r1, #0
 8008cee:	bf08      	it	eq
 8008cf0:	2800      	cmpeq	r0, #0
 8008cf2:	bf1c      	itt	ne
 8008cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8008cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8008cfc:	f000 b9be 	b.w	800907c <__aeabi_idiv0>
 8008d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8008d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008d08:	f000 f83c 	bl	8008d84 <__udivmoddi4>
 8008d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d14:	b004      	add	sp, #16
 8008d16:	4770      	bx	lr

08008d18 <__aeabi_d2lz>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4604      	mov	r4, r0
 8008d20:	460d      	mov	r5, r1
 8008d22:	f7ff ff0b 	bl	8008b3c <__aeabi_dcmplt>
 8008d26:	b928      	cbnz	r0, 8008d34 <__aeabi_d2lz+0x1c>
 8008d28:	4620      	mov	r0, r4
 8008d2a:	4629      	mov	r1, r5
 8008d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d30:	f000 b80a 	b.w	8008d48 <__aeabi_d2ulz>
 8008d34:	4620      	mov	r0, r4
 8008d36:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8008d3a:	f000 f805 	bl	8008d48 <__aeabi_d2ulz>
 8008d3e:	4240      	negs	r0, r0
 8008d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008d44:	bd38      	pop	{r3, r4, r5, pc}
 8008d46:	bf00      	nop

08008d48 <__aeabi_d2ulz>:
 8008d48:	b5d0      	push	{r4, r6, r7, lr}
 8008d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d7c <__aeabi_d2ulz+0x34>)
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	4606      	mov	r6, r0
 8008d50:	460f      	mov	r7, r1
 8008d52:	f7ff fc81 	bl	8008658 <__aeabi_dmul>
 8008d56:	f7ff ff57 	bl	8008c08 <__aeabi_d2uiz>
 8008d5a:	4604      	mov	r4, r0
 8008d5c:	f7ff fc02 	bl	8008564 <__aeabi_ui2d>
 8008d60:	4b07      	ldr	r3, [pc, #28]	@ (8008d80 <__aeabi_d2ulz+0x38>)
 8008d62:	2200      	movs	r2, #0
 8008d64:	f7ff fc78 	bl	8008658 <__aeabi_dmul>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	4630      	mov	r0, r6
 8008d6e:	4639      	mov	r1, r7
 8008d70:	f7ff faba 	bl	80082e8 <__aeabi_dsub>
 8008d74:	f7ff ff48 	bl	8008c08 <__aeabi_d2uiz>
 8008d78:	4621      	mov	r1, r4
 8008d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8008d7c:	3df00000 	.word	0x3df00000
 8008d80:	41f00000 	.word	0x41f00000

08008d84 <__udivmoddi4>:
 8008d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d88:	9d08      	ldr	r5, [sp, #32]
 8008d8a:	468e      	mov	lr, r1
 8008d8c:	4604      	mov	r4, r0
 8008d8e:	4688      	mov	r8, r1
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d14a      	bne.n	8008e2a <__udivmoddi4+0xa6>
 8008d94:	428a      	cmp	r2, r1
 8008d96:	4617      	mov	r7, r2
 8008d98:	d962      	bls.n	8008e60 <__udivmoddi4+0xdc>
 8008d9a:	fab2 f682 	clz	r6, r2
 8008d9e:	b14e      	cbz	r6, 8008db4 <__udivmoddi4+0x30>
 8008da0:	f1c6 0320 	rsb	r3, r6, #32
 8008da4:	fa01 f806 	lsl.w	r8, r1, r6
 8008da8:	fa20 f303 	lsr.w	r3, r0, r3
 8008dac:	40b7      	lsls	r7, r6
 8008dae:	ea43 0808 	orr.w	r8, r3, r8
 8008db2:	40b4      	lsls	r4, r6
 8008db4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008db8:	fa1f fc87 	uxth.w	ip, r7
 8008dbc:	fbb8 f1fe 	udiv	r1, r8, lr
 8008dc0:	0c23      	lsrs	r3, r4, #16
 8008dc2:	fb0e 8811 	mls	r8, lr, r1, r8
 8008dc6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008dca:	fb01 f20c 	mul.w	r2, r1, ip
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d909      	bls.n	8008de6 <__udivmoddi4+0x62>
 8008dd2:	18fb      	adds	r3, r7, r3
 8008dd4:	f101 30ff 	add.w	r0, r1, #4294967295
 8008dd8:	f080 80ea 	bcs.w	8008fb0 <__udivmoddi4+0x22c>
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	f240 80e7 	bls.w	8008fb0 <__udivmoddi4+0x22c>
 8008de2:	3902      	subs	r1, #2
 8008de4:	443b      	add	r3, r7
 8008de6:	1a9a      	subs	r2, r3, r2
 8008de8:	b2a3      	uxth	r3, r4
 8008dea:	fbb2 f0fe 	udiv	r0, r2, lr
 8008dee:	fb0e 2210 	mls	r2, lr, r0, r2
 8008df2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008df6:	fb00 fc0c 	mul.w	ip, r0, ip
 8008dfa:	459c      	cmp	ip, r3
 8008dfc:	d909      	bls.n	8008e12 <__udivmoddi4+0x8e>
 8008dfe:	18fb      	adds	r3, r7, r3
 8008e00:	f100 32ff 	add.w	r2, r0, #4294967295
 8008e04:	f080 80d6 	bcs.w	8008fb4 <__udivmoddi4+0x230>
 8008e08:	459c      	cmp	ip, r3
 8008e0a:	f240 80d3 	bls.w	8008fb4 <__udivmoddi4+0x230>
 8008e0e:	443b      	add	r3, r7
 8008e10:	3802      	subs	r0, #2
 8008e12:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008e16:	eba3 030c 	sub.w	r3, r3, ip
 8008e1a:	2100      	movs	r1, #0
 8008e1c:	b11d      	cbz	r5, 8008e26 <__udivmoddi4+0xa2>
 8008e1e:	40f3      	lsrs	r3, r6
 8008e20:	2200      	movs	r2, #0
 8008e22:	e9c5 3200 	strd	r3, r2, [r5]
 8008e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e2a:	428b      	cmp	r3, r1
 8008e2c:	d905      	bls.n	8008e3a <__udivmoddi4+0xb6>
 8008e2e:	b10d      	cbz	r5, 8008e34 <__udivmoddi4+0xb0>
 8008e30:	e9c5 0100 	strd	r0, r1, [r5]
 8008e34:	2100      	movs	r1, #0
 8008e36:	4608      	mov	r0, r1
 8008e38:	e7f5      	b.n	8008e26 <__udivmoddi4+0xa2>
 8008e3a:	fab3 f183 	clz	r1, r3
 8008e3e:	2900      	cmp	r1, #0
 8008e40:	d146      	bne.n	8008ed0 <__udivmoddi4+0x14c>
 8008e42:	4573      	cmp	r3, lr
 8008e44:	d302      	bcc.n	8008e4c <__udivmoddi4+0xc8>
 8008e46:	4282      	cmp	r2, r0
 8008e48:	f200 8105 	bhi.w	8009056 <__udivmoddi4+0x2d2>
 8008e4c:	1a84      	subs	r4, r0, r2
 8008e4e:	eb6e 0203 	sbc.w	r2, lr, r3
 8008e52:	2001      	movs	r0, #1
 8008e54:	4690      	mov	r8, r2
 8008e56:	2d00      	cmp	r5, #0
 8008e58:	d0e5      	beq.n	8008e26 <__udivmoddi4+0xa2>
 8008e5a:	e9c5 4800 	strd	r4, r8, [r5]
 8008e5e:	e7e2      	b.n	8008e26 <__udivmoddi4+0xa2>
 8008e60:	2a00      	cmp	r2, #0
 8008e62:	f000 8090 	beq.w	8008f86 <__udivmoddi4+0x202>
 8008e66:	fab2 f682 	clz	r6, r2
 8008e6a:	2e00      	cmp	r6, #0
 8008e6c:	f040 80a4 	bne.w	8008fb8 <__udivmoddi4+0x234>
 8008e70:	1a8a      	subs	r2, r1, r2
 8008e72:	0c03      	lsrs	r3, r0, #16
 8008e74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008e78:	b280      	uxth	r0, r0
 8008e7a:	b2bc      	uxth	r4, r7
 8008e7c:	2101      	movs	r1, #1
 8008e7e:	fbb2 fcfe 	udiv	ip, r2, lr
 8008e82:	fb0e 221c 	mls	r2, lr, ip, r2
 8008e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e8a:	fb04 f20c 	mul.w	r2, r4, ip
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d907      	bls.n	8008ea2 <__udivmoddi4+0x11e>
 8008e92:	18fb      	adds	r3, r7, r3
 8008e94:	f10c 38ff 	add.w	r8, ip, #4294967295
 8008e98:	d202      	bcs.n	8008ea0 <__udivmoddi4+0x11c>
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	f200 80e0 	bhi.w	8009060 <__udivmoddi4+0x2dc>
 8008ea0:	46c4      	mov	ip, r8
 8008ea2:	1a9b      	subs	r3, r3, r2
 8008ea4:	fbb3 f2fe 	udiv	r2, r3, lr
 8008ea8:	fb0e 3312 	mls	r3, lr, r2, r3
 8008eac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8008eb0:	fb02 f404 	mul.w	r4, r2, r4
 8008eb4:	429c      	cmp	r4, r3
 8008eb6:	d907      	bls.n	8008ec8 <__udivmoddi4+0x144>
 8008eb8:	18fb      	adds	r3, r7, r3
 8008eba:	f102 30ff 	add.w	r0, r2, #4294967295
 8008ebe:	d202      	bcs.n	8008ec6 <__udivmoddi4+0x142>
 8008ec0:	429c      	cmp	r4, r3
 8008ec2:	f200 80ca 	bhi.w	800905a <__udivmoddi4+0x2d6>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	1b1b      	subs	r3, r3, r4
 8008eca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8008ece:	e7a5      	b.n	8008e1c <__udivmoddi4+0x98>
 8008ed0:	f1c1 0620 	rsb	r6, r1, #32
 8008ed4:	408b      	lsls	r3, r1
 8008ed6:	fa22 f706 	lsr.w	r7, r2, r6
 8008eda:	431f      	orrs	r7, r3
 8008edc:	fa0e f401 	lsl.w	r4, lr, r1
 8008ee0:	fa20 f306 	lsr.w	r3, r0, r6
 8008ee4:	fa2e fe06 	lsr.w	lr, lr, r6
 8008ee8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8008eec:	4323      	orrs	r3, r4
 8008eee:	fa00 f801 	lsl.w	r8, r0, r1
 8008ef2:	fa1f fc87 	uxth.w	ip, r7
 8008ef6:	fbbe f0f9 	udiv	r0, lr, r9
 8008efa:	0c1c      	lsrs	r4, r3, #16
 8008efc:	fb09 ee10 	mls	lr, r9, r0, lr
 8008f00:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8008f04:	fb00 fe0c 	mul.w	lr, r0, ip
 8008f08:	45a6      	cmp	lr, r4
 8008f0a:	fa02 f201 	lsl.w	r2, r2, r1
 8008f0e:	d909      	bls.n	8008f24 <__udivmoddi4+0x1a0>
 8008f10:	193c      	adds	r4, r7, r4
 8008f12:	f100 3aff 	add.w	sl, r0, #4294967295
 8008f16:	f080 809c 	bcs.w	8009052 <__udivmoddi4+0x2ce>
 8008f1a:	45a6      	cmp	lr, r4
 8008f1c:	f240 8099 	bls.w	8009052 <__udivmoddi4+0x2ce>
 8008f20:	3802      	subs	r0, #2
 8008f22:	443c      	add	r4, r7
 8008f24:	eba4 040e 	sub.w	r4, r4, lr
 8008f28:	fa1f fe83 	uxth.w	lr, r3
 8008f2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8008f30:	fb09 4413 	mls	r4, r9, r3, r4
 8008f34:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8008f38:	fb03 fc0c 	mul.w	ip, r3, ip
 8008f3c:	45a4      	cmp	ip, r4
 8008f3e:	d908      	bls.n	8008f52 <__udivmoddi4+0x1ce>
 8008f40:	193c      	adds	r4, r7, r4
 8008f42:	f103 3eff 	add.w	lr, r3, #4294967295
 8008f46:	f080 8082 	bcs.w	800904e <__udivmoddi4+0x2ca>
 8008f4a:	45a4      	cmp	ip, r4
 8008f4c:	d97f      	bls.n	800904e <__udivmoddi4+0x2ca>
 8008f4e:	3b02      	subs	r3, #2
 8008f50:	443c      	add	r4, r7
 8008f52:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008f56:	eba4 040c 	sub.w	r4, r4, ip
 8008f5a:	fba0 ec02 	umull	lr, ip, r0, r2
 8008f5e:	4564      	cmp	r4, ip
 8008f60:	4673      	mov	r3, lr
 8008f62:	46e1      	mov	r9, ip
 8008f64:	d362      	bcc.n	800902c <__udivmoddi4+0x2a8>
 8008f66:	d05f      	beq.n	8009028 <__udivmoddi4+0x2a4>
 8008f68:	b15d      	cbz	r5, 8008f82 <__udivmoddi4+0x1fe>
 8008f6a:	ebb8 0203 	subs.w	r2, r8, r3
 8008f6e:	eb64 0409 	sbc.w	r4, r4, r9
 8008f72:	fa04 f606 	lsl.w	r6, r4, r6
 8008f76:	fa22 f301 	lsr.w	r3, r2, r1
 8008f7a:	431e      	orrs	r6, r3
 8008f7c:	40cc      	lsrs	r4, r1
 8008f7e:	e9c5 6400 	strd	r6, r4, [r5]
 8008f82:	2100      	movs	r1, #0
 8008f84:	e74f      	b.n	8008e26 <__udivmoddi4+0xa2>
 8008f86:	fbb1 fcf2 	udiv	ip, r1, r2
 8008f8a:	0c01      	lsrs	r1, r0, #16
 8008f8c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8008f90:	b280      	uxth	r0, r0
 8008f92:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8008f96:	463b      	mov	r3, r7
 8008f98:	4638      	mov	r0, r7
 8008f9a:	463c      	mov	r4, r7
 8008f9c:	46b8      	mov	r8, r7
 8008f9e:	46be      	mov	lr, r7
 8008fa0:	2620      	movs	r6, #32
 8008fa2:	fbb1 f1f7 	udiv	r1, r1, r7
 8008fa6:	eba2 0208 	sub.w	r2, r2, r8
 8008faa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8008fae:	e766      	b.n	8008e7e <__udivmoddi4+0xfa>
 8008fb0:	4601      	mov	r1, r0
 8008fb2:	e718      	b.n	8008de6 <__udivmoddi4+0x62>
 8008fb4:	4610      	mov	r0, r2
 8008fb6:	e72c      	b.n	8008e12 <__udivmoddi4+0x8e>
 8008fb8:	f1c6 0220 	rsb	r2, r6, #32
 8008fbc:	fa2e f302 	lsr.w	r3, lr, r2
 8008fc0:	40b7      	lsls	r7, r6
 8008fc2:	40b1      	lsls	r1, r6
 8008fc4:	fa20 f202 	lsr.w	r2, r0, r2
 8008fc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008fcc:	430a      	orrs	r2, r1
 8008fce:	fbb3 f8fe 	udiv	r8, r3, lr
 8008fd2:	b2bc      	uxth	r4, r7
 8008fd4:	fb0e 3318 	mls	r3, lr, r8, r3
 8008fd8:	0c11      	lsrs	r1, r2, #16
 8008fda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008fde:	fb08 f904 	mul.w	r9, r8, r4
 8008fe2:	40b0      	lsls	r0, r6
 8008fe4:	4589      	cmp	r9, r1
 8008fe6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8008fea:	b280      	uxth	r0, r0
 8008fec:	d93e      	bls.n	800906c <__udivmoddi4+0x2e8>
 8008fee:	1879      	adds	r1, r7, r1
 8008ff0:	f108 3cff 	add.w	ip, r8, #4294967295
 8008ff4:	d201      	bcs.n	8008ffa <__udivmoddi4+0x276>
 8008ff6:	4589      	cmp	r9, r1
 8008ff8:	d81f      	bhi.n	800903a <__udivmoddi4+0x2b6>
 8008ffa:	eba1 0109 	sub.w	r1, r1, r9
 8008ffe:	fbb1 f9fe 	udiv	r9, r1, lr
 8009002:	fb09 f804 	mul.w	r8, r9, r4
 8009006:	fb0e 1119 	mls	r1, lr, r9, r1
 800900a:	b292      	uxth	r2, r2
 800900c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009010:	4542      	cmp	r2, r8
 8009012:	d229      	bcs.n	8009068 <__udivmoddi4+0x2e4>
 8009014:	18ba      	adds	r2, r7, r2
 8009016:	f109 31ff 	add.w	r1, r9, #4294967295
 800901a:	d2c4      	bcs.n	8008fa6 <__udivmoddi4+0x222>
 800901c:	4542      	cmp	r2, r8
 800901e:	d2c2      	bcs.n	8008fa6 <__udivmoddi4+0x222>
 8009020:	f1a9 0102 	sub.w	r1, r9, #2
 8009024:	443a      	add	r2, r7
 8009026:	e7be      	b.n	8008fa6 <__udivmoddi4+0x222>
 8009028:	45f0      	cmp	r8, lr
 800902a:	d29d      	bcs.n	8008f68 <__udivmoddi4+0x1e4>
 800902c:	ebbe 0302 	subs.w	r3, lr, r2
 8009030:	eb6c 0c07 	sbc.w	ip, ip, r7
 8009034:	3801      	subs	r0, #1
 8009036:	46e1      	mov	r9, ip
 8009038:	e796      	b.n	8008f68 <__udivmoddi4+0x1e4>
 800903a:	eba7 0909 	sub.w	r9, r7, r9
 800903e:	4449      	add	r1, r9
 8009040:	f1a8 0c02 	sub.w	ip, r8, #2
 8009044:	fbb1 f9fe 	udiv	r9, r1, lr
 8009048:	fb09 f804 	mul.w	r8, r9, r4
 800904c:	e7db      	b.n	8009006 <__udivmoddi4+0x282>
 800904e:	4673      	mov	r3, lr
 8009050:	e77f      	b.n	8008f52 <__udivmoddi4+0x1ce>
 8009052:	4650      	mov	r0, sl
 8009054:	e766      	b.n	8008f24 <__udivmoddi4+0x1a0>
 8009056:	4608      	mov	r0, r1
 8009058:	e6fd      	b.n	8008e56 <__udivmoddi4+0xd2>
 800905a:	443b      	add	r3, r7
 800905c:	3a02      	subs	r2, #2
 800905e:	e733      	b.n	8008ec8 <__udivmoddi4+0x144>
 8009060:	f1ac 0c02 	sub.w	ip, ip, #2
 8009064:	443b      	add	r3, r7
 8009066:	e71c      	b.n	8008ea2 <__udivmoddi4+0x11e>
 8009068:	4649      	mov	r1, r9
 800906a:	e79c      	b.n	8008fa6 <__udivmoddi4+0x222>
 800906c:	eba1 0109 	sub.w	r1, r1, r9
 8009070:	46c4      	mov	ip, r8
 8009072:	fbb1 f9fe 	udiv	r9, r1, lr
 8009076:	fb09 f804 	mul.w	r8, r9, r4
 800907a:	e7c4      	b.n	8009006 <__udivmoddi4+0x282>

0800907c <__aeabi_idiv0>:
 800907c:	4770      	bx	lr
 800907e:	bf00      	nop

08009080 <Read_Average_Frequency>:
    	   return average; // Return the computed average frequency

    }
*/
uint32_t Read_Average_Frequency(void)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	af00      	add	r7, sp, #0
    // For now just a single read, add averaging/filter as needed
    return read_frequency_tim3();
 8009084:	f000 f804 	bl	8009090 <read_frequency_tim3>
 8009088:	4603      	mov	r3, r0
}
 800908a:	4618      	mov	r0, r3
 800908c:	bd80      	pop	{r7, pc}
	...

08009090 <read_frequency_tim3>:
// --- Frequency reading function using TIM3 external clock ---
uint32_t read_frequency_tim3(void)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b08a      	sub	sp, #40	@ 0x28
 8009094:	af00      	add	r7, sp, #0
    uint32_t start_cnt, end_cnt, start_ovf, end_ovf;
    uint32_t count_diff, ovf_diff, pulses_measured;
    uint32_t freq;
    uint32_t start_time = HAL_GetTick();
 8009096:	f006 f81d 	bl	800f0d4 <HAL_GetTick>
 800909a:	61f8      	str	r0, [r7, #28]

    __HAL_TIM_SET_COUNTER(&htim3, 0);
 800909c:	4b27      	ldr	r3, [pc, #156]	@ (800913c <read_frequency_tim3+0xac>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2200      	movs	r2, #0
 80090a2:	625a      	str	r2, [r3, #36]	@ 0x24
    tim3_overflow = 0;
 80090a4:	4b26      	ldr	r3, [pc, #152]	@ (8009140 <read_frequency_tim3+0xb0>)
 80090a6:	2200      	movs	r2, #0
 80090a8:	601a      	str	r2, [r3, #0]

    HAL_TIM_Base_Start_IT(&htim3);
 80090aa:	4824      	ldr	r0, [pc, #144]	@ (800913c <read_frequency_tim3+0xac>)
 80090ac:	f008 fc36 	bl	801191c <HAL_TIM_Base_Start_IT>
    start_cnt = __HAL_TIM_GET_COUNTER(&htim3);
 80090b0:	4b22      	ldr	r3, [pc, #136]	@ (800913c <read_frequency_tim3+0xac>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b6:	61bb      	str	r3, [r7, #24]
    start_ovf = tim3_overflow;
 80090b8:	4b21      	ldr	r3, [pc, #132]	@ (8009140 <read_frequency_tim3+0xb0>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	617b      	str	r3, [r7, #20]

    // Non-blocking wait loop for gate time
    while ((HAL_GetTick() - start_time) < GATE_TIME_MS)
 80090be:	bf00      	nop
 80090c0:	f006 f808 	bl	800f0d4 <HAL_GetTick>
 80090c4:	4602      	mov	r2, r0
 80090c6:	69fb      	ldr	r3, [r7, #28]
 80090c8:	1ad3      	subs	r3, r2, r3
 80090ca:	2b09      	cmp	r3, #9
 80090cc:	d9f8      	bls.n	80090c0 <read_frequency_tim3+0x30>
    {
        // MCU can do other tasks here
    }

    end_cnt = __HAL_TIM_GET_COUNTER(&htim3);
 80090ce:	4b1b      	ldr	r3, [pc, #108]	@ (800913c <read_frequency_tim3+0xac>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090d4:	613b      	str	r3, [r7, #16]
    end_ovf = tim3_overflow;
 80090d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009140 <read_frequency_tim3+0xb0>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	60fb      	str	r3, [r7, #12]

    HAL_TIM_Base_Stop_IT(&htim3);
 80090dc:	4817      	ldr	r0, [pc, #92]	@ (800913c <read_frequency_tim3+0xac>)
 80090de:	f008 fc8d 	bl	80119fc <HAL_TIM_Base_Stop_IT>

    ovf_diff = end_ovf - start_ovf;
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	1ad3      	subs	r3, r2, r3
 80090e8:	623b      	str	r3, [r7, #32]

    if (end_cnt >= start_cnt)
 80090ea:	693a      	ldr	r2, [r7, #16]
 80090ec:	69bb      	ldr	r3, [r7, #24]
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d304      	bcc.n	80090fc <read_frequency_tim3+0x6c>
        count_diff = end_cnt - start_cnt;
 80090f2:	693a      	ldr	r2, [r7, #16]
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	1ad3      	subs	r3, r2, r3
 80090f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80090fa:	e00b      	b.n	8009114 <read_frequency_tim3+0x84>
    else
    {
        count_diff = (65536 - start_cnt) + end_cnt;
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	1ad3      	subs	r3, r2, r3
 8009102:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8009106:	627b      	str	r3, [r7, #36]	@ 0x24
        if (ovf_diff > 0) ovf_diff--;
 8009108:	6a3b      	ldr	r3, [r7, #32]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d002      	beq.n	8009114 <read_frequency_tim3+0x84>
 800910e:	6a3b      	ldr	r3, [r7, #32]
 8009110:	3b01      	subs	r3, #1
 8009112:	623b      	str	r3, [r7, #32]
    }

    pulses_measured = (ovf_diff * 65536U) + count_diff;
 8009114:	6a3b      	ldr	r3, [r7, #32]
 8009116:	041b      	lsls	r3, r3, #16
 8009118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800911a:	4413      	add	r3, r2
 800911c:	60bb      	str	r3, [r7, #8]

    freq = (pulses_measured * 1000U) / GATE_TIME_MS;
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009124:	fb02 f303 	mul.w	r3, r2, r3
 8009128:	4a06      	ldr	r2, [pc, #24]	@ (8009144 <read_frequency_tim3+0xb4>)
 800912a:	fba2 2303 	umull	r2, r3, r2, r3
 800912e:	08db      	lsrs	r3, r3, #3
 8009130:	607b      	str	r3, [r7, #4]
    return freq;
 8009132:	687b      	ldr	r3, [r7, #4]
}
 8009134:	4618      	mov	r0, r3
 8009136:	3728      	adds	r7, #40	@ 0x28
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	200005d8 	.word	0x200005d8
 8009140:	200005d4 	.word	0x200005d4
 8009144:	cccccccd 	.word	0xcccccccd

08009148 <Move_And_Monitor_Frequency>:




void Move_And_Monitor_Frequency(uint32_t Maximum_Distance)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b0ae      	sub	sp, #184	@ 0xb8
 800914c:	af02      	add	r7, sp, #8
 800914e:	6078      	str	r0, [r7, #4]
    char msg[128];
    int32_t freq_diff = 0;
 8009150:	2300      	movs	r3, #0
 8009152:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    // Reset and start probe motor
    pulse_count = 0;
 8009156:	4b60      	ldr	r3, [pc, #384]	@ (80092d8 <Move_And_Monitor_Frequency+0x190>)
 8009158:	2200      	movs	r2, #0
 800915a:	601a      	str	r2, [r3, #0]
    Probe_Motor_Dir_Clk;
 800915c:	2201      	movs	r2, #1
 800915e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009162:	485e      	ldr	r0, [pc, #376]	@ (80092dc <Move_And_Monitor_Frequency+0x194>)
 8009164:	f006 fc2a 	bl	800f9bc <HAL_GPIO_WritePin>
    Probe_Motor_En;
 8009168:	2200      	movs	r2, #0
 800916a:	2102      	movs	r1, #2
 800916c:	485c      	ldr	r0, [pc, #368]	@ (80092e0 <Move_And_Monitor_Frequency+0x198>)
 800916e:	f006 fc25 	bl	800f9bc <HAL_GPIO_WritePin>
    Start_PWM(PROBE_TIMER, PROBE_TIMER_CHANNEL,
 8009172:	2300      	movs	r3, #0
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	2332      	movs	r3, #50	@ 0x32
 8009178:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800917c:	2100      	movs	r1, #0
 800917e:	4859      	ldr	r0, [pc, #356]	@ (80092e4 <Move_And_Monitor_Frequency+0x19c>)
 8009180:	f005 fb0c 	bl	800e79c <Start_PWM>
              Z_Probe_motor_speed_Frq_Check, 50, 0);

    // Timing tracker
    uint32_t last_sample_time = HAL_GetTick();
 8009184:	f005 ffa6 	bl	800f0d4 <HAL_GetTick>
 8009188:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

    // Frequency variables
    uint32_t avg_freq            = 0;
 800918c:	2300      	movs	r3, #0
 800918e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    uint32_t prev_freq           = Read_Average_Frequency();
 8009192:	f7ff ff75 	bl	8009080 <Read_Average_Frequency>
 8009196:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
    uint8_t  consecutive_breaches = 0;
 800919a:	2300      	movs	r3, #0
 800919c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

    // Buffers for storing frequencies and deltas at each sample
    uint32_t *freq_log = malloc(MAX_STORE_ENTRIES * sizeof(uint32_t));
 80091a0:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80091a4:	f00a fe7e 	bl	8013ea4 <malloc>
 80091a8:	4603      	mov	r3, r0
 80091aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    int32_t  *diff_log = malloc(MAX_STORE_ENTRIES * sizeof(int32_t));
 80091ae:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80091b2:	f00a fe77 	bl	8013ea4 <malloc>
 80091b6:	4603      	mov	r3, r0
 80091b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    uint32_t store_index = 0;
 80091bc:	2300      	movs	r3, #0
 80091be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    while (pulse_count < Maximum_Distance)
 80091c2:	e06d      	b.n	80092a0 <Move_And_Monitor_Frequency+0x158>
    {
        // External error check
        if (strcmp(Error, "00") != 0)
 80091c4:	4b48      	ldr	r3, [pc, #288]	@ (80092e8 <Move_And_Monitor_Frequency+0x1a0>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4948      	ldr	r1, [pc, #288]	@ (80092ec <Move_And_Monitor_Frequency+0x1a4>)
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7ff f820 	bl	8008210 <strcmp>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d002      	beq.n	80091dc <Move_And_Monitor_Frequency+0x94>
        {
            Stop_Z_Probe_Motor();
 80091d6:	f000 fa9b 	bl	8009710 <Stop_Z_Probe_Motor>
   //        Probe_Motor_Dis;
  //          DEBUG_PRINT("Error reported, stopping.\r\n");
            break;
 80091da:	e066      	b.n	80092aa <Move_And_Monitor_Frequency+0x162>
        }

        uint32_t now = HAL_GetTick();
 80091dc:	f005 ff7a 	bl	800f0d4 <HAL_GetTick>
 80091e0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

        // Perform sampling and logging every SAMPLE_INTERVAL_MS
        if ((now - last_sample_time) >= SAMPLE_INTERVAL_MS)
 80091e4:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80091e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091ec:	1ad3      	subs	r3, r2, r3
 80091ee:	2b07      	cmp	r3, #7
 80091f0:	d956      	bls.n	80092a0 <Move_And_Monitor_Frequency+0x158>
        {
            last_sample_time = now;
 80091f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

            // Read current frequency
            avg_freq = Read_Average_Frequency();
 80091fa:	f7ff ff41 	bl	8009080 <Read_Average_Frequency>
 80091fe:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
            freq_diff = (int32_t)avg_freq - (int32_t)prev_freq;
 8009202:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009206:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

            // Log frequency and diff
            if (store_index < MAX_STORE_ENTRIES)
 8009210:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009214:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009218:	d216      	bcs.n	8009248 <Move_And_Monitor_Frequency+0x100>
            {
                freq_log[store_index] = avg_freq;
 800921a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009224:	4413      	add	r3, r2
 8009226:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800922a:	601a      	str	r2, [r3, #0]
                diff_log[store_index] = freq_diff;
 800922c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8009236:	4413      	add	r3, r2
 8009238:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800923c:	601a      	str	r2, [r3, #0]
                store_index++;
 800923e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009242:	3301      	adds	r3, #1
 8009244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            }

            // Bubble detection: 3 consecutive breaches
            if (abs(freq_diff) > LIQUID_DETECTION_THRESHOLD)
 8009248:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800924c:	2b00      	cmp	r3, #0
 800924e:	bfb8      	it	lt
 8009250:	425b      	neglt	r3, r3
 8009252:	4a27      	ldr	r2, [pc, #156]	@ (80092f0 <Move_And_Monitor_Frequency+0x1a8>)
 8009254:	4293      	cmp	r3, r2
 8009256:	dd05      	ble.n	8009264 <Move_And_Monitor_Frequency+0x11c>
            {
                consecutive_breaches++;
 8009258:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800925c:	3301      	adds	r3, #1
 800925e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8009262:	e002      	b.n	800926a <Move_And_Monitor_Frequency+0x122>
            }
            else
            {
                consecutive_breaches = 0;
 8009264:	2300      	movs	r3, #0
 8009266:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
            }

            if (consecutive_breaches >= 3)
 800926a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800926e:	2b02      	cmp	r3, #2
 8009270:	d902      	bls.n	8009278 <Move_And_Monitor_Frequency+0x130>
            {
                Stop_Z_Probe_Motor();
 8009272:	f000 fa4d 	bl	8009710 <Stop_Z_Probe_Motor>
   //             Probe_Motor_Dis;
  //              snprintf(msg, sizeof(msg),
   //                      "fluid detected at pulse %lu\r\n", pulse_count);
  //              DEBUG_PRINT(msg);
                break;
 8009276:	e018      	b.n	80092aa <Move_And_Monitor_Frequency+0x162>
            }

            // Update prev_freq every 5 pulses
            if ((store_index % 5) == 0 && (consecutive_breaches == 0))
 8009278:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800927c:	4b1d      	ldr	r3, [pc, #116]	@ (80092f4 <Move_And_Monitor_Frequency+0x1ac>)
 800927e:	fba3 2301 	umull	r2, r3, r3, r1
 8009282:	089a      	lsrs	r2, r3, #2
 8009284:	4613      	mov	r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	4413      	add	r3, r2
 800928a:	1aca      	subs	r2, r1, r3
 800928c:	2a00      	cmp	r2, #0
 800928e:	d107      	bne.n	80092a0 <Move_And_Monitor_Frequency+0x158>
 8009290:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009294:	2b00      	cmp	r3, #0
 8009296:	d103      	bne.n	80092a0 <Move_And_Monitor_Frequency+0x158>
            {
                prev_freq = avg_freq;
 8009298:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800929c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    while (pulse_count < Maximum_Distance)
 80092a0:	4b0d      	ldr	r3, [pc, #52]	@ (80092d8 <Move_And_Monitor_Frequency+0x190>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d88c      	bhi.n	80091c4 <Move_And_Monitor_Frequency+0x7c>
            }
        }
    }

    // Ensure motor is stopped
    Stop_Z_Probe_Motor();
 80092aa:	f000 fa31 	bl	8009710 <Stop_Z_Probe_Motor>
        snprintf(msg, sizeof(msg),
                 "Log[%lu]: Freq=%lu Hz, Δf=%ld Hz\r\n",
                 i, freq_log[i], diff_log[i]);
        DEBUG_PRINT(msg);
    }*/
    if(pulse_count>=Maximum_Distance)
 80092ae:	4b0a      	ldr	r3, [pc, #40]	@ (80092d8 <Move_And_Monitor_Frequency+0x190>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d802      	bhi.n	80092be <Move_And_Monitor_Frequency+0x176>
	{
//		snprintf(msg, sizeof(msg),
//				"Max distance reached: %lu pulses, no fluid detected\r\n", pulse_count);
//		DEBUG_PRINT(msg);
    	Error="Q";
 80092b8:	4b0b      	ldr	r3, [pc, #44]	@ (80092e8 <Move_And_Monitor_Frequency+0x1a0>)
 80092ba:	4a0f      	ldr	r2, [pc, #60]	@ (80092f8 <Move_And_Monitor_Frequency+0x1b0>)
 80092bc:	601a      	str	r2, [r3, #0]
	}

    free(freq_log);
 80092be:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80092c2:	f00a fdf7 	bl	8013eb4 <free>
    free(diff_log);
 80092c6:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 80092ca:	f00a fdf3 	bl	8013eb4 <free>
}
 80092ce:	bf00      	nop
 80092d0:	37b0      	adds	r7, #176	@ 0xb0
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop
 80092d8:	200005cc 	.word	0x200005cc
 80092dc:	40020400 	.word	0x40020400
 80092e0:	40021000 	.word	0x40021000
 80092e4:	20000740 	.word	0x20000740
 80092e8:	20000014 	.word	0x20000014
 80092ec:	08018f08 	.word	0x08018f08
 80092f0:	00011170 	.word	0x00011170
 80092f4:	cccccccd 	.word	0xcccccccd
 80092f8:	08018f0c 	.word	0x08018f0c

080092fc <Start_Z_Nozzle_Motor>:
 extern char *Error;
unsigned int  Z_Nozzle_motor_speed=1000;
unsigned int  Z_Nozzle_pulses=0;

void Start_Z_Nozzle_Motor()
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af02      	add	r7, sp, #8

	 Start_PWM(NOZZLE_TIMER, NOZZLE_TIMER_CHANNEL, Z_Nozzle_motor_speed, 50, Z_Nozzle_pulses);  // 1kHz, 50% duty, 500 pulses
 8009302:	4b06      	ldr	r3, [pc, #24]	@ (800931c <Start_Z_Nozzle_Motor+0x20>)
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	4b06      	ldr	r3, [pc, #24]	@ (8009320 <Start_Z_Nozzle_Motor+0x24>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	2332      	movs	r3, #50	@ 0x32
 800930e:	2100      	movs	r1, #0
 8009310:	4804      	ldr	r0, [pc, #16]	@ (8009324 <Start_Z_Nozzle_Motor+0x28>)
 8009312:	f005 fa43 	bl	800e79c <Start_PWM>

}
 8009316:	bf00      	nop
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	20000000 	.word	0x20000000
 8009320:	200004dc 	.word	0x200004dc
 8009324:	20000740 	.word	0x20000740

08009328 <Stop_Z_Nozzle_Motor>:
void Stop_Z_Nozzle_Motor()
{
 8009328:	b580      	push	{r7, lr}
 800932a:	af00      	add	r7, sp, #0
//	Stop_PWM(NOZZLE_TIMER, NOZZLE_TIMER_CHANNEL);

	 HAL_TIM_PWM_Stop(&htim11, TIM_CHANNEL_1);
 800932c:	2100      	movs	r1, #0
 800932e:	4804      	ldr	r0, [pc, #16]	@ (8009340 <Stop_Z_Nozzle_Motor+0x18>)
 8009330:	f008 fcb4 	bl	8011c9c <HAL_TIM_PWM_Stop>
	    HAL_TIM_Base_Stop_IT(&htim11); // Stop interrupt
 8009334:	4802      	ldr	r0, [pc, #8]	@ (8009340 <Stop_Z_Nozzle_Motor+0x18>)
 8009336:	f008 fb61 	bl	80119fc <HAL_TIM_Base_Stop_IT>

}
 800933a:	bf00      	nop
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20000740 	.word	0x20000740

08009344 <Home_Z_Nozzle_Motor>:
void Home_Z_Nozzle_Motor(uint32_t Maximum_Pulses)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
	      pulse_count=0;
 800934c:	4b45      	ldr	r3, [pc, #276]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 800934e:	2200      	movs	r2, #0
 8009350:	601a      	str	r2, [r3, #0]
		  int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 8009352:	2300      	movs	r3, #0
 8009354:	60fb      	str	r3, [r7, #12]
		  Probe_Motor_Dir_Clk;
 8009356:	2201      	movs	r2, #1
 8009358:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800935c:	4842      	ldr	r0, [pc, #264]	@ (8009468 <Home_Z_Nozzle_Motor+0x124>)
 800935e:	f006 fb2d 	bl	800f9bc <HAL_GPIO_WritePin>
		  Probe_Motor_En;
 8009362:	2200      	movs	r2, #0
 8009364:	2102      	movs	r1, #2
 8009366:	4841      	ldr	r0, [pc, #260]	@ (800946c <Home_Z_Nozzle_Motor+0x128>)
 8009368:	f006 fb28 	bl	800f9bc <HAL_GPIO_WritePin>
//		 if(Sensor_Read(Z_Home_Sensor))
	//	 {
		  if(!Sensor_Read(Z_Home_Sensor))	 // If already it is at Z home do not move
 800936c:	4b40      	ldr	r3, [pc, #256]	@ (8009470 <Home_Z_Nozzle_Motor+0x12c>)
 800936e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009372:	f004 fbb1 	bl	800dad8 <Sensor_Read>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d12c      	bne.n	80093d6 <Home_Z_Nozzle_Motor+0x92>
		   {
			  Start_Z_Nozzle_Motor()  ;// 1kHz, 50% duty, 500 pulses
 800937c:	f7ff ffbe 	bl	80092fc <Start_Z_Nozzle_Motor>
			   while(pulse_count<=Maximum_Pulses )
 8009380:	e022      	b.n	80093c8 <Home_Z_Nozzle_Motor+0x84>
			   {
					if(Sensor_Read(Z_Home_Sensor)) // After 3 pulses if it is reached Z home, do not give further pusles
 8009382:	4b3b      	ldr	r3, [pc, #236]	@ (8009470 <Home_Z_Nozzle_Motor+0x12c>)
 8009384:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009388:	f004 fba6 	bl	800dad8 <Sensor_Read>
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d002      	beq.n	8009398 <Home_Z_Nozzle_Motor+0x54>
					{
						sensor_reached =1;
 8009392:	2301      	movs	r3, #1
 8009394:	60fb      	str	r3, [r7, #12]
						break;
 8009396:	e01e      	b.n	80093d6 <Home_Z_Nozzle_Motor+0x92>
					}
					else if(Sensor_Read(Z_EOT_Sensor))
 8009398:	4b36      	ldr	r3, [pc, #216]	@ (8009474 <Home_Z_Nozzle_Motor+0x130>)
 800939a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800939e:	f004 fb9b 	bl	800dad8 <Sensor_Read>
 80093a2:	4603      	mov	r3, r0
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d115      	bne.n	80093d4 <Home_Z_Nozzle_Motor+0x90>
					{
						break;
					}
					if((pulse_count==Maximum_Pulses) && (!Sensor_Read(Z_Home_Sensor)))
 80093a8:	4b2e      	ldr	r3, [pc, #184]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d10a      	bne.n	80093c8 <Home_Z_Nozzle_Motor+0x84>
 80093b2:	4b2f      	ldr	r3, [pc, #188]	@ (8009470 <Home_Z_Nozzle_Motor+0x12c>)
 80093b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093b8:	f004 fb8e 	bl	800dad8 <Sensor_Read>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d102      	bne.n	80093c8 <Home_Z_Nozzle_Motor+0x84>
		              {
		            	  Error="A";
 80093c2:	4b2d      	ldr	r3, [pc, #180]	@ (8009478 <Home_Z_Nozzle_Motor+0x134>)
 80093c4:	4a2d      	ldr	r2, [pc, #180]	@ (800947c <Home_Z_Nozzle_Motor+0x138>)
 80093c6:	601a      	str	r2, [r3, #0]
			   while(pulse_count<=Maximum_Pulses )
 80093c8:	4b26      	ldr	r3, [pc, #152]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	687a      	ldr	r2, [r7, #4]
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d2d7      	bcs.n	8009382 <Home_Z_Nozzle_Motor+0x3e>
 80093d2:	e000      	b.n	80093d6 <Home_Z_Nozzle_Motor+0x92>
						break;
 80093d4:	bf00      	nop
		              }
			   }
		  }
		  if((sensor_reached==1))
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2b01      	cmp	r3, #1
 80093da:	d13d      	bne.n	8009458 <Home_Z_Nozzle_Motor+0x114>
		  {
			  pulse_count=0;
 80093dc:	4b21      	ldr	r3, [pc, #132]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 80093de:	2200      	movs	r2, #0
 80093e0:	601a      	str	r2, [r3, #0]
			  while(pulse_count<10);
 80093e2:	bf00      	nop
 80093e4:	4b1f      	ldr	r3, [pc, #124]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	2b09      	cmp	r3, #9
 80093ea:	d9fb      	bls.n	80093e4 <Home_Z_Nozzle_Motor+0xa0>
			  while(pulse_count<100)
 80093ec:	e007      	b.n	80093fe <Home_Z_Nozzle_Motor+0xba>
				{
						  if(!Sensor_Read(Z_Home_Sensor))
 80093ee:	4b20      	ldr	r3, [pc, #128]	@ (8009470 <Home_Z_Nozzle_Motor+0x12c>)
 80093f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093f4:	f004 fb70 	bl	800dad8 <Sensor_Read>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d004      	beq.n	8009408 <Home_Z_Nozzle_Motor+0xc4>
			  while(pulse_count<100)
 80093fe:	4b19      	ldr	r3, [pc, #100]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	2b63      	cmp	r3, #99	@ 0x63
 8009404:	d9f3      	bls.n	80093ee <Home_Z_Nozzle_Motor+0xaa>
 8009406:	e000      	b.n	800940a <Home_Z_Nozzle_Motor+0xc6>
						  {
						   break;
 8009408:	bf00      	nop
						  }
				}
			  pulse_count=0;
 800940a:	4b16      	ldr	r3, [pc, #88]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 800940c:	2200      	movs	r2, #0
 800940e:	601a      	str	r2, [r3, #0]
			  Probe_Motor_Dir_AClk;
 8009410:	2200      	movs	r2, #0
 8009412:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009416:	4814      	ldr	r0, [pc, #80]	@ (8009468 <Home_Z_Nozzle_Motor+0x124>)
 8009418:	f006 fad0 	bl	800f9bc <HAL_GPIO_WritePin>
			  while(pulse_count<100)
 800941c:	e007      	b.n	800942e <Home_Z_Nozzle_Motor+0xea>
			  {
				  if(Sensor_Read(Z_Home_Sensor))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 800941e:	4b14      	ldr	r3, [pc, #80]	@ (8009470 <Home_Z_Nozzle_Motor+0x12c>)
 8009420:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009424:	f004 fb58 	bl	800dad8 <Sensor_Read>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d104      	bne.n	8009438 <Home_Z_Nozzle_Motor+0xf4>
			  while(pulse_count<100)
 800942e:	4b0d      	ldr	r3, [pc, #52]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2b63      	cmp	r3, #99	@ 0x63
 8009434:	d9f3      	bls.n	800941e <Home_Z_Nozzle_Motor+0xda>
 8009436:	e000      	b.n	800943a <Home_Z_Nozzle_Motor+0xf6>
				  if(Sensor_Read(Z_Home_Sensor))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 8009438:	bf00      	nop
			  }
			  if((pulse_count==100) && (!Sensor_Read(Z_Home_Sensor)))
 800943a:	4b0a      	ldr	r3, [pc, #40]	@ (8009464 <Home_Z_Nozzle_Motor+0x120>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2b64      	cmp	r3, #100	@ 0x64
 8009440:	d10a      	bne.n	8009458 <Home_Z_Nozzle_Motor+0x114>
 8009442:	4b0b      	ldr	r3, [pc, #44]	@ (8009470 <Home_Z_Nozzle_Motor+0x12c>)
 8009444:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009448:	f004 fb46 	bl	800dad8 <Sensor_Read>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d102      	bne.n	8009458 <Home_Z_Nozzle_Motor+0x114>
			  {
				  Error="A";
 8009452:	4b09      	ldr	r3, [pc, #36]	@ (8009478 <Home_Z_Nozzle_Motor+0x134>)
 8009454:	4a09      	ldr	r2, [pc, #36]	@ (800947c <Home_Z_Nozzle_Motor+0x138>)
 8009456:	601a      	str	r2, [r3, #0]

			  }
		  }
		  Stop_Z_Nozzle_Motor();
 8009458:	f7ff ff66 	bl	8009328 <Stop_Z_Nozzle_Motor>
//	   }
}
 800945c:	bf00      	nop
 800945e:	3710      	adds	r7, #16
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}
 8009464:	200005cc 	.word	0x200005cc
 8009468:	40020400 	.word	0x40020400
 800946c:	40021000 	.word	0x40021000
 8009470:	20000280 	.word	0x20000280
 8009474:	20000288 	.word	0x20000288
 8009478:	20000014 	.word	0x20000014
 800947c:	08018f10 	.word	0x08018f10

08009480 <Home_Z_Nozzle_Motor_Distance>:

void Home_Z_Nozzle_Motor_Distance(uint32_t Maximum_Pulses)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
	      pulse_count=0;
 8009488:	4b48      	ldr	r3, [pc, #288]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 800948a:	2200      	movs	r2, #0
 800948c:	601a      	str	r2, [r3, #0]
		  int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 800948e:	2300      	movs	r3, #0
 8009490:	60fb      	str	r3, [r7, #12]
		  Probe_Motor_Dir_Clk;
 8009492:	2201      	movs	r2, #1
 8009494:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009498:	4845      	ldr	r0, [pc, #276]	@ (80095b0 <Home_Z_Nozzle_Motor_Distance+0x130>)
 800949a:	f006 fa8f 	bl	800f9bc <HAL_GPIO_WritePin>
		  Probe_Motor_En;
 800949e:	2200      	movs	r2, #0
 80094a0:	2102      	movs	r1, #2
 80094a2:	4844      	ldr	r0, [pc, #272]	@ (80095b4 <Home_Z_Nozzle_Motor_Distance+0x134>)
 80094a4:	f006 fa8a 	bl	800f9bc <HAL_GPIO_WritePin>
//		 if(Sensor_Read(Z_Home_Sensor))
	//	 {
		  if(!Sensor_Read(Z_Home_Sensor))	 // If already it is at Z home do not move
 80094a8:	4b43      	ldr	r3, [pc, #268]	@ (80095b8 <Home_Z_Nozzle_Motor_Distance+0x138>)
 80094aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80094ae:	f004 fb13 	bl	800dad8 <Sensor_Read>
 80094b2:	4603      	mov	r3, r0
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d131      	bne.n	800951c <Home_Z_Nozzle_Motor_Distance+0x9c>
		   {
			  Start_Z_Nozzle_Motor()  ;// 1kHz, 50% duty, 500 pulses
 80094b8:	f7ff ff20 	bl	80092fc <Start_Z_Nozzle_Motor>
			   while(pulse_count<=Maximum_Pulses )
 80094bc:	e027      	b.n	800950e <Home_Z_Nozzle_Motor_Distance+0x8e>
			   {
					if(Sensor_Read(Z_Home_Sensor)) // After 3 pulses if it is reached Z home, do not give further pusles
 80094be:	4b3e      	ldr	r3, [pc, #248]	@ (80095b8 <Home_Z_Nozzle_Motor_Distance+0x138>)
 80094c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80094c4:	f004 fb08 	bl	800dad8 <Sensor_Read>
 80094c8:	4603      	mov	r3, r0
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d007      	beq.n	80094de <Home_Z_Nozzle_Motor_Distance+0x5e>
					{
						sensor_reached =1;
 80094ce:	2301      	movs	r3, #1
 80094d0:	60fb      	str	r3, [r7, #12]
						Send_Count(pulse_count);
 80094d2:	4b36      	ldr	r3, [pc, #216]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4618      	mov	r0, r3
 80094d8:	f001 fac0 	bl	800aa5c <Send_Count>
						break;
 80094dc:	e01e      	b.n	800951c <Home_Z_Nozzle_Motor_Distance+0x9c>
					}
					else if(Sensor_Read(Z_EOT_Sensor))
 80094de:	4b37      	ldr	r3, [pc, #220]	@ (80095bc <Home_Z_Nozzle_Motor_Distance+0x13c>)
 80094e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80094e4:	f004 faf8 	bl	800dad8 <Sensor_Read>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d115      	bne.n	800951a <Home_Z_Nozzle_Motor_Distance+0x9a>
					{
						break;
					}
					if((pulse_count==Maximum_Pulses) && (!Sensor_Read(Z_Home_Sensor)))
 80094ee:	4b2f      	ldr	r3, [pc, #188]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d10a      	bne.n	800950e <Home_Z_Nozzle_Motor_Distance+0x8e>
 80094f8:	4b2f      	ldr	r3, [pc, #188]	@ (80095b8 <Home_Z_Nozzle_Motor_Distance+0x138>)
 80094fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80094fe:	f004 faeb 	bl	800dad8 <Sensor_Read>
 8009502:	4603      	mov	r3, r0
 8009504:	2b00      	cmp	r3, #0
 8009506:	d102      	bne.n	800950e <Home_Z_Nozzle_Motor_Distance+0x8e>
		              {
		            	  Error="A";
 8009508:	4b2d      	ldr	r3, [pc, #180]	@ (80095c0 <Home_Z_Nozzle_Motor_Distance+0x140>)
 800950a:	4a2e      	ldr	r2, [pc, #184]	@ (80095c4 <Home_Z_Nozzle_Motor_Distance+0x144>)
 800950c:	601a      	str	r2, [r3, #0]
			   while(pulse_count<=Maximum_Pulses )
 800950e:	4b27      	ldr	r3, [pc, #156]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	429a      	cmp	r2, r3
 8009516:	d2d2      	bcs.n	80094be <Home_Z_Nozzle_Motor_Distance+0x3e>
 8009518:	e000      	b.n	800951c <Home_Z_Nozzle_Motor_Distance+0x9c>
						break;
 800951a:	bf00      	nop
		              }
			   }
		  }
		  if((sensor_reached==1))
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2b01      	cmp	r3, #1
 8009520:	d13d      	bne.n	800959e <Home_Z_Nozzle_Motor_Distance+0x11e>
		  {
			  pulse_count=0;
 8009522:	4b22      	ldr	r3, [pc, #136]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 8009524:	2200      	movs	r2, #0
 8009526:	601a      	str	r2, [r3, #0]
			  while(pulse_count<10);
 8009528:	bf00      	nop
 800952a:	4b20      	ldr	r3, [pc, #128]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2b09      	cmp	r3, #9
 8009530:	d9fb      	bls.n	800952a <Home_Z_Nozzle_Motor_Distance+0xaa>
			  while(pulse_count<100)
 8009532:	e007      	b.n	8009544 <Home_Z_Nozzle_Motor_Distance+0xc4>
				{
						  if(!Sensor_Read(Z_Home_Sensor))
 8009534:	4b20      	ldr	r3, [pc, #128]	@ (80095b8 <Home_Z_Nozzle_Motor_Distance+0x138>)
 8009536:	e893 0003 	ldmia.w	r3, {r0, r1}
 800953a:	f004 facd 	bl	800dad8 <Sensor_Read>
 800953e:	4603      	mov	r3, r0
 8009540:	2b00      	cmp	r3, #0
 8009542:	d004      	beq.n	800954e <Home_Z_Nozzle_Motor_Distance+0xce>
			  while(pulse_count<100)
 8009544:	4b19      	ldr	r3, [pc, #100]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	2b63      	cmp	r3, #99	@ 0x63
 800954a:	d9f3      	bls.n	8009534 <Home_Z_Nozzle_Motor_Distance+0xb4>
 800954c:	e000      	b.n	8009550 <Home_Z_Nozzle_Motor_Distance+0xd0>
						  {
						   break;
 800954e:	bf00      	nop
						  }
				}
			  pulse_count=0;
 8009550:	4b16      	ldr	r3, [pc, #88]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 8009552:	2200      	movs	r2, #0
 8009554:	601a      	str	r2, [r3, #0]
			  Probe_Motor_Dir_AClk;
 8009556:	2200      	movs	r2, #0
 8009558:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800955c:	4814      	ldr	r0, [pc, #80]	@ (80095b0 <Home_Z_Nozzle_Motor_Distance+0x130>)
 800955e:	f006 fa2d 	bl	800f9bc <HAL_GPIO_WritePin>
			  while(pulse_count<100)
 8009562:	e007      	b.n	8009574 <Home_Z_Nozzle_Motor_Distance+0xf4>
			  {
				  if(Sensor_Read(Z_Home_Sensor))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 8009564:	4b14      	ldr	r3, [pc, #80]	@ (80095b8 <Home_Z_Nozzle_Motor_Distance+0x138>)
 8009566:	e893 0003 	ldmia.w	r3, {r0, r1}
 800956a:	f004 fab5 	bl	800dad8 <Sensor_Read>
 800956e:	4603      	mov	r3, r0
 8009570:	2b00      	cmp	r3, #0
 8009572:	d104      	bne.n	800957e <Home_Z_Nozzle_Motor_Distance+0xfe>
			  while(pulse_count<100)
 8009574:	4b0d      	ldr	r3, [pc, #52]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2b63      	cmp	r3, #99	@ 0x63
 800957a:	d9f3      	bls.n	8009564 <Home_Z_Nozzle_Motor_Distance+0xe4>
 800957c:	e000      	b.n	8009580 <Home_Z_Nozzle_Motor_Distance+0x100>
				  if(Sensor_Read(Z_Home_Sensor))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 800957e:	bf00      	nop
			  }
			  if((pulse_count==100) && (!Sensor_Read(Z_Home_Sensor)))
 8009580:	4b0a      	ldr	r3, [pc, #40]	@ (80095ac <Home_Z_Nozzle_Motor_Distance+0x12c>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2b64      	cmp	r3, #100	@ 0x64
 8009586:	d10a      	bne.n	800959e <Home_Z_Nozzle_Motor_Distance+0x11e>
 8009588:	4b0b      	ldr	r3, [pc, #44]	@ (80095b8 <Home_Z_Nozzle_Motor_Distance+0x138>)
 800958a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800958e:	f004 faa3 	bl	800dad8 <Sensor_Read>
 8009592:	4603      	mov	r3, r0
 8009594:	2b00      	cmp	r3, #0
 8009596:	d102      	bne.n	800959e <Home_Z_Nozzle_Motor_Distance+0x11e>
			  {
				  Error="A";
 8009598:	4b09      	ldr	r3, [pc, #36]	@ (80095c0 <Home_Z_Nozzle_Motor_Distance+0x140>)
 800959a:	4a0a      	ldr	r2, [pc, #40]	@ (80095c4 <Home_Z_Nozzle_Motor_Distance+0x144>)
 800959c:	601a      	str	r2, [r3, #0]

			  }
		  }
		  Stop_Z_Nozzle_Motor();
 800959e:	f7ff fec3 	bl	8009328 <Stop_Z_Nozzle_Motor>
//	   }
}
 80095a2:	bf00      	nop
 80095a4:	3710      	adds	r7, #16
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	200005cc 	.word	0x200005cc
 80095b0:	40020400 	.word	0x40020400
 80095b4:	40021000 	.word	0x40021000
 80095b8:	20000280 	.word	0x20000280
 80095bc:	20000288 	.word	0x20000288
 80095c0:	20000014 	.word	0x20000014
 80095c4:	08018f10 	.word	0x08018f10

080095c8 <Move_Z_Nozzle_Motor>:
void Move_Z_Nozzle_Motor(int Direction, int Distance )
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
		   pulse_count=0;
 80095d2:	4b3c      	ldr	r3, [pc, #240]	@ (80096c4 <Move_Z_Nozzle_Motor+0xfc>)
 80095d4:	2200      	movs	r2, #0
 80095d6:	601a      	str	r2, [r3, #0]
	      int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 80095d8:	2300      	movs	r3, #0
 80095da:	60fb      	str	r3, [r7, #12]
	//      int Encoder=0;
	      if(Direction)Nozzle_Motor_Dir_Clk;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d006      	beq.n	80095f0 <Move_Z_Nozzle_Motor+0x28>
 80095e2:	2201      	movs	r2, #1
 80095e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80095e8:	4837      	ldr	r0, [pc, #220]	@ (80096c8 <Move_Z_Nozzle_Motor+0x100>)
 80095ea:	f006 f9e7 	bl	800f9bc <HAL_GPIO_WritePin>
 80095ee:	e005      	b.n	80095fc <Move_Z_Nozzle_Motor+0x34>
	    	else Nozzle_Motor_Dir_AClk;
 80095f0:	2200      	movs	r2, #0
 80095f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80095f6:	4834      	ldr	r0, [pc, #208]	@ (80096c8 <Move_Z_Nozzle_Motor+0x100>)
 80095f8:	f006 f9e0 	bl	800f9bc <HAL_GPIO_WritePin>
	    	Nozzle_Motor_En;
 80095fc:	2200      	movs	r2, #0
 80095fe:	2102      	movs	r1, #2
 8009600:	4832      	ldr	r0, [pc, #200]	@ (80096cc <Move_Z_Nozzle_Motor+0x104>)
 8009602:	f006 f9db 	bl	800f9bc <HAL_GPIO_WritePin>
		   if(!Direction)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d134      	bne.n	8009676 <Move_Z_Nozzle_Motor+0xae>
		   {
			   Start_Z_Nozzle_Motor() ; // 1kHz, 50% duty, 500 pulses
 800960c:	f7ff fe76 	bl	80092fc <Start_Z_Nozzle_Motor>
			   while(pulse_count<Distance )
 8009610:	e027      	b.n	8009662 <Move_Z_Nozzle_Motor+0x9a>
			   {
				   if(Sensor_Read(Z_EOT_Sensor))
 8009612:	4b2f      	ldr	r3, [pc, #188]	@ (80096d0 <Move_Z_Nozzle_Motor+0x108>)
 8009614:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009618:	f004 fa5e 	bl	800dad8 <Sensor_Read>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d125      	bne.n	800966e <Move_Z_Nozzle_Motor+0xa6>
					{
					   break;
					}
				   if((pulse_count==70) && (Sensor_Read(Z_Home_Sensor)))
 8009622:	4b28      	ldr	r3, [pc, #160]	@ (80096c4 <Move_Z_Nozzle_Motor+0xfc>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	2b46      	cmp	r3, #70	@ 0x46
 8009628:	d10b      	bne.n	8009642 <Move_Z_Nozzle_Motor+0x7a>
 800962a:	4b2a      	ldr	r3, [pc, #168]	@ (80096d4 <Move_Z_Nozzle_Motor+0x10c>)
 800962c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009630:	f004 fa52 	bl	800dad8 <Sensor_Read>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d003      	beq.n	8009642 <Move_Z_Nozzle_Motor+0x7a>
						{
						  Error="B";
 800963a:	4b27      	ldr	r3, [pc, #156]	@ (80096d8 <Move_Z_Nozzle_Motor+0x110>)
 800963c:	4a27      	ldr	r2, [pc, #156]	@ (80096dc <Move_Z_Nozzle_Motor+0x114>)
 800963e:	601a      	str	r2, [r3, #0]
						   break;
 8009640:	e016      	b.n	8009670 <Move_Z_Nozzle_Motor+0xa8>
						}
				   if((pulse_count>100) && (Sensor_Read(Z_Home_Sensor)))
 8009642:	4b20      	ldr	r3, [pc, #128]	@ (80096c4 <Move_Z_Nozzle_Motor+0xfc>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	2b64      	cmp	r3, #100	@ 0x64
 8009648:	d90b      	bls.n	8009662 <Move_Z_Nozzle_Motor+0x9a>
 800964a:	4b22      	ldr	r3, [pc, #136]	@ (80096d4 <Move_Z_Nozzle_Motor+0x10c>)
 800964c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009650:	f004 fa42 	bl	800dad8 <Sensor_Read>
 8009654:	4603      	mov	r3, r0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d003      	beq.n	8009662 <Move_Z_Nozzle_Motor+0x9a>
						{
						  Error="C";
 800965a:	4b1f      	ldr	r3, [pc, #124]	@ (80096d8 <Move_Z_Nozzle_Motor+0x110>)
 800965c:	4a20      	ldr	r2, [pc, #128]	@ (80096e0 <Move_Z_Nozzle_Motor+0x118>)
 800965e:	601a      	str	r2, [r3, #0]
						   break;
 8009660:	e006      	b.n	8009670 <Move_Z_Nozzle_Motor+0xa8>
			   while(pulse_count<Distance )
 8009662:	4b18      	ldr	r3, [pc, #96]	@ (80096c4 <Move_Z_Nozzle_Motor+0xfc>)
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	429a      	cmp	r2, r3
 800966a:	d3d2      	bcc.n	8009612 <Move_Z_Nozzle_Motor+0x4a>
 800966c:	e000      	b.n	8009670 <Move_Z_Nozzle_Motor+0xa8>
					   break;
 800966e:	bf00      	nop
						}

			   }
			   Stop_Z_Nozzle_Motor();
 8009670:	f7ff fe5a 	bl	8009328 <Stop_Z_Nozzle_Motor>
 8009674:	e01e      	b.n	80096b4 <Move_Z_Nozzle_Motor+0xec>
		   }
		   else if(Direction)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d01b      	beq.n	80096b4 <Move_Z_Nozzle_Motor+0xec>
		   {
			   if(!Sensor_Read(Z_Home_Sensor))	 // If already it is at Z home do not move
 800967c:	4b15      	ldr	r3, [pc, #84]	@ (80096d4 <Move_Z_Nozzle_Motor+0x10c>)
 800967e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009682:	f004 fa29 	bl	800dad8 <Sensor_Read>
 8009686:	4603      	mov	r3, r0
 8009688:	2b00      	cmp	r3, #0
 800968a:	d113      	bne.n	80096b4 <Move_Z_Nozzle_Motor+0xec>
			   {
				   Start_Z_Nozzle_Motor()  ;// 1kHz, 50% duty, 500 pulses
 800968c:	f7ff fe36 	bl	80092fc <Start_Z_Nozzle_Motor>
				   while(pulse_count<=Distance )
 8009690:	e007      	b.n	80096a2 <Move_Z_Nozzle_Motor+0xda>
				   {
						if(Sensor_Read(Z_EOT_Sensor)) // After 3 pulses if it is reached Z home, do not give further pusles
 8009692:	4b0f      	ldr	r3, [pc, #60]	@ (80096d0 <Move_Z_Nozzle_Motor+0x108>)
 8009694:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009698:	f004 fa1e 	bl	800dad8 <Sensor_Read>
 800969c:	4603      	mov	r3, r0
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d105      	bne.n	80096ae <Move_Z_Nozzle_Motor+0xe6>
				   while(pulse_count<=Distance )
 80096a2:	4b08      	ldr	r3, [pc, #32]	@ (80096c4 <Move_Z_Nozzle_Motor+0xfc>)
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d9f2      	bls.n	8009692 <Move_Z_Nozzle_Motor+0xca>
 80096ac:	e000      	b.n	80096b0 <Move_Z_Nozzle_Motor+0xe8>
						{
						    break;
 80096ae:	bf00      	nop
						}
				   }

				   Stop_Z_Nozzle_Motor();
 80096b0:	f7ff fe3a 	bl	8009328 <Stop_Z_Nozzle_Motor>
			  }
		   }


		   	sensor_reached=0;
 80096b4:	2300      	movs	r3, #0
 80096b6:	60fb      	str	r3, [r7, #12]
		   	Stop_Z_Nozzle_Motor();
 80096b8:	f7ff fe36 	bl	8009328 <Stop_Z_Nozzle_Motor>

}
 80096bc:	bf00      	nop
 80096be:	3710      	adds	r7, #16
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}
 80096c4:	200005cc 	.word	0x200005cc
 80096c8:	40020400 	.word	0x40020400
 80096cc:	40021000 	.word	0x40021000
 80096d0:	20000288 	.word	0x20000288
 80096d4:	20000280 	.word	0x20000280
 80096d8:	20000014 	.word	0x20000014
 80096dc:	08018f14 	.word	0x08018f14
 80096e0:	08018f18 	.word	0x08018f18

080096e4 <Start_Z_Probe_Motor>:
#include "Probe_Motor_Z.h"
 extern char *Error;
unsigned int  Z_Probe_motor_speed=1000;
unsigned int  Z_Probe_pulses=0;
void Start_Z_Probe_Motor()
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af02      	add	r7, sp, #8
	 Start_PWM(PROBE_TIMER, PROBE_TIMER_CHANNEL, Z_Probe_motor_speed, 50, Z_Probe_pulses);  // 1kHz, 50% duty, 500 pulses
 80096ea:	4b06      	ldr	r3, [pc, #24]	@ (8009704 <Start_Z_Probe_Motor+0x20>)
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	4b06      	ldr	r3, [pc, #24]	@ (8009708 <Start_Z_Probe_Motor+0x24>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	2332      	movs	r3, #50	@ 0x32
 80096f6:	2100      	movs	r1, #0
 80096f8:	4804      	ldr	r0, [pc, #16]	@ (800970c <Start_Z_Probe_Motor+0x28>)
 80096fa:	f005 f84f 	bl	800e79c <Start_PWM>

}
 80096fe:	bf00      	nop
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}
 8009704:	20000004 	.word	0x20000004
 8009708:	200004e0 	.word	0x200004e0
 800970c:	20000740 	.word	0x20000740

08009710 <Stop_Z_Probe_Motor>:
void Stop_Z_Probe_Motor()
{
 8009710:	b580      	push	{r7, lr}
 8009712:	af00      	add	r7, sp, #0
	//Stop_PWM(PROBE_TIMER, PROBE_TIMER_CHANNEL);

	 HAL_TIM_PWM_Stop(&htim11, TIM_CHANNEL_1);
 8009714:	2100      	movs	r1, #0
 8009716:	4804      	ldr	r0, [pc, #16]	@ (8009728 <Stop_Z_Probe_Motor+0x18>)
 8009718:	f008 fac0 	bl	8011c9c <HAL_TIM_PWM_Stop>
	    HAL_TIM_Base_Stop_IT(&htim11); // Stop interrupt
 800971c:	4802      	ldr	r0, [pc, #8]	@ (8009728 <Stop_Z_Probe_Motor+0x18>)
 800971e:	f008 f96d 	bl	80119fc <HAL_TIM_Base_Stop_IT>
}
 8009722:	bf00      	nop
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	20000740 	.word	0x20000740

0800972c <Home_Z_Probe_Motor>:
void Home_Z_Probe_Motor(uint32_t Maximum_Pulses)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
	 pulse_count=0;
 8009734:	4b49      	ldr	r3, [pc, #292]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 8009736:	2200      	movs	r2, #0
 8009738:	601a      	str	r2, [r3, #0]
	  int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 800973a:	2300      	movs	r3, #0
 800973c:	60fb      	str	r3, [r7, #12]
	  int direction_reset=0;
 800973e:	2300      	movs	r3, #0
 8009740:	60bb      	str	r3, [r7, #8]
	  Probe_Motor_Dir_AClk;
 8009742:	2200      	movs	r2, #0
 8009744:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009748:	4845      	ldr	r0, [pc, #276]	@ (8009860 <Home_Z_Probe_Motor+0x134>)
 800974a:	f006 f937 	bl	800f9bc <HAL_GPIO_WritePin>
	  Probe_Motor_En;
 800974e:	2200      	movs	r2, #0
 8009750:	2102      	movs	r1, #2
 8009752:	4844      	ldr	r0, [pc, #272]	@ (8009864 <Home_Z_Probe_Motor+0x138>)
 8009754:	f006 f932 	bl	800f9bc <HAL_GPIO_WritePin>
	  if(!Sensor_Read(Z_Home_Sensor))	 // If already it is at Z home do not move
 8009758:	4b43      	ldr	r3, [pc, #268]	@ (8009868 <Home_Z_Probe_Motor+0x13c>)
 800975a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800975e:	f004 f9bb 	bl	800dad8 <Sensor_Read>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d12d      	bne.n	80097c4 <Home_Z_Probe_Motor+0x98>
	   {
		  Start_Z_Probe_Motor()  ;// 1kHz, 50% duty, 500 pulses
 8009768:	f7ff ffbc 	bl	80096e4 <Start_Z_Probe_Motor>
		   while(pulse_count<=Maximum_Pulses )
 800976c:	e025      	b.n	80097ba <Home_Z_Probe_Motor+0x8e>
		   {
				if(Sensor_Read(Z_Home_Sensor)) // After 3 pulses if it is reached Z home, do not give further pusles
 800976e:	4b3e      	ldr	r3, [pc, #248]	@ (8009868 <Home_Z_Probe_Motor+0x13c>)
 8009770:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009774:	f004 f9b0 	bl	800dad8 <Sensor_Read>
 8009778:	4603      	mov	r3, r0
 800977a:	2b00      	cmp	r3, #0
 800977c:	d002      	beq.n	8009784 <Home_Z_Probe_Motor+0x58>
				{
					sensor_reached =1;
 800977e:	2301      	movs	r3, #1
 8009780:	60fb      	str	r3, [r7, #12]
					break;
 8009782:	e01f      	b.n	80097c4 <Home_Z_Probe_Motor+0x98>
				}
				else if(Sensor_Read(Z_EOT_Sensor))
 8009784:	4b39      	ldr	r3, [pc, #228]	@ (800986c <Home_Z_Probe_Motor+0x140>)
 8009786:	e893 0003 	ldmia.w	r3, {r0, r1}
 800978a:	f004 f9a5 	bl	800dad8 <Sensor_Read>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d00a      	beq.n	80097aa <Home_Z_Probe_Motor+0x7e>
				{
					pulse_count=0;
 8009794:	4b31      	ldr	r3, [pc, #196]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 8009796:	2200      	movs	r2, #0
 8009798:	601a      	str	r2, [r3, #0]
					direction_reset=1;
 800979a:	2301      	movs	r3, #1
 800979c:	60bb      	str	r3, [r7, #8]
					Probe_Motor_Dir_Clk;
 800979e:	2201      	movs	r2, #1
 80097a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80097a4:	482e      	ldr	r0, [pc, #184]	@ (8009860 <Home_Z_Probe_Motor+0x134>)
 80097a6:	f006 f909 	bl	800f9bc <HAL_GPIO_WritePin>
				}
				if(pulse_count==Maximum_Pulses )
 80097aa:	4b2c      	ldr	r3, [pc, #176]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d102      	bne.n	80097ba <Home_Z_Probe_Motor+0x8e>
				{
					Error="X";
 80097b4:	4b2e      	ldr	r3, [pc, #184]	@ (8009870 <Home_Z_Probe_Motor+0x144>)
 80097b6:	4a2f      	ldr	r2, [pc, #188]	@ (8009874 <Home_Z_Probe_Motor+0x148>)
 80097b8:	601a      	str	r2, [r3, #0]
		   while(pulse_count<=Maximum_Pulses )
 80097ba:	4b28      	ldr	r3, [pc, #160]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d2d4      	bcs.n	800976e <Home_Z_Probe_Motor+0x42>
				}
		   }
	  }
	  if((sensor_reached==1) &&(direction_reset==1))
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d140      	bne.n	800984c <Home_Z_Probe_Motor+0x120>
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d13d      	bne.n	800984c <Home_Z_Probe_Motor+0x120>
	  {
		  pulse_count=0;
 80097d0:	4b22      	ldr	r3, [pc, #136]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 80097d2:	2200      	movs	r2, #0
 80097d4:	601a      	str	r2, [r3, #0]
		  while(pulse_count<10);
 80097d6:	bf00      	nop
 80097d8:	4b20      	ldr	r3, [pc, #128]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b09      	cmp	r3, #9
 80097de:	d9fb      	bls.n	80097d8 <Home_Z_Probe_Motor+0xac>
		  while(pulse_count<100)
 80097e0:	e007      	b.n	80097f2 <Home_Z_Probe_Motor+0xc6>
			{
					  if(!Sensor_Read(Z_Home_Sensor))
 80097e2:	4b21      	ldr	r3, [pc, #132]	@ (8009868 <Home_Z_Probe_Motor+0x13c>)
 80097e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80097e8:	f004 f976 	bl	800dad8 <Sensor_Read>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d004      	beq.n	80097fc <Home_Z_Probe_Motor+0xd0>
		  while(pulse_count<100)
 80097f2:	4b1a      	ldr	r3, [pc, #104]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	2b63      	cmp	r3, #99	@ 0x63
 80097f8:	d9f3      	bls.n	80097e2 <Home_Z_Probe_Motor+0xb6>
 80097fa:	e000      	b.n	80097fe <Home_Z_Probe_Motor+0xd2>
					  {
					   break;
 80097fc:	bf00      	nop
					  }
			}
		  pulse_count=0;
 80097fe:	4b17      	ldr	r3, [pc, #92]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 8009800:	2200      	movs	r2, #0
 8009802:	601a      	str	r2, [r3, #0]
		  Probe_Motor_Dir_AClk;
 8009804:	2200      	movs	r2, #0
 8009806:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800980a:	4815      	ldr	r0, [pc, #84]	@ (8009860 <Home_Z_Probe_Motor+0x134>)
 800980c:	f006 f8d6 	bl	800f9bc <HAL_GPIO_WritePin>
		  while(pulse_count<100)
 8009810:	e007      	b.n	8009822 <Home_Z_Probe_Motor+0xf6>
		  {
			  if(Sensor_Read(Z_Home_Sensor))  break;
 8009812:	4b15      	ldr	r3, [pc, #84]	@ (8009868 <Home_Z_Probe_Motor+0x13c>)
 8009814:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009818:	f004 f95e 	bl	800dad8 <Sensor_Read>
 800981c:	4603      	mov	r3, r0
 800981e:	2b00      	cmp	r3, #0
 8009820:	d104      	bne.n	800982c <Home_Z_Probe_Motor+0x100>
		  while(pulse_count<100)
 8009822:	4b0e      	ldr	r3, [pc, #56]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2b63      	cmp	r3, #99	@ 0x63
 8009828:	d9f3      	bls.n	8009812 <Home_Z_Probe_Motor+0xe6>
 800982a:	e000      	b.n	800982e <Home_Z_Probe_Motor+0x102>
			  if(Sensor_Read(Z_Home_Sensor))  break;
 800982c:	bf00      	nop
		  }
		  if((pulse_count==100) && (!Sensor_Read(Z_Home_Sensor)))
 800982e:	4b0b      	ldr	r3, [pc, #44]	@ (800985c <Home_Z_Probe_Motor+0x130>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2b64      	cmp	r3, #100	@ 0x64
 8009834:	d10a      	bne.n	800984c <Home_Z_Probe_Motor+0x120>
 8009836:	4b0c      	ldr	r3, [pc, #48]	@ (8009868 <Home_Z_Probe_Motor+0x13c>)
 8009838:	e893 0003 	ldmia.w	r3, {r0, r1}
 800983c:	f004 f94c 	bl	800dad8 <Sensor_Read>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d102      	bne.n	800984c <Home_Z_Probe_Motor+0x120>
			  {
				  Error="X";
 8009846:	4b0a      	ldr	r3, [pc, #40]	@ (8009870 <Home_Z_Probe_Motor+0x144>)
 8009848:	4a0a      	ldr	r2, [pc, #40]	@ (8009874 <Home_Z_Probe_Motor+0x148>)
 800984a:	601a      	str	r2, [r3, #0]

			  }
	  }
	  direction_reset=0;
 800984c:	2300      	movs	r3, #0
 800984e:	60bb      	str	r3, [r7, #8]
	  Stop_Z_Probe_Motor();
 8009850:	f7ff ff5e 	bl	8009710 <Stop_Z_Probe_Motor>
}
 8009854:	bf00      	nop
 8009856:	3710      	adds	r7, #16
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}
 800985c:	200005cc 	.word	0x200005cc
 8009860:	40020400 	.word	0x40020400
 8009864:	40021000 	.word	0x40021000
 8009868:	20000280 	.word	0x20000280
 800986c:	20000288 	.word	0x20000288
 8009870:	20000014 	.word	0x20000014
 8009874:	08018f1c 	.word	0x08018f1c

08009878 <Home_Z_Probe_Motor_Distance>:

void Home_Z_Probe_Motor_Distance(uint32_t Maximum_Pulses)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
	 pulse_count=0;
 8009880:	4b4c      	ldr	r3, [pc, #304]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 8009882:	2200      	movs	r2, #0
 8009884:	601a      	str	r2, [r3, #0]
	  int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 8009886:	2300      	movs	r3, #0
 8009888:	60fb      	str	r3, [r7, #12]
	  int direction_reset=0;
 800988a:	2300      	movs	r3, #0
 800988c:	60bb      	str	r3, [r7, #8]
	  Probe_Motor_Dir_AClk;
 800988e:	2200      	movs	r2, #0
 8009890:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009894:	4848      	ldr	r0, [pc, #288]	@ (80099b8 <Home_Z_Probe_Motor_Distance+0x140>)
 8009896:	f006 f891 	bl	800f9bc <HAL_GPIO_WritePin>
	  Probe_Motor_En;
 800989a:	2200      	movs	r2, #0
 800989c:	2102      	movs	r1, #2
 800989e:	4847      	ldr	r0, [pc, #284]	@ (80099bc <Home_Z_Probe_Motor_Distance+0x144>)
 80098a0:	f006 f88c 	bl	800f9bc <HAL_GPIO_WritePin>
	  if(!Sensor_Read(Z_Home_Sensor))	 // If already it is at Z home do not move
 80098a4:	4b46      	ldr	r3, [pc, #280]	@ (80099c0 <Home_Z_Probe_Motor_Distance+0x148>)
 80098a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80098aa:	f004 f915 	bl	800dad8 <Sensor_Read>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d132      	bne.n	800991a <Home_Z_Probe_Motor_Distance+0xa2>
	   {
		  Start_Z_Probe_Motor()  ;// 1kHz, 50% duty, 500 pulses
 80098b4:	f7ff ff16 	bl	80096e4 <Start_Z_Probe_Motor>
		   while(pulse_count<=Maximum_Pulses )
 80098b8:	e02a      	b.n	8009910 <Home_Z_Probe_Motor_Distance+0x98>
		   {
				if(Sensor_Read(Z_Home_Sensor)) // After 3 pulses if it is reached Z home, do not give further pusles
 80098ba:	4b41      	ldr	r3, [pc, #260]	@ (80099c0 <Home_Z_Probe_Motor_Distance+0x148>)
 80098bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80098c0:	f004 f90a 	bl	800dad8 <Sensor_Read>
 80098c4:	4603      	mov	r3, r0
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d007      	beq.n	80098da <Home_Z_Probe_Motor_Distance+0x62>
				{
					sensor_reached =1;
 80098ca:	2301      	movs	r3, #1
 80098cc:	60fb      	str	r3, [r7, #12]
					Send_Count(pulse_count);
 80098ce:	4b39      	ldr	r3, [pc, #228]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f001 f8c2 	bl	800aa5c <Send_Count>
					break;
 80098d8:	e01f      	b.n	800991a <Home_Z_Probe_Motor_Distance+0xa2>
				}
				else if(Sensor_Read(Z_EOT_Sensor))
 80098da:	4b3a      	ldr	r3, [pc, #232]	@ (80099c4 <Home_Z_Probe_Motor_Distance+0x14c>)
 80098dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80098e0:	f004 f8fa 	bl	800dad8 <Sensor_Read>
 80098e4:	4603      	mov	r3, r0
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00a      	beq.n	8009900 <Home_Z_Probe_Motor_Distance+0x88>
				{
					pulse_count=0;
 80098ea:	4b32      	ldr	r3, [pc, #200]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 80098ec:	2200      	movs	r2, #0
 80098ee:	601a      	str	r2, [r3, #0]
					direction_reset=1;
 80098f0:	2301      	movs	r3, #1
 80098f2:	60bb      	str	r3, [r7, #8]
					Probe_Motor_Dir_Clk;
 80098f4:	2201      	movs	r2, #1
 80098f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80098fa:	482f      	ldr	r0, [pc, #188]	@ (80099b8 <Home_Z_Probe_Motor_Distance+0x140>)
 80098fc:	f006 f85e 	bl	800f9bc <HAL_GPIO_WritePin>
				}
				if(pulse_count==Maximum_Pulses )
 8009900:	4b2c      	ldr	r3, [pc, #176]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	687a      	ldr	r2, [r7, #4]
 8009906:	429a      	cmp	r2, r3
 8009908:	d102      	bne.n	8009910 <Home_Z_Probe_Motor_Distance+0x98>
				{
					Error="X";
 800990a:	4b2f      	ldr	r3, [pc, #188]	@ (80099c8 <Home_Z_Probe_Motor_Distance+0x150>)
 800990c:	4a2f      	ldr	r2, [pc, #188]	@ (80099cc <Home_Z_Probe_Motor_Distance+0x154>)
 800990e:	601a      	str	r2, [r3, #0]
		   while(pulse_count<=Maximum_Pulses )
 8009910:	4b28      	ldr	r3, [pc, #160]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	429a      	cmp	r2, r3
 8009918:	d2cf      	bcs.n	80098ba <Home_Z_Probe_Motor_Distance+0x42>
				}
		   }
	  }
	  if((sensor_reached==1) &&(direction_reset==1))
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	2b01      	cmp	r3, #1
 800991e:	d140      	bne.n	80099a2 <Home_Z_Probe_Motor_Distance+0x12a>
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	2b01      	cmp	r3, #1
 8009924:	d13d      	bne.n	80099a2 <Home_Z_Probe_Motor_Distance+0x12a>
	  {
		  pulse_count=0;
 8009926:	4b23      	ldr	r3, [pc, #140]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 8009928:	2200      	movs	r2, #0
 800992a:	601a      	str	r2, [r3, #0]
		  while(pulse_count<10);
 800992c:	bf00      	nop
 800992e:	4b21      	ldr	r3, [pc, #132]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2b09      	cmp	r3, #9
 8009934:	d9fb      	bls.n	800992e <Home_Z_Probe_Motor_Distance+0xb6>
		  while(pulse_count<100)
 8009936:	e007      	b.n	8009948 <Home_Z_Probe_Motor_Distance+0xd0>
			{
					  if(!Sensor_Read(Z_Home_Sensor))
 8009938:	4b21      	ldr	r3, [pc, #132]	@ (80099c0 <Home_Z_Probe_Motor_Distance+0x148>)
 800993a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800993e:	f004 f8cb 	bl	800dad8 <Sensor_Read>
 8009942:	4603      	mov	r3, r0
 8009944:	2b00      	cmp	r3, #0
 8009946:	d004      	beq.n	8009952 <Home_Z_Probe_Motor_Distance+0xda>
		  while(pulse_count<100)
 8009948:	4b1a      	ldr	r3, [pc, #104]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2b63      	cmp	r3, #99	@ 0x63
 800994e:	d9f3      	bls.n	8009938 <Home_Z_Probe_Motor_Distance+0xc0>
 8009950:	e000      	b.n	8009954 <Home_Z_Probe_Motor_Distance+0xdc>
					  {
					   break;
 8009952:	bf00      	nop
					  }
			}
		  pulse_count=0;
 8009954:	4b17      	ldr	r3, [pc, #92]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 8009956:	2200      	movs	r2, #0
 8009958:	601a      	str	r2, [r3, #0]
		  Probe_Motor_Dir_AClk;
 800995a:	2200      	movs	r2, #0
 800995c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009960:	4815      	ldr	r0, [pc, #84]	@ (80099b8 <Home_Z_Probe_Motor_Distance+0x140>)
 8009962:	f006 f82b 	bl	800f9bc <HAL_GPIO_WritePin>
		  while(pulse_count<100)
 8009966:	e007      	b.n	8009978 <Home_Z_Probe_Motor_Distance+0x100>
		  {
			  if(Sensor_Read(Z_Home_Sensor))  break;
 8009968:	4b15      	ldr	r3, [pc, #84]	@ (80099c0 <Home_Z_Probe_Motor_Distance+0x148>)
 800996a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800996e:	f004 f8b3 	bl	800dad8 <Sensor_Read>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d104      	bne.n	8009982 <Home_Z_Probe_Motor_Distance+0x10a>
		  while(pulse_count<100)
 8009978:	4b0e      	ldr	r3, [pc, #56]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	2b63      	cmp	r3, #99	@ 0x63
 800997e:	d9f3      	bls.n	8009968 <Home_Z_Probe_Motor_Distance+0xf0>
 8009980:	e000      	b.n	8009984 <Home_Z_Probe_Motor_Distance+0x10c>
			  if(Sensor_Read(Z_Home_Sensor))  break;
 8009982:	bf00      	nop
		  }
		  if((pulse_count==100) && (!Sensor_Read(Z_Home_Sensor)))
 8009984:	4b0b      	ldr	r3, [pc, #44]	@ (80099b4 <Home_Z_Probe_Motor_Distance+0x13c>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2b64      	cmp	r3, #100	@ 0x64
 800998a:	d10a      	bne.n	80099a2 <Home_Z_Probe_Motor_Distance+0x12a>
 800998c:	4b0c      	ldr	r3, [pc, #48]	@ (80099c0 <Home_Z_Probe_Motor_Distance+0x148>)
 800998e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009992:	f004 f8a1 	bl	800dad8 <Sensor_Read>
 8009996:	4603      	mov	r3, r0
 8009998:	2b00      	cmp	r3, #0
 800999a:	d102      	bne.n	80099a2 <Home_Z_Probe_Motor_Distance+0x12a>
			  {
				  Error="X";
 800999c:	4b0a      	ldr	r3, [pc, #40]	@ (80099c8 <Home_Z_Probe_Motor_Distance+0x150>)
 800999e:	4a0b      	ldr	r2, [pc, #44]	@ (80099cc <Home_Z_Probe_Motor_Distance+0x154>)
 80099a0:	601a      	str	r2, [r3, #0]

			  }
	  }
	  direction_reset=0;
 80099a2:	2300      	movs	r3, #0
 80099a4:	60bb      	str	r3, [r7, #8]
	  Stop_Z_Probe_Motor();
 80099a6:	f7ff feb3 	bl	8009710 <Stop_Z_Probe_Motor>
}
 80099aa:	bf00      	nop
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
 80099b2:	bf00      	nop
 80099b4:	200005cc 	.word	0x200005cc
 80099b8:	40020400 	.word	0x40020400
 80099bc:	40021000 	.word	0x40021000
 80099c0:	20000280 	.word	0x20000280
 80099c4:	20000288 	.word	0x20000288
 80099c8:	20000014 	.word	0x20000014
 80099cc:	08018f1c 	.word	0x08018f1c

080099d0 <Move_Z_Probe_Motor>:
	  Stop_Z_Probe_Motor();
}


void Move_Z_Probe_Motor(int Direction, int Distance )
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
		  pulse_count=0;
 80099da:	4b42      	ldr	r3, [pc, #264]	@ (8009ae4 <Move_Z_Probe_Motor+0x114>)
 80099dc:	2200      	movs	r2, #0
 80099de:	601a      	str	r2, [r3, #0]
	      int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 80099e0:	2300      	movs	r3, #0
 80099e2:	613b      	str	r3, [r7, #16]
	      int Z_Home_Check=0;
 80099e4:	2300      	movs	r3, #0
 80099e6:	60fb      	str	r3, [r7, #12]
	      int Intially_Home=0;
 80099e8:	2300      	movs	r3, #0
 80099ea:	617b      	str	r3, [r7, #20]
	      if(Direction)Probe_Motor_Dir_Clk;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d006      	beq.n	8009a00 <Move_Z_Probe_Motor+0x30>
 80099f2:	2201      	movs	r2, #1
 80099f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80099f8:	483b      	ldr	r0, [pc, #236]	@ (8009ae8 <Move_Z_Probe_Motor+0x118>)
 80099fa:	f005 ffdf 	bl	800f9bc <HAL_GPIO_WritePin>
 80099fe:	e005      	b.n	8009a0c <Move_Z_Probe_Motor+0x3c>
	      else Probe_Motor_Dir_AClk;
 8009a00:	2200      	movs	r2, #0
 8009a02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009a06:	4838      	ldr	r0, [pc, #224]	@ (8009ae8 <Move_Z_Probe_Motor+0x118>)
 8009a08:	f005 ffd8 	bl	800f9bc <HAL_GPIO_WritePin>
	      Probe_Motor_En;
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	2102      	movs	r1, #2
 8009a10:	4836      	ldr	r0, [pc, #216]	@ (8009aec <Move_Z_Probe_Motor+0x11c>)
 8009a12:	f005 ffd3 	bl	800f9bc <HAL_GPIO_WritePin>
	      if(Sensor_Read(Z_Home_Sensor))
 8009a16:	4b36      	ldr	r3, [pc, #216]	@ (8009af0 <Move_Z_Probe_Motor+0x120>)
 8009a18:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a1c:	f004 f85c 	bl	800dad8 <Sensor_Read>
 8009a20:	4603      	mov	r3, r0
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d001      	beq.n	8009a2a <Move_Z_Probe_Motor+0x5a>
	      {
	    	  Intially_Home=1;
 8009a26:	2301      	movs	r3, #1
 8009a28:	617b      	str	r3, [r7, #20]
	      }
		   if(Direction)  //Direction 1 - Down
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d039      	beq.n	8009aa4 <Move_Z_Probe_Motor+0xd4>
		   {
			   Start_Z_Probe_Motor() ; // 1kHz, 50% duty, 500 pulses
 8009a30:	f7ff fe58 	bl	80096e4 <Start_Z_Probe_Motor>
			   while(pulse_count<Distance )
 8009a34:	e02e      	b.n	8009a94 <Move_Z_Probe_Motor+0xc4>
			   {
				   if(Sensor_Read(Probe_Crash_Sensor))
 8009a36:	4b2f      	ldr	r3, [pc, #188]	@ (8009af4 <Move_Z_Probe_Motor+0x124>)
 8009a38:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a3c:	f004 f84c 	bl	800dad8 <Sensor_Read>
 8009a40:	4603      	mov	r3, r0
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d003      	beq.n	8009a4e <Move_Z_Probe_Motor+0x7e>
					{
					   Error ="P";
 8009a46:	4b2c      	ldr	r3, [pc, #176]	@ (8009af8 <Move_Z_Probe_Motor+0x128>)
 8009a48:	4a2c      	ldr	r2, [pc, #176]	@ (8009afc <Move_Z_Probe_Motor+0x12c>)
 8009a4a:	601a      	str	r2, [r3, #0]
					   break;
 8009a4c:	e027      	b.n	8009a9e <Move_Z_Probe_Motor+0xce>
					}
					if(((pulse_count==50)&& (Sensor_Read(Z_Home_Sensor))&&(Intially_Home)))
 8009a4e:	4b25      	ldr	r3, [pc, #148]	@ (8009ae4 <Move_Z_Probe_Motor+0x114>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2b32      	cmp	r3, #50	@ 0x32
 8009a54:	d10e      	bne.n	8009a74 <Move_Z_Probe_Motor+0xa4>
 8009a56:	4b26      	ldr	r3, [pc, #152]	@ (8009af0 <Move_Z_Probe_Motor+0x120>)
 8009a58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a5c:	f004 f83c 	bl	800dad8 <Sensor_Read>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d006      	beq.n	8009a74 <Move_Z_Probe_Motor+0xa4>
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d003      	beq.n	8009a74 <Move_Z_Probe_Motor+0xa4>
						{
							Error="Y";
 8009a6c:	4b22      	ldr	r3, [pc, #136]	@ (8009af8 <Move_Z_Probe_Motor+0x128>)
 8009a6e:	4a24      	ldr	r2, [pc, #144]	@ (8009b00 <Move_Z_Probe_Motor+0x130>)
 8009a70:	601a      	str	r2, [r3, #0]
							break;
 8009a72:	e014      	b.n	8009a9e <Move_Z_Probe_Motor+0xce>
						}
					if(((pulse_count>50)&& (Sensor_Read(Z_Home_Sensor))))
 8009a74:	4b1b      	ldr	r3, [pc, #108]	@ (8009ae4 <Move_Z_Probe_Motor+0x114>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2b32      	cmp	r3, #50	@ 0x32
 8009a7a:	d90b      	bls.n	8009a94 <Move_Z_Probe_Motor+0xc4>
 8009a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8009af0 <Move_Z_Probe_Motor+0x120>)
 8009a7e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a82:	f004 f829 	bl	800dad8 <Sensor_Read>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d003      	beq.n	8009a94 <Move_Z_Probe_Motor+0xc4>
						{
							Error="Z";
 8009a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8009af8 <Move_Z_Probe_Motor+0x128>)
 8009a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8009b04 <Move_Z_Probe_Motor+0x134>)
 8009a90:	601a      	str	r2, [r3, #0]
							break;
 8009a92:	e004      	b.n	8009a9e <Move_Z_Probe_Motor+0xce>
			   while(pulse_count<Distance )
 8009a94:	4b13      	ldr	r3, [pc, #76]	@ (8009ae4 <Move_Z_Probe_Motor+0x114>)
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d3cb      	bcc.n	8009a36 <Move_Z_Probe_Motor+0x66>
						}

			   }
			   Stop_Z_Probe_Motor();
 8009a9e:	f7ff fe37 	bl	8009710 <Stop_Z_Probe_Motor>
 8009aa2:	e016      	b.n	8009ad2 <Move_Z_Probe_Motor+0x102>
		   }
		   else if(!Direction)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d113      	bne.n	8009ad2 <Move_Z_Probe_Motor+0x102>
		   {

				   Start_Z_Probe_Motor()  ;// 1kHz, 50% duty, 500 pulses
 8009aaa:	f7ff fe1b 	bl	80096e4 <Start_Z_Probe_Motor>
				   while(pulse_count<=Distance )
 8009aae:	e007      	b.n	8009ac0 <Move_Z_Probe_Motor+0xf0>
				   {

					   if(Sensor_Read(Z_EOT_Sensor))
 8009ab0:	4b15      	ldr	r3, [pc, #84]	@ (8009b08 <Move_Z_Probe_Motor+0x138>)
 8009ab2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009ab6:	f004 f80f 	bl	800dad8 <Sensor_Read>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d105      	bne.n	8009acc <Move_Z_Probe_Motor+0xfc>
				   while(pulse_count<=Distance )
 8009ac0:	4b08      	ldr	r3, [pc, #32]	@ (8009ae4 <Move_Z_Probe_Motor+0x114>)
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d9f2      	bls.n	8009ab0 <Move_Z_Probe_Motor+0xe0>
 8009aca:	e000      	b.n	8009ace <Move_Z_Probe_Motor+0xfe>
						{

						   break;
 8009acc:	bf00      	nop
						}
				   }
				   Stop_Z_Probe_Motor();
 8009ace:	f7ff fe1f 	bl	8009710 <Stop_Z_Probe_Motor>

		     }

		   	sensor_reached=0;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	613b      	str	r3, [r7, #16]
		   	Stop_Z_Probe_Motor();
 8009ad6:	f7ff fe1b 	bl	8009710 <Stop_Z_Probe_Motor>

}
 8009ada:	bf00      	nop
 8009adc:	3718      	adds	r7, #24
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	200005cc 	.word	0x200005cc
 8009ae8:	40020400 	.word	0x40020400
 8009aec:	40021000 	.word	0x40021000
 8009af0:	20000280 	.word	0x20000280
 8009af4:	200002b0 	.word	0x200002b0
 8009af8:	20000014 	.word	0x20000014
 8009afc:	08018f20 	.word	0x08018f20
 8009b00:	08018f24 	.word	0x08018f24
 8009b04:	08018f28 	.word	0x08018f28
 8009b08:	20000288 	.word	0x20000288

08009b0c <Start_Rocking_Motor>:
 extern char *Error;
 uint32_t Rocking_motor_pulses = 50;  // default value
 uint32_t home_cnt = 0;  // Definition (and optional initialization)

void Start_Rocking_Motor( int Rocking_motor_speed, int Rocking_motor_pulses)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af02      	add	r7, sp, #8
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
	   plate_cnt=0;
 8009b16:	4b10      	ldr	r3, [pc, #64]	@ (8009b58 <Start_Rocking_Motor+0x4c>)
 8009b18:	2200      	movs	r2, #0
 8009b1a:	601a      	str	r2, [r3, #0]
       home_cnt=0;
 8009b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8009b5c <Start_Rocking_Motor+0x50>)
 8009b1e:	2200      	movs	r2, #0
 8009b20:	601a      	str	r2, [r3, #0]
	   Rck_Motor_Dir_Clk;
 8009b22:	2201      	movs	r2, #1
 8009b24:	2104      	movs	r1, #4
 8009b26:	480e      	ldr	r0, [pc, #56]	@ (8009b60 <Start_Rocking_Motor+0x54>)
 8009b28:	f005 ff48 	bl	800f9bc <HAL_GPIO_WritePin>
       Rck_Motor_En;
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009b32:	480c      	ldr	r0, [pc, #48]	@ (8009b64 <Start_Rocking_Motor+0x58>)
 8009b34:	f005 ff42 	bl	800f9bc <HAL_GPIO_WritePin>
	 //  Start_PWM(Rocking_motor_speed, Rocking_motor_pulses); // Generates 200 pulses at 1 kHz

     	Start_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL, Rocking_motor_speed, 50, 500);  // 1kHz, 50% duty, 500 pulses
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	2332      	movs	r3, #50	@ 0x32
 8009b42:	2100      	movs	r1, #0
 8009b44:	4808      	ldr	r0, [pc, #32]	@ (8009b68 <Start_Rocking_Motor+0x5c>)
 8009b46:	f004 fe29 	bl	800e79c <Start_PWM>
     	HAL_Delay(100);
 8009b4a:	2064      	movs	r0, #100	@ 0x64
 8009b4c:	f005 face 	bl	800f0ec <HAL_Delay>



}
 8009b50:	bf00      	nop
 8009b52:	3708      	adds	r7, #8
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	200004e4 	.word	0x200004e4
 8009b5c:	200004e8 	.word	0x200004e8
 8009b60:	40021000 	.word	0x40021000
 8009b64:	40020800 	.word	0x40020800
 8009b68:	20000788 	.word	0x20000788

08009b6c <Stop_Rocking_Motor>:
void Stop_Rocking_Motor()
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	af00      	add	r7, sp, #0
	Stop_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL);
 8009b70:	2100      	movs	r1, #0
 8009b72:	4809      	ldr	r0, [pc, #36]	@ (8009b98 <Stop_Rocking_Motor+0x2c>)
 8009b74:	f004 fe7e 	bl	800e874 <Stop_PWM>
	 pulse_count=0;
 8009b78:	4b08      	ldr	r3, [pc, #32]	@ (8009b9c <Stop_Rocking_Motor+0x30>)
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	601a      	str	r2, [r3, #0]
	 plate_cnt=0;
 8009b7e:	4b08      	ldr	r3, [pc, #32]	@ (8009ba0 <Stop_Rocking_Motor+0x34>)
 8009b80:	2200      	movs	r2, #0
 8009b82:	601a      	str	r2, [r3, #0]
	 home_cnt=0;
 8009b84:	4b07      	ldr	r3, [pc, #28]	@ (8009ba4 <Stop_Rocking_Motor+0x38>)
 8009b86:	2200      	movs	r2, #0
 8009b88:	601a      	str	r2, [r3, #0]
	 Rck_Motor_Dir_AClk;
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	2104      	movs	r1, #4
 8009b8e:	4806      	ldr	r0, [pc, #24]	@ (8009ba8 <Stop_Rocking_Motor+0x3c>)
 8009b90:	f005 ff14 	bl	800f9bc <HAL_GPIO_WritePin>

}
 8009b94:	bf00      	nop
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	20000788 	.word	0x20000788
 8009b9c:	200005cc 	.word	0x200005cc
 8009ba0:	200004e4 	.word	0x200004e4
 8009ba4:	200004e8 	.word	0x200004e8
 8009ba8:	40021000 	.word	0x40021000

08009bac <Rocking_Slow>:
void Rocking_Slow(int Rocking_motor_speed, int Rocking_motor_pulses)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af02      	add	r7, sp, #8
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
	plate_cnt=0;
 8009bb6:	4b41      	ldr	r3, [pc, #260]	@ (8009cbc <Rocking_Slow+0x110>)
 8009bb8:	2200      	movs	r2, #0
 8009bba:	601a      	str	r2, [r3, #0]
    home_cnt=0;
 8009bbc:	4b40      	ldr	r3, [pc, #256]	@ (8009cc0 <Rocking_Slow+0x114>)
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	601a      	str	r2, [r3, #0]
	Rck_Motor_Dir_Clk;
 8009bc2:	2201      	movs	r2, #1
 8009bc4:	2104      	movs	r1, #4
 8009bc6:	483f      	ldr	r0, [pc, #252]	@ (8009cc4 <Rocking_Slow+0x118>)
 8009bc8:	f005 fef8 	bl	800f9bc <HAL_GPIO_WritePin>
    Rck_Motor_En;
 8009bcc:	2200      	movs	r2, #0
 8009bce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009bd2:	483d      	ldr	r0, [pc, #244]	@ (8009cc8 <Rocking_Slow+0x11c>)
 8009bd4:	f005 fef2 	bl	800f9bc <HAL_GPIO_WritePin>
    pulse_count=0;
 8009bd8:	4b3c      	ldr	r3, [pc, #240]	@ (8009ccc <Rocking_Slow+0x120>)
 8009bda:	2200      	movs	r2, #0
 8009bdc:	601a      	str	r2, [r3, #0]
 //   putchr('@');
 //   Send_Count(pulse_count);
	Start_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL, RockingFrequencyNormal, 50, Rocking_motor_pulses);  // 1kHz, 50% duty, 500 pulses
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	9300      	str	r3, [sp, #0]
 8009be2:	2332      	movs	r3, #50	@ 0x32
 8009be4:	22e1      	movs	r2, #225	@ 0xe1
 8009be6:	2100      	movs	r1, #0
 8009be8:	4839      	ldr	r0, [pc, #228]	@ (8009cd0 <Rocking_Slow+0x124>)
 8009bea:	f004 fdd7 	bl	800e79c <Start_PWM>

	 while ((Sensor_Read(Rocking_Home_Sensor) == 0) && (pulse_count <= 1000))
 8009bee:	bf00      	nop
 8009bf0:	4b38      	ldr	r3, [pc, #224]	@ (8009cd4 <Rocking_Slow+0x128>)
 8009bf2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009bf6:	f003 ff6f 	bl	800dad8 <Sensor_Read>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d104      	bne.n	8009c0a <Rocking_Slow+0x5e>
 8009c00:	4b32      	ldr	r3, [pc, #200]	@ (8009ccc <Rocking_Slow+0x120>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009c08:	d9f2      	bls.n	8009bf0 <Rocking_Slow+0x44>
		 {
		    //wait
		 }
		 // Stop PWM and related operations
		 Stop_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL);
 8009c0a:	2100      	movs	r1, #0
 8009c0c:	4830      	ldr	r0, [pc, #192]	@ (8009cd0 <Rocking_Slow+0x124>)
 8009c0e:	f004 fe31 	bl	800e874 <Stop_PWM>
	     if(pulse_count >= 1000)
 8009c12:	4b2e      	ldr	r3, [pc, #184]	@ (8009ccc <Rocking_Slow+0x120>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009c1a:	d303      	bcc.n	8009c24 <Rocking_Slow+0x78>
	    	 {
//	    	 putchr('&');
//	    	 Send_Count(pulse_count);
	    	 Error="L";
 8009c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8009cd8 <Rocking_Slow+0x12c>)
 8009c1e:	4a2f      	ldr	r2, [pc, #188]	@ (8009cdc <Rocking_Slow+0x130>)
 8009c20:	601a      	str	r2, [r3, #0]
 8009c22:	e002      	b.n	8009c2a <Rocking_Slow+0x7e>
	    	 }
	     else
	    	 {
	    	 Error="00";
 8009c24:	4b2c      	ldr	r3, [pc, #176]	@ (8009cd8 <Rocking_Slow+0x12c>)
 8009c26:	4a2e      	ldr	r2, [pc, #184]	@ (8009ce0 <Rocking_Slow+0x134>)
 8009c28:	601a      	str	r2, [r3, #0]
	    	 }

	 Stop_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL);
 8009c2a:	2100      	movs	r1, #0
 8009c2c:	4828      	ldr	r0, [pc, #160]	@ (8009cd0 <Rocking_Slow+0x124>)
 8009c2e:	f004 fe21 	bl	800e874 <Stop_PWM>
	 if(strcmp("00",Error)==0)
 8009c32:	4b29      	ldr	r3, [pc, #164]	@ (8009cd8 <Rocking_Slow+0x12c>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4619      	mov	r1, r3
 8009c38:	4829      	ldr	r0, [pc, #164]	@ (8009ce0 <Rocking_Slow+0x134>)
 8009c3a:	f7fe fae9 	bl	8008210 <strcmp>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d130      	bne.n	8009ca6 <Rocking_Slow+0xfa>
	 {
	   Start_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL, Rocking_motor_speed, 50, Rocking_motor_pulses);  // 1kHz, 50% duty, 500 pulses
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	2332      	movs	r3, #50	@ 0x32
 8009c4c:	2100      	movs	r1, #0
 8009c4e:	4820      	ldr	r0, [pc, #128]	@ (8009cd0 <Rocking_Slow+0x124>)
 8009c50:	f004 fda4 	bl	800e79c <Start_PWM>
       HAL_Delay(5000);
 8009c54:	f241 3088 	movw	r0, #5000	@ 0x1388
 8009c58:	f005 fa48 	bl	800f0ec <HAL_Delay>
       if((Sensor_Read(Rocking_Home_Sensor))==1)
 8009c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8009cd4 <Rocking_Slow+0x128>)
 8009c5e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009c62:	f003 ff39 	bl	800dad8 <Sensor_Read>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d102      	bne.n	8009c72 <Rocking_Slow+0xc6>
    	   {
 //   	   putchr('#');
//    	  Send_Count(pulse_count);
    	   Error= "I" ;
 8009c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8009cd8 <Rocking_Slow+0x12c>)
 8009c6e:	4a1d      	ldr	r2, [pc, #116]	@ (8009ce4 <Rocking_Slow+0x138>)
 8009c70:	601a      	str	r2, [r3, #0]
    	   }
        if(strcmp("00",Error)==0) HAL_Delay(30000);
 8009c72:	4b19      	ldr	r3, [pc, #100]	@ (8009cd8 <Rocking_Slow+0x12c>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4619      	mov	r1, r3
 8009c78:	4819      	ldr	r0, [pc, #100]	@ (8009ce0 <Rocking_Slow+0x134>)
 8009c7a:	f7fe fac9 	bl	8008210 <strcmp>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d103      	bne.n	8009c8c <Rocking_Slow+0xe0>
 8009c84:	f247 5030 	movw	r0, #30000	@ 0x7530
 8009c88:	f005 fa30 	bl	800f0ec <HAL_Delay>
		if(strcmp("00",Error)==0) Home_Rocking_Motor(1000);
 8009c8c:	4b12      	ldr	r3, [pc, #72]	@ (8009cd8 <Rocking_Slow+0x12c>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	4619      	mov	r1, r3
 8009c92:	4813      	ldr	r0, [pc, #76]	@ (8009ce0 <Rocking_Slow+0x134>)
 8009c94:	f7fe fabc 	bl	8008210 <strcmp>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d103      	bne.n	8009ca6 <Rocking_Slow+0xfa>
 8009c9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8009ca2:	f000 f821 	bl	8009ce8 <Home_Rocking_Motor>
	 }
	 Stop_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL);
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	4809      	ldr	r0, [pc, #36]	@ (8009cd0 <Rocking_Slow+0x124>)
 8009caa:	f004 fde3 	bl	800e874 <Stop_PWM>
	      pulse_count=0;
 8009cae:	4b07      	ldr	r3, [pc, #28]	@ (8009ccc <Rocking_Slow+0x120>)
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	601a      	str	r2, [r3, #0]

}
 8009cb4:	bf00      	nop
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	200004e4 	.word	0x200004e4
 8009cc0:	200004e8 	.word	0x200004e8
 8009cc4:	40021000 	.word	0x40021000
 8009cc8:	40020800 	.word	0x40020800
 8009ccc:	200005cc 	.word	0x200005cc
 8009cd0:	20000788 	.word	0x20000788
 8009cd4:	200002a0 	.word	0x200002a0
 8009cd8:	20000014 	.word	0x20000014
 8009cdc:	08018f2c 	.word	0x08018f2c
 8009ce0:	08018f30 	.word	0x08018f30
 8009ce4:	08018f34 	.word	0x08018f34

08009ce8 <Home_Rocking_Motor>:

void Home_Rocking_Motor(uint32_t Maximum_Pulses)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b084      	sub	sp, #16
 8009cec:	af02      	add	r7, sp, #8
 8009cee:	6078      	str	r0, [r7, #4]
     pulse_count=0;
 8009cf0:	4b2c      	ldr	r3, [pc, #176]	@ (8009da4 <Home_Rocking_Motor+0xbc>)
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	601a      	str	r2, [r3, #0]
	 Rck_Motor_Dir_Clk;
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	2104      	movs	r1, #4
 8009cfa:	482b      	ldr	r0, [pc, #172]	@ (8009da8 <Home_Rocking_Motor+0xc0>)
 8009cfc:	f005 fe5e 	bl	800f9bc <HAL_GPIO_WritePin>
	 Rck_Motor_En;
 8009d00:	2200      	movs	r2, #0
 8009d02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009d06:	4829      	ldr	r0, [pc, #164]	@ (8009dac <Home_Rocking_Motor+0xc4>)
 8009d08:	f005 fe58 	bl	800f9bc <HAL_GPIO_WritePin>
//	 Start_PWM(RockingFrequencyNormal, 0); // Generates 200 pulses at 1 kHz
	 Start_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL, RockingFrequencyNormal, 50, Rocking_motor_pulses);
 8009d0c:	4b28      	ldr	r3, [pc, #160]	@ (8009db0 <Home_Rocking_Motor+0xc8>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	9300      	str	r3, [sp, #0]
 8009d12:	2332      	movs	r3, #50	@ 0x32
 8009d14:	22e1      	movs	r2, #225	@ 0xe1
 8009d16:	2100      	movs	r1, #0
 8009d18:	4826      	ldr	r0, [pc, #152]	@ (8009db4 <Home_Rocking_Motor+0xcc>)
 8009d1a:	f004 fd3f 	bl	800e79c <Start_PWM>
	 if((Sensor_Read(Rocking_Home_Sensor))==1)
 8009d1e:	4b26      	ldr	r3, [pc, #152]	@ (8009db8 <Home_Rocking_Motor+0xd0>)
 8009d20:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d24:	f003 fed8 	bl	800dad8 <Sensor_Read>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d112      	bne.n	8009d54 <Home_Rocking_Motor+0x6c>
	 {
 	     while(pulse_count<50);
 8009d2e:	bf00      	nop
 8009d30:	4b1c      	ldr	r3, [pc, #112]	@ (8009da4 <Home_Rocking_Motor+0xbc>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	2b31      	cmp	r3, #49	@ 0x31
 8009d36:	d9fb      	bls.n	8009d30 <Home_Rocking_Motor+0x48>
	     if((Sensor_Read(Rocking_Home_Sensor))==1)
 8009d38:	4b1f      	ldr	r3, [pc, #124]	@ (8009db8 <Home_Rocking_Motor+0xd0>)
 8009d3a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d3e:	f003 fecb 	bl	800dad8 <Sensor_Read>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d102      	bne.n	8009d4e <Home_Rocking_Motor+0x66>
	    	 {

	    	   Error= "L" ;// wait till the mechanism goes out of home
 8009d48:	4b1c      	ldr	r3, [pc, #112]	@ (8009dbc <Home_Rocking_Motor+0xd4>)
 8009d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8009dc0 <Home_Rocking_Motor+0xd8>)
 8009d4c:	601a      	str	r2, [r3, #0]
	    	 }
		 pulse_count=0;
 8009d4e:	4b15      	ldr	r3, [pc, #84]	@ (8009da4 <Home_Rocking_Motor+0xbc>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	601a      	str	r2, [r3, #0]
	 }
	 // Wait until the Rocking_home sensor is triggered OR pulse limit is reached
	 while ((Sensor_Read(Rocking_Home_Sensor) == 0) && (pulse_count <= Maximum_Pulses))
 8009d54:	bf00      	nop
 8009d56:	4b18      	ldr	r3, [pc, #96]	@ (8009db8 <Home_Rocking_Motor+0xd0>)
 8009d58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d5c:	f003 febc 	bl	800dad8 <Sensor_Read>
 8009d60:	4603      	mov	r3, r0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d104      	bne.n	8009d70 <Home_Rocking_Motor+0x88>
 8009d66:	4b0f      	ldr	r3, [pc, #60]	@ (8009da4 <Home_Rocking_Motor+0xbc>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	687a      	ldr	r2, [r7, #4]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d2f2      	bcs.n	8009d56 <Home_Rocking_Motor+0x6e>
	 {
	    //wait
	 }
	 // Stop PWM and related operations
	 Stop_PWM(ROCKING_TIMER, ROCKING_TIMER_CHANNEL);
 8009d70:	2100      	movs	r1, #0
 8009d72:	4810      	ldr	r0, [pc, #64]	@ (8009db4 <Home_Rocking_Motor+0xcc>)
 8009d74:	f004 fd7e 	bl	800e874 <Stop_PWM>
     if(pulse_count >= Maximum_Pulses) Error="L";
 8009d78:	4b0a      	ldr	r3, [pc, #40]	@ (8009da4 <Home_Rocking_Motor+0xbc>)
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	687a      	ldr	r2, [r7, #4]
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d802      	bhi.n	8009d88 <Home_Rocking_Motor+0xa0>
 8009d82:	4b0e      	ldr	r3, [pc, #56]	@ (8009dbc <Home_Rocking_Motor+0xd4>)
 8009d84:	4a0e      	ldr	r2, [pc, #56]	@ (8009dc0 <Home_Rocking_Motor+0xd8>)
 8009d86:	601a      	str	r2, [r3, #0]
      pulse_count=0;
 8009d88:	4b06      	ldr	r3, [pc, #24]	@ (8009da4 <Home_Rocking_Motor+0xbc>)
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	601a      	str	r2, [r3, #0]
      plate_cnt=0;
 8009d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc4 <Home_Rocking_Motor+0xdc>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	601a      	str	r2, [r3, #0]
      home_cnt=0;
 8009d94:	4b0c      	ldr	r3, [pc, #48]	@ (8009dc8 <Home_Rocking_Motor+0xe0>)
 8009d96:	2200      	movs	r2, #0
 8009d98:	601a      	str	r2, [r3, #0]
}
 8009d9a:	bf00      	nop
 8009d9c:	3708      	adds	r7, #8
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}
 8009da2:	bf00      	nop
 8009da4:	200005cc 	.word	0x200005cc
 8009da8:	40021000 	.word	0x40021000
 8009dac:	40020800 	.word	0x40020800
 8009db0:	20000008 	.word	0x20000008
 8009db4:	20000788 	.word	0x20000788
 8009db8:	200002a0 	.word	0x200002a0
 8009dbc:	20000014 	.word	0x20000014
 8009dc0:	08018f2c 	.word	0x08018f2c
 8009dc4:	200004e4 	.word	0x200004e4
 8009dc8:	200004e8 	.word	0x200004e8

08009dcc <Rocking_Count_Function>:
//   if(pulse_count >= Maximum_Pulses) Error="L";
//    pulse_count=0;
//    plate_cnt=0;
//    home_cnt=0;
void Rocking_Count_Function()
{
 8009dcc:	b480      	push	{r7}
 8009dce:	af00      	add	r7, sp, #0
//	 Send_Count(home_cnt);
//	 putchr('@');
//	 Send_Count(plate_cnt);
	 if ((home_cnt == 0) && (plate_cnt==0))Error="I"; 	// Rocking mechanism not moving and it is at home
 8009dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8009e0c <Rocking_Count_Function+0x40>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d107      	bne.n	8009de8 <Rocking_Count_Function+0x1c>
 8009dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8009e10 <Rocking_Count_Function+0x44>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d103      	bne.n	8009de8 <Rocking_Count_Function+0x1c>
 8009de0:	4b0c      	ldr	r3, [pc, #48]	@ (8009e14 <Rocking_Count_Function+0x48>)
 8009de2:	4a0d      	ldr	r2, [pc, #52]	@ (8009e18 <Rocking_Count_Function+0x4c>)
 8009de4:	601a      	str	r2, [r3, #0]
 8009de6:	e006      	b.n	8009df6 <Rocking_Count_Function+0x2a>
	 else if (home_cnt==0) Error="K"; 	// Rocking mechanism not moving and it is not at home
 8009de8:	4b08      	ldr	r3, [pc, #32]	@ (8009e0c <Rocking_Count_Function+0x40>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d102      	bne.n	8009df6 <Rocking_Count_Function+0x2a>
 8009df0:	4b08      	ldr	r3, [pc, #32]	@ (8009e14 <Rocking_Count_Function+0x48>)
 8009df2:	4a0a      	ldr	r2, [pc, #40]	@ (8009e1c <Rocking_Count_Function+0x50>)
 8009df4:	601a      	str	r2, [r3, #0]
//	 else if (plate_cnt==0)Error="J";	// Plate switch not sensed
	 plate_cnt=0;
 8009df6:	4b06      	ldr	r3, [pc, #24]	@ (8009e10 <Rocking_Count_Function+0x44>)
 8009df8:	2200      	movs	r2, #0
 8009dfa:	601a      	str	r2, [r3, #0]
	 home_cnt=0;
 8009dfc:	4b03      	ldr	r3, [pc, #12]	@ (8009e0c <Rocking_Count_Function+0x40>)
 8009dfe:	2200      	movs	r2, #0
 8009e00:	601a      	str	r2, [r3, #0]
}
 8009e02:	bf00      	nop
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr
 8009e0c:	200004e8 	.word	0x200004e8
 8009e10:	200004e4 	.word	0x200004e4
 8009e14:	20000014 	.word	0x20000014
 8009e18:	08018f34 	.word	0x08018f34
 8009e1c:	08018f38 	.word	0x08018f38

08009e20 <Start_Syringe_Motor>:
extern char *Error;
unsigned int  syringe_motor_speed=1000;
unsigned int  syringe_pulses=0;

void Start_Syringe_Motor()
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b082      	sub	sp, #8
 8009e24:	af02      	add	r7, sp, #8

	 Start_PWM(SYRINGE_TIMER, SYRINGE_TIMER_CHANNEL, syringe_motor_speed, 50, syringe_pulses);  // 1kHz, 50% duty, 500 pulses
 8009e26:	4b06      	ldr	r3, [pc, #24]	@ (8009e40 <Start_Syringe_Motor+0x20>)
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	4b06      	ldr	r3, [pc, #24]	@ (8009e44 <Start_Syringe_Motor+0x24>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	9300      	str	r3, [sp, #0]
 8009e30:	2332      	movs	r3, #50	@ 0x32
 8009e32:	2100      	movs	r1, #0
 8009e34:	4804      	ldr	r0, [pc, #16]	@ (8009e48 <Start_Syringe_Motor+0x28>)
 8009e36:	f004 fcb1 	bl	800e79c <Start_PWM>

}
 8009e3a:	bf00      	nop
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	2000000c 	.word	0x2000000c
 8009e44:	200004ec 	.word	0x200004ec
 8009e48:	200006b0 	.word	0x200006b0

08009e4c <Stop_Syringe_Motor>:
void Stop_Syringe_Motor()
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	af00      	add	r7, sp, #0
//	Stop_PWM(SYRINGE_TIMER, SYRINGE_TIMER_CHANNEL);
	HAL_TIM_PWM_Stop(&htim9 , TIM_CHANNEL_1);
 8009e50:	2100      	movs	r1, #0
 8009e52:	4804      	ldr	r0, [pc, #16]	@ (8009e64 <Stop_Syringe_Motor+0x18>)
 8009e54:	f007 ff22 	bl	8011c9c <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop_IT(&htim9); // Stop interrupt
 8009e58:	4802      	ldr	r0, [pc, #8]	@ (8009e64 <Stop_Syringe_Motor+0x18>)
 8009e5a:	f007 fdcf 	bl	80119fc <HAL_TIM_Base_Stop_IT>
}
 8009e5e:	bf00      	nop
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	200006b0 	.word	0x200006b0

08009e68 <Home_Syringe_Motor>:

void Home_Syringe_Motor(uint32_t Maximum_Pulses)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
	 pulse_count=0;
 8009e70:	4b1c      	ldr	r3, [pc, #112]	@ (8009ee4 <Home_Syringe_Motor+0x7c>)
 8009e72:	2200      	movs	r2, #0
 8009e74:	601a      	str	r2, [r3, #0]
//	 int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
//	 int Encoder=0;
	 Syringe_Motor_Dir_Clk;
 8009e76:	2201      	movs	r2, #1
 8009e78:	2101      	movs	r1, #1
 8009e7a:	481b      	ldr	r0, [pc, #108]	@ (8009ee8 <Home_Syringe_Motor+0x80>)
 8009e7c:	f005 fd9e 	bl	800f9bc <HAL_GPIO_WritePin>
	 Syringe_Motor_En;
 8009e80:	2200      	movs	r2, #0
 8009e82:	2101      	movs	r1, #1
 8009e84:	4819      	ldr	r0, [pc, #100]	@ (8009eec <Home_Syringe_Motor+0x84>)
 8009e86:	f005 fd99 	bl	800f9bc <HAL_GPIO_WritePin>
	 if(!Sensor_Read(Syringe_Home_Sensor))	 // If already it is at Z home do not move
 8009e8a:	4b19      	ldr	r3, [pc, #100]	@ (8009ef0 <Home_Syringe_Motor+0x88>)
 8009e8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e90:	f003 fe22 	bl	800dad8 <Sensor_Read>
 8009e94:	4603      	mov	r3, r0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d119      	bne.n	8009ece <Home_Syringe_Motor+0x66>
	   {
		   Start_Syringe_Motor()  ;// 1kHz, 50% duty, 500 pulses
 8009e9a:	f7ff ffc1 	bl	8009e20 <Start_Syringe_Motor>
		   while(pulse_count<=Maximum_Pulses )
 8009e9e:	e00f      	b.n	8009ec0 <Home_Syringe_Motor+0x58>
		   {
				if(Sensor_Read(Syringe_Home_Sensor)) // After 3 pulses if it is reached Z home, do not give further pusles
 8009ea0:	4b13      	ldr	r3, [pc, #76]	@ (8009ef0 <Home_Syringe_Motor+0x88>)
 8009ea2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009ea6:	f003 fe17 	bl	800dad8 <Sensor_Read>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d10d      	bne.n	8009ecc <Home_Syringe_Motor+0x64>
				{
	//				sensor_reached =1;
//					Encoder=9000;
					break;
				}
				if(pulse_count==Maximum_Pulses)  Error= "N";
 8009eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8009ee4 <Home_Syringe_Motor+0x7c>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d102      	bne.n	8009ec0 <Home_Syringe_Motor+0x58>
 8009eba:	4b0e      	ldr	r3, [pc, #56]	@ (8009ef4 <Home_Syringe_Motor+0x8c>)
 8009ebc:	4a0e      	ldr	r2, [pc, #56]	@ (8009ef8 <Home_Syringe_Motor+0x90>)
 8009ebe:	601a      	str	r2, [r3, #0]
		   while(pulse_count<=Maximum_Pulses )
 8009ec0:	4b08      	ldr	r3, [pc, #32]	@ (8009ee4 <Home_Syringe_Motor+0x7c>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d2ea      	bcs.n	8009ea0 <Home_Syringe_Motor+0x38>
 8009eca:	e000      	b.n	8009ece <Home_Syringe_Motor+0x66>
					break;
 8009ecc:	bf00      	nop
		   }
	    }
	// sensor_reached=0;
	 Syringe_Motor_Dis;
 8009ece:	2201      	movs	r2, #1
 8009ed0:	2101      	movs	r1, #1
 8009ed2:	4806      	ldr	r0, [pc, #24]	@ (8009eec <Home_Syringe_Motor+0x84>)
 8009ed4:	f005 fd72 	bl	800f9bc <HAL_GPIO_WritePin>
	 Stop_Syringe_Motor();
 8009ed8:	f7ff ffb8 	bl	8009e4c <Stop_Syringe_Motor>
}
 8009edc:	bf00      	nop
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	200005cc 	.word	0x200005cc
 8009ee8:	40020800 	.word	0x40020800
 8009eec:	40021000 	.word	0x40021000
 8009ef0:	20000298 	.word	0x20000298
 8009ef4:	20000014 	.word	0x20000014
 8009ef8:	08018f3c 	.word	0x08018f3c

08009efc <Move_Syringe_Motor>:

void Move_Syringe_Motor(int Direction, int Distance )
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b086      	sub	sp, #24
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	6039      	str	r1, [r7, #0]
		   pulse_count=0;
 8009f06:	4b43      	ldr	r3, [pc, #268]	@ (800a014 <Move_Syringe_Motor+0x118>)
 8009f08:	2200      	movs	r2, #0
 8009f0a:	601a      	str	r2, [r3, #0]
	      int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	613b      	str	r3, [r7, #16]
	      int Encoder=0;
 8009f10:	2300      	movs	r3, #0
 8009f12:	60fb      	str	r3, [r7, #12]
	      int Initially_Home=0;
 8009f14:	2300      	movs	r3, #0
 8009f16:	617b      	str	r3, [r7, #20]
	      if(Direction)Syringe_Motor_Dir_AClk;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d005      	beq.n	8009f2a <Move_Syringe_Motor+0x2e>
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2101      	movs	r1, #1
 8009f22:	483d      	ldr	r0, [pc, #244]	@ (800a018 <Move_Syringe_Motor+0x11c>)
 8009f24:	f005 fd4a 	bl	800f9bc <HAL_GPIO_WritePin>
 8009f28:	e004      	b.n	8009f34 <Move_Syringe_Motor+0x38>
	    	else Syringe_Motor_Dir_Clk;
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	2101      	movs	r1, #1
 8009f2e:	483a      	ldr	r0, [pc, #232]	@ (800a018 <Move_Syringe_Motor+0x11c>)
 8009f30:	f005 fd44 	bl	800f9bc <HAL_GPIO_WritePin>
	        Syringe_Motor_En;
 8009f34:	2200      	movs	r2, #0
 8009f36:	2101      	movs	r1, #1
 8009f38:	4838      	ldr	r0, [pc, #224]	@ (800a01c <Move_Syringe_Motor+0x120>)
 8009f3a:	f005 fd3f 	bl	800f9bc <HAL_GPIO_WritePin>
	//        HAL_Delay(20000);
	//        Syringe_Motor_Dis;
           if(Sensor_Read(Syringe_Home_Sensor))
 8009f3e:	4b38      	ldr	r3, [pc, #224]	@ (800a020 <Move_Syringe_Motor+0x124>)
 8009f40:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f44:	f003 fdc8 	bl	800dad8 <Sensor_Read>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d001      	beq.n	8009f52 <Move_Syringe_Motor+0x56>
           {
        	   Initially_Home=1;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	617b      	str	r3, [r7, #20]
           }
		   if(Direction)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d02d      	beq.n	8009fb4 <Move_Syringe_Motor+0xb8>
		   {
			   Start_Syringe_Motor() ; // 1kHz, 50% duty, 500 pulses
 8009f58:	f7ff ff62 	bl	8009e20 <Start_Syringe_Motor>
			   while(pulse_count<Distance )
 8009f5c:	e022      	b.n	8009fa4 <Move_Syringe_Motor+0xa8>
			   {
				   if((pulse_count==200) &&(Sensor_Read(Syringe_Home_Sensor))&&(Initially_Home))
 8009f5e:	4b2d      	ldr	r3, [pc, #180]	@ (800a014 <Move_Syringe_Motor+0x118>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2bc8      	cmp	r3, #200	@ 0xc8
 8009f64:	d10e      	bne.n	8009f84 <Move_Syringe_Motor+0x88>
 8009f66:	4b2e      	ldr	r3, [pc, #184]	@ (800a020 <Move_Syringe_Motor+0x124>)
 8009f68:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f6c:	f003 fdb4 	bl	800dad8 <Sensor_Read>
 8009f70:	4603      	mov	r3, r0
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d006      	beq.n	8009f84 <Move_Syringe_Motor+0x88>
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d003      	beq.n	8009f84 <Move_Syringe_Motor+0x88>
					{
			           Error= "S";
 8009f7c:	4b29      	ldr	r3, [pc, #164]	@ (800a024 <Move_Syringe_Motor+0x128>)
 8009f7e:	4a2a      	ldr	r2, [pc, #168]	@ (800a028 <Move_Syringe_Motor+0x12c>)
 8009f80:	601a      	str	r2, [r3, #0]
					   break;
 8009f82:	e014      	b.n	8009fae <Move_Syringe_Motor+0xb2>
					}
				   if((pulse_count>200) &&(Sensor_Read(Syringe_Home_Sensor)))
 8009f84:	4b23      	ldr	r3, [pc, #140]	@ (800a014 <Move_Syringe_Motor+0x118>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2bc8      	cmp	r3, #200	@ 0xc8
 8009f8a:	d90b      	bls.n	8009fa4 <Move_Syringe_Motor+0xa8>
 8009f8c:	4b24      	ldr	r3, [pc, #144]	@ (800a020 <Move_Syringe_Motor+0x124>)
 8009f8e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f92:	f003 fda1 	bl	800dad8 <Sensor_Read>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d003      	beq.n	8009fa4 <Move_Syringe_Motor+0xa8>
					{
					   Error= "T";
 8009f9c:	4b21      	ldr	r3, [pc, #132]	@ (800a024 <Move_Syringe_Motor+0x128>)
 8009f9e:	4a23      	ldr	r2, [pc, #140]	@ (800a02c <Move_Syringe_Motor+0x130>)
 8009fa0:	601a      	str	r2, [r3, #0]
					   break;
 8009fa2:	e004      	b.n	8009fae <Move_Syringe_Motor+0xb2>
			   while(pulse_count<Distance )
 8009fa4:	4b1b      	ldr	r3, [pc, #108]	@ (800a014 <Move_Syringe_Motor+0x118>)
 8009fa6:	681a      	ldr	r2, [r3, #0]
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d3d7      	bcc.n	8009f5e <Move_Syringe_Motor+0x62>
					}
			   }
			   Stop_Syringe_Motor();
 8009fae:	f7ff ff4d 	bl	8009e4c <Stop_Syringe_Motor>
 8009fb2:	e022      	b.n	8009ffa <Move_Syringe_Motor+0xfe>
		   }
		   else if(!Direction)
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d11f      	bne.n	8009ffa <Move_Syringe_Motor+0xfe>
		   {
			  uint8_t a= Sensor_Read(Syringe_Home_Sensor);
 8009fba:	4b19      	ldr	r3, [pc, #100]	@ (800a020 <Move_Syringe_Motor+0x124>)
 8009fbc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009fc0:	f003 fd8a 	bl	800dad8 <Sensor_Read>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	72fb      	strb	r3, [r7, #11]
	//		  Send_Count(a);
			  if(!a)	 // If already it is at Z home do not move
 8009fc8:	7afb      	ldrb	r3, [r7, #11]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d115      	bne.n	8009ffa <Move_Syringe_Motor+0xfe>
			   {
				  Start_Syringe_Motor()  ;// 1kHz, 50% duty, 500 pulses
 8009fce:	f7ff ff27 	bl	8009e20 <Start_Syringe_Motor>
				   while(pulse_count<=Distance )
 8009fd2:	e00b      	b.n	8009fec <Move_Syringe_Motor+0xf0>
				   {
						if(Sensor_Read(Syringe_Home_Sensor)) // After 3 pulses if it is reached Z home, do not give further pusles
 8009fd4:	4b12      	ldr	r3, [pc, #72]	@ (800a020 <Move_Syringe_Motor+0x124>)
 8009fd6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009fda:	f003 fd7d 	bl	800dad8 <Sensor_Read>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d003      	beq.n	8009fec <Move_Syringe_Motor+0xf0>
						{
							Error= "T";
 8009fe4:	4b0f      	ldr	r3, [pc, #60]	@ (800a024 <Move_Syringe_Motor+0x128>)
 8009fe6:	4a11      	ldr	r2, [pc, #68]	@ (800a02c <Move_Syringe_Motor+0x130>)
 8009fe8:	601a      	str	r2, [r3, #0]
						    break;
 8009fea:	e004      	b.n	8009ff6 <Move_Syringe_Motor+0xfa>
				   while(pulse_count<=Distance )
 8009fec:	4b09      	ldr	r3, [pc, #36]	@ (800a014 <Move_Syringe_Motor+0x118>)
 8009fee:	681a      	ldr	r2, [r3, #0]
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d9ee      	bls.n	8009fd4 <Move_Syringe_Motor+0xd8>
						}
				   }
				   Stop_Syringe_Motor();
 8009ff6:	f7ff ff29 	bl	8009e4c <Stop_Syringe_Motor>
		       }
		   }
		   	sensor_reached=0;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	613b      	str	r3, [r7, #16]
		    Syringe_Motor_Dis;
 8009ffe:	2201      	movs	r2, #1
 800a000:	2101      	movs	r1, #1
 800a002:	4806      	ldr	r0, [pc, #24]	@ (800a01c <Move_Syringe_Motor+0x120>)
 800a004:	f005 fcda 	bl	800f9bc <HAL_GPIO_WritePin>
		   	Stop_Syringe_Motor();
 800a008:	f7ff ff20 	bl	8009e4c <Stop_Syringe_Motor>

}
 800a00c:	bf00      	nop
 800a00e:	3718      	adds	r7, #24
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}
 800a014:	200005cc 	.word	0x200005cc
 800a018:	40020800 	.word	0x40020800
 800a01c:	40021000 	.word	0x40021000
 800a020:	20000298 	.word	0x20000298
 800a024:	20000014 	.word	0x20000014
 800a028:	08018f40 	.word	0x08018f40
 800a02c:	08018f44 	.word	0x08018f44

0800a030 <Start_X_Motor>:
 extern char *Error;
unsigned int  X_motor_speed=1500;
unsigned int  X_pulses=0;

void Start_X_Motor()
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b082      	sub	sp, #8
 800a034:	af02      	add	r7, sp, #8
	 Start_PWM(X_MOTOR_TIMER, X_MOTOR_TIMER_CHANNEL, X_motor_speed, 50, X_pulses);  // 1kHz, 50% duty, 500 pulses
 800a036:	4b06      	ldr	r3, [pc, #24]	@ (800a050 <Start_X_Motor+0x20>)
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	4b06      	ldr	r3, [pc, #24]	@ (800a054 <Start_X_Motor+0x24>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	2332      	movs	r3, #50	@ 0x32
 800a042:	2100      	movs	r1, #0
 800a044:	4804      	ldr	r0, [pc, #16]	@ (800a058 <Start_X_Motor+0x28>)
 800a046:	f004 fba9 	bl	800e79c <Start_PWM>

}
 800a04a:	bf00      	nop
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}
 800a050:	20000010 	.word	0x20000010
 800a054:	200004f0 	.word	0x200004f0
 800a058:	200006f8 	.word	0x200006f8

0800a05c <Stop_X_Motor>:
void Stop_X_Motor()
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	af00      	add	r7, sp, #0
//	Stop_PWM(X_MOTOR_TIMER, X_MOTOR_TIMER_CHANNEL);
	HAL_TIM_PWM_Stop(&htim10 , TIM_CHANNEL_1);
 800a060:	2100      	movs	r1, #0
 800a062:	4804      	ldr	r0, [pc, #16]	@ (800a074 <Stop_X_Motor+0x18>)
 800a064:	f007 fe1a 	bl	8011c9c <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim10); // Stop interrupt
 800a068:	4802      	ldr	r0, [pc, #8]	@ (800a074 <Stop_X_Motor+0x18>)
 800a06a:	f007 fcc7 	bl	80119fc <HAL_TIM_Base_Stop_IT>
}
 800a06e:	bf00      	nop
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	200006f8 	.word	0x200006f8

0800a078 <Home_X_Motor>:
void Home_X_Motor(int Direction,uint32_t Maximum_Pulses)
{
 800a078:	b590      	push	{r4, r7, lr}
 800a07a:	b089      	sub	sp, #36	@ 0x24
 800a07c:	af02      	add	r7, sp, #8
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
	      pulse_count=0;
 800a082:	4ba9      	ldr	r3, [pc, #676]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a084:	2200      	movs	r2, #0
 800a086:	601a      	str	r2, [r3, #0]
	      int direction_reset=0,X_Home_Check=0;
 800a088:	2300      	movs	r3, #0
 800a08a:	617b      	str	r3, [r7, #20]
 800a08c:	2300      	movs	r3, #0
 800a08e:	613b      	str	r3, [r7, #16]
		  int sensor_reached=0; // if sesner is sesned con firmy then this bit is set to 1. To take decition at the end of the function based on the bit starte not dpenet on realtime sensor state.
 800a090:	2300      	movs	r3, #0
 800a092:	60fb      	str	r3, [r7, #12]
		if(Direction)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2b00      	cmp	r3, #0
 800a098:	f000 80d4 	beq.w	800a244 <Home_X_Motor+0x1cc>
		{
		  X_Motor_Dir_AClk;
 800a09c:	2200      	movs	r2, #0
 800a09e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a0a2:	48a2      	ldr	r0, [pc, #648]	@ (800a32c <Home_X_Motor+0x2b4>)
 800a0a4:	f005 fc8a 	bl	800f9bc <HAL_GPIO_WritePin>
		  X_Motor_En;
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	2108      	movs	r1, #8
 800a0ac:	48a0      	ldr	r0, [pc, #640]	@ (800a330 <Home_X_Motor+0x2b8>)
 800a0ae:	f005 fc85 	bl	800f9bc <HAL_GPIO_WritePin>
		  if((!Sensor_Read(Reagent_Probe_Position_Sensor))&& (!Sensor_Read(Nozzle_Probe_Position_Sensor)))
 800a0b2:	4ba0      	ldr	r3, [pc, #640]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a0b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a0b8:	f003 fd0e 	bl	800dad8 <Sensor_Read>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d10b      	bne.n	800a0da <Home_X_Motor+0x62>
 800a0c2:	4b9d      	ldr	r3, [pc, #628]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a0c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a0c8:	f003 fd06 	bl	800dad8 <Sensor_Read>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d103      	bne.n	800a0da <Home_X_Motor+0x62>
		  {
	//		  Start_X_Motor()  ;// 1kHz, 50% duty, 500 pulses
			  sensor_reached=1;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	60fb      	str	r3, [r7, #12]
			  X_Home_Check=1;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	613b      	str	r3, [r7, #16]
		  }

		  if(((!Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a0da:	4b96      	ldr	r3, [pc, #600]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a0dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a0e0:	f003 fcfa 	bl	800dad8 <Sensor_Read>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d107      	bne.n	800a0fa <Home_X_Motor+0x82>
 800a0ea:	4b93      	ldr	r3, [pc, #588]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a0ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a0f0:	f003 fcf2 	bl	800dad8 <Sensor_Read>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d11f      	bne.n	800a13a <Home_X_Motor+0xc2>
			 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (!Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a0fa:	4b8e      	ldr	r3, [pc, #568]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a0fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a100:	f003 fcea 	bl	800dad8 <Sensor_Read>
 800a104:	4603      	mov	r3, r0
		  if(((!Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a106:	2b00      	cmp	r3, #0
 800a108:	d007      	beq.n	800a11a <Home_X_Motor+0xa2>
			 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (!Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a10a:	4b8b      	ldr	r3, [pc, #556]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a10c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a110:	f003 fce2 	bl	800dad8 <Sensor_Read>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d00f      	beq.n	800a13a <Home_X_Motor+0xc2>
			 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor))) )	 // If already it is at Z home do not move
 800a11a:	4b86      	ldr	r3, [pc, #536]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a11c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a120:	f003 fcda 	bl	800dad8 <Sensor_Read>
 800a124:	4603      	mov	r3, r0
			 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (!Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a126:	2b00      	cmp	r3, #0
 800a128:	d048      	beq.n	800a1bc <Home_X_Motor+0x144>
			 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor))) )	 // If already it is at Z home do not move
 800a12a:	4b83      	ldr	r3, [pc, #524]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a12c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a130:	f003 fcd2 	bl	800dad8 <Sensor_Read>
 800a134:	4603      	mov	r3, r0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d040      	beq.n	800a1bc <Home_X_Motor+0x144>
		   {

			  Start_X_Motor()  ;// 1kHz, 50% duty, 500 pulses
 800a13a:	f7ff ff79 	bl	800a030 <Start_X_Motor>
			   while(pulse_count<=Maximum_Pulses )
 800a13e:	e038      	b.n	800a1b2 <Home_X_Motor+0x13a>
			   {
					if((!Sensor_Read(Reagent_Probe_Position_Sensor))& (!Sensor_Read(Nozzle_Probe_Position_Sensor))) // hOME
 800a140:	4b7c      	ldr	r3, [pc, #496]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a142:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a146:	f003 fcc7 	bl	800dad8 <Sensor_Read>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	bf0c      	ite	eq
 800a150:	2301      	moveq	r3, #1
 800a152:	2300      	movne	r3, #0
 800a154:	b2dc      	uxtb	r4, r3
 800a156:	4b78      	ldr	r3, [pc, #480]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a158:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a15c:	f003 fcbc 	bl	800dad8 <Sensor_Read>
 800a160:	4603      	mov	r3, r0
 800a162:	2b00      	cmp	r3, #0
 800a164:	bf0c      	ite	eq
 800a166:	2301      	moveq	r3, #1
 800a168:	2300      	movne	r3, #0
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	4023      	ands	r3, r4
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	2b00      	cmp	r3, #0
 800a172:	d002      	beq.n	800a17a <Home_X_Motor+0x102>
					{
						sensor_reached =1;
 800a174:	2301      	movs	r3, #1
 800a176:	60fb      	str	r3, [r7, #12]
						break;
 800a178:	e020      	b.n	800a1bc <Home_X_Motor+0x144>
					}
					else if(Sensor_Read(X_EOT_Sensor))
 800a17a:	4b70      	ldr	r3, [pc, #448]	@ (800a33c <Home_X_Motor+0x2c4>)
 800a17c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a180:	f003 fcaa 	bl	800dad8 <Sensor_Read>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00a      	beq.n	800a1a0 <Home_X_Motor+0x128>
					{
						pulse_count=0;
 800a18a:	4b67      	ldr	r3, [pc, #412]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a18c:	2200      	movs	r2, #0
 800a18e:	601a      	str	r2, [r3, #0]
						direction_reset=1;
 800a190:	2301      	movs	r3, #1
 800a192:	617b      	str	r3, [r7, #20]
						X_Motor_Dir_Clk;
 800a194:	2201      	movs	r2, #1
 800a196:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a19a:	4864      	ldr	r0, [pc, #400]	@ (800a32c <Home_X_Motor+0x2b4>)
 800a19c:	f005 fc0e 	bl	800f9bc <HAL_GPIO_WritePin>
					}
					if(pulse_count==Maximum_Pulses )
 800a1a0:	4b61      	ldr	r3, [pc, #388]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	683a      	ldr	r2, [r7, #0]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d103      	bne.n	800a1b2 <Home_X_Motor+0x13a>
					{
						Error="D";
 800a1aa:	4b65      	ldr	r3, [pc, #404]	@ (800a340 <Home_X_Motor+0x2c8>)
 800a1ac:	4a65      	ldr	r2, [pc, #404]	@ (800a344 <Home_X_Motor+0x2cc>)
 800a1ae:	601a      	str	r2, [r3, #0]
						break;
 800a1b0:	e004      	b.n	800a1bc <Home_X_Motor+0x144>
			   while(pulse_count<=Maximum_Pulses )
 800a1b2:	4b5d      	ldr	r3, [pc, #372]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	683a      	ldr	r2, [r7, #0]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d2c1      	bcs.n	800a140 <Home_X_Motor+0xc8>
					}
               }
		  }
		  if((sensor_reached==1)&&((direction_reset==0)||(X_Home_Check==1)))
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d13e      	bne.n	800a240 <Home_X_Motor+0x1c8>
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d002      	beq.n	800a1ce <Home_X_Motor+0x156>
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d138      	bne.n	800a240 <Home_X_Motor+0x1c8>
		  {
			  X_Motor_Dir_AClk;
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a1d4:	4855      	ldr	r0, [pc, #340]	@ (800a32c <Home_X_Motor+0x2b4>)
 800a1d6:	f005 fbf1 	bl	800f9bc <HAL_GPIO_WritePin>
			  Start_PWM(X_MOTOR_TIMER, X_MOTOR_TIMER_CHANNEL, 500, 50, X_pulses);
 800a1da:	4b5b      	ldr	r3, [pc, #364]	@ (800a348 <Home_X_Motor+0x2d0>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	9300      	str	r3, [sp, #0]
 800a1e0:	2332      	movs	r3, #50	@ 0x32
 800a1e2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800a1e6:	2100      	movs	r1, #0
 800a1e8:	4858      	ldr	r0, [pc, #352]	@ (800a34c <Home_X_Motor+0x2d4>)
 800a1ea:	f004 fad7 	bl	800e79c <Start_PWM>
			  pulse_count=0;
 800a1ee:	4b4e      	ldr	r3, [pc, #312]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	601a      	str	r2, [r3, #0]
			  while(pulse_count<50);
 800a1f4:	bf00      	nop
 800a1f6:	4b4c      	ldr	r3, [pc, #304]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	2b31      	cmp	r3, #49	@ 0x31
 800a1fc:	d9fb      	bls.n	800a1f6 <Home_X_Motor+0x17e>
			  pulse_count=0;
 800a1fe:	4b4a      	ldr	r3, [pc, #296]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a200:	2200      	movs	r2, #0
 800a202:	601a      	str	r2, [r3, #0]
			  X_Motor_Dir_Clk;
 800a204:	2201      	movs	r2, #1
 800a206:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a20a:	4848      	ldr	r0, [pc, #288]	@ (800a32c <Home_X_Motor+0x2b4>)
 800a20c:	f005 fbd6 	bl	800f9bc <HAL_GPIO_WritePin>
			  while(pulse_count<500)
 800a210:	e00f      	b.n	800a232 <Home_X_Motor+0x1ba>
			  {
				  if((!Sensor_Read(Reagent_Probe_Position_Sensor))&& (!Sensor_Read(Nozzle_Probe_Position_Sensor)))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 800a212:	4b48      	ldr	r3, [pc, #288]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a214:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a218:	f003 fc5e 	bl	800dad8 <Sensor_Read>
 800a21c:	4603      	mov	r3, r0
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d107      	bne.n	800a232 <Home_X_Motor+0x1ba>
 800a222:	4b45      	ldr	r3, [pc, #276]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a224:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a228:	f003 fc56 	bl	800dad8 <Sensor_Read>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d005      	beq.n	800a23e <Home_X_Motor+0x1c6>
			  while(pulse_count<500)
 800a232:	4b3d      	ldr	r3, [pc, #244]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a23a:	d3ea      	bcc.n	800a212 <Home_X_Motor+0x19a>
 800a23c:	e000      	b.n	800a240 <Home_X_Motor+0x1c8>
				  if((!Sensor_Read(Reagent_Probe_Position_Sensor))&& (!Sensor_Read(Nozzle_Probe_Position_Sensor)))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 800a23e:	bf00      	nop
			  }

		  }
		  Stop_X_Motor();
 800a240:	f7ff ff0c 	bl	800a05c <Stop_X_Motor>
		}
		if(!Direction)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2b00      	cmp	r3, #0
 800a248:	f040 80c8 	bne.w	800a3dc <Home_X_Motor+0x364>
		{
		    X_Motor_Dir_Clk;
 800a24c:	2201      	movs	r2, #1
 800a24e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a252:	4836      	ldr	r0, [pc, #216]	@ (800a32c <Home_X_Motor+0x2b4>)
 800a254:	f005 fbb2 	bl	800f9bc <HAL_GPIO_WritePin>
			X_Motor_En;
 800a258:	2200      	movs	r2, #0
 800a25a:	2108      	movs	r1, #8
 800a25c:	4834      	ldr	r0, [pc, #208]	@ (800a330 <Home_X_Motor+0x2b8>)
 800a25e:	f005 fbad 	bl	800f9bc <HAL_GPIO_WritePin>
			 if((!Sensor_Read(Reagent_Probe_Position_Sensor))&& (!Sensor_Read(Nozzle_Probe_Position_Sensor)))
 800a262:	4b34      	ldr	r3, [pc, #208]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a264:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a268:	f003 fc36 	bl	800dad8 <Sensor_Read>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d10b      	bne.n	800a28a <Home_X_Motor+0x212>
 800a272:	4b31      	ldr	r3, [pc, #196]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a274:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a278:	f003 fc2e 	bl	800dad8 <Sensor_Read>
 800a27c:	4603      	mov	r3, r0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d103      	bne.n	800a28a <Home_X_Motor+0x212>
			  {
	//			 Start_X_Motor()  ;// 1kHz, 50% duty, 500 pulses
				  sensor_reached=1;
 800a282:	2301      	movs	r3, #1
 800a284:	60fb      	str	r3, [r7, #12]
				  X_Home_Check=1;
 800a286:	2301      	movs	r3, #1
 800a288:	613b      	str	r3, [r7, #16]
			  }

		      if(((!Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a28a:	4b2a      	ldr	r3, [pc, #168]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a28c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a290:	f003 fc22 	bl	800dad8 <Sensor_Read>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d107      	bne.n	800a2aa <Home_X_Motor+0x232>
 800a29a:	4b27      	ldr	r3, [pc, #156]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a29c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a2a0:	f003 fc1a 	bl	800dad8 <Sensor_Read>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d11f      	bne.n	800a2ea <Home_X_Motor+0x272>
					 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (!Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a2aa:	4b22      	ldr	r3, [pc, #136]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a2ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a2b0:	f003 fc12 	bl	800dad8 <Sensor_Read>
 800a2b4:	4603      	mov	r3, r0
		      if(((!Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d007      	beq.n	800a2ca <Home_X_Motor+0x252>
					 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (!Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a2ba:	4b1f      	ldr	r3, [pc, #124]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a2bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a2c0:	f003 fc0a 	bl	800dad8 <Sensor_Read>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d00f      	beq.n	800a2ea <Home_X_Motor+0x272>
					 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor))) )	 // If already it is at Z home do not move
 800a2ca:	4b1a      	ldr	r3, [pc, #104]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a2cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a2d0:	f003 fc02 	bl	800dad8 <Sensor_Read>
 800a2d4:	4603      	mov	r3, r0
					 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (!Sensor_Read(Nozzle_Probe_Position_Sensor)))||
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d03f      	beq.n	800a35a <Home_X_Motor+0x2e2>
					 ((Sensor_Read(Reagent_Probe_Position_Sensor)) && (Sensor_Read(Nozzle_Probe_Position_Sensor))) )	 // If already it is at Z home do not move
 800a2da:	4b17      	ldr	r3, [pc, #92]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a2dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a2e0:	f003 fbfa 	bl	800dad8 <Sensor_Read>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d037      	beq.n	800a35a <Home_X_Motor+0x2e2>
				   {
					  Start_X_Motor()  ;// 1kHz, 50% duty, 500 pulses
 800a2ea:	f7ff fea1 	bl	800a030 <Start_X_Motor>
					   while(pulse_count<=Maximum_Pulses )
 800a2ee:	e02f      	b.n	800a350 <Home_X_Motor+0x2d8>
					   {
							if((!Sensor_Read(Reagent_Probe_Position_Sensor))&& (!Sensor_Read(Nozzle_Probe_Position_Sensor))) // hOME
 800a2f0:	4b10      	ldr	r3, [pc, #64]	@ (800a334 <Home_X_Motor+0x2bc>)
 800a2f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a2f6:	f003 fbef 	bl	800dad8 <Sensor_Read>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d10a      	bne.n	800a316 <Home_X_Motor+0x29e>
 800a300:	4b0d      	ldr	r3, [pc, #52]	@ (800a338 <Home_X_Motor+0x2c0>)
 800a302:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a306:	f003 fbe7 	bl	800dad8 <Sensor_Read>
 800a30a:	4603      	mov	r3, r0
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d102      	bne.n	800a316 <Home_X_Motor+0x29e>
							{
								sensor_reached =1;
 800a310:	2301      	movs	r3, #1
 800a312:	60fb      	str	r3, [r7, #12]
								break;
 800a314:	e021      	b.n	800a35a <Home_X_Motor+0x2e2>
							}
							if(pulse_count==Maximum_Pulses )
 800a316:	4b04      	ldr	r3, [pc, #16]	@ (800a328 <Home_X_Motor+0x2b0>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	683a      	ldr	r2, [r7, #0]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d117      	bne.n	800a350 <Home_X_Motor+0x2d8>
							{
								Error="D";
 800a320:	4b07      	ldr	r3, [pc, #28]	@ (800a340 <Home_X_Motor+0x2c8>)
 800a322:	4a08      	ldr	r2, [pc, #32]	@ (800a344 <Home_X_Motor+0x2cc>)
 800a324:	601a      	str	r2, [r3, #0]
								break;
 800a326:	e018      	b.n	800a35a <Home_X_Motor+0x2e2>
 800a328:	200005cc 	.word	0x200005cc
 800a32c:	40020400 	.word	0x40020400
 800a330:	40021000 	.word	0x40021000
 800a334:	20000270 	.word	0x20000270
 800a338:	20000278 	.word	0x20000278
 800a33c:	20000290 	.word	0x20000290
 800a340:	20000014 	.word	0x20000014
 800a344:	08018f48 	.word	0x08018f48
 800a348:	200004f0 	.word	0x200004f0
 800a34c:	200006f8 	.word	0x200006f8
					   while(pulse_count<=Maximum_Pulses )
 800a350:	4b24      	ldr	r3, [pc, #144]	@ (800a3e4 <Home_X_Motor+0x36c>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	683a      	ldr	r2, [r7, #0]
 800a356:	429a      	cmp	r2, r3
 800a358:	d2ca      	bcs.n	800a2f0 <Home_X_Motor+0x278>
							}
					   }

				  }
		      if((sensor_reached==1)&&(X_Home_Check==1))
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d13b      	bne.n	800a3d8 <Home_X_Motor+0x360>
 800a360:	693b      	ldr	r3, [r7, #16]
 800a362:	2b01      	cmp	r3, #1
 800a364:	d138      	bne.n	800a3d8 <Home_X_Motor+0x360>
			  {
		    	  X_Motor_Dir_AClk;
 800a366:	2200      	movs	r2, #0
 800a368:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a36c:	481e      	ldr	r0, [pc, #120]	@ (800a3e8 <Home_X_Motor+0x370>)
 800a36e:	f005 fb25 	bl	800f9bc <HAL_GPIO_WritePin>
		    	 			  Start_PWM(X_MOTOR_TIMER, X_MOTOR_TIMER_CHANNEL, 500, 50, X_pulses);
 800a372:	4b1e      	ldr	r3, [pc, #120]	@ (800a3ec <Home_X_Motor+0x374>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	2332      	movs	r3, #50	@ 0x32
 800a37a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800a37e:	2100      	movs	r1, #0
 800a380:	481b      	ldr	r0, [pc, #108]	@ (800a3f0 <Home_X_Motor+0x378>)
 800a382:	f004 fa0b 	bl	800e79c <Start_PWM>
		    	 			  pulse_count=0;
 800a386:	4b17      	ldr	r3, [pc, #92]	@ (800a3e4 <Home_X_Motor+0x36c>)
 800a388:	2200      	movs	r2, #0
 800a38a:	601a      	str	r2, [r3, #0]
		    	 			  while(pulse_count<50);
 800a38c:	bf00      	nop
 800a38e:	4b15      	ldr	r3, [pc, #84]	@ (800a3e4 <Home_X_Motor+0x36c>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b31      	cmp	r3, #49	@ 0x31
 800a394:	d9fb      	bls.n	800a38e <Home_X_Motor+0x316>
		    	 			  pulse_count=0;
 800a396:	4b13      	ldr	r3, [pc, #76]	@ (800a3e4 <Home_X_Motor+0x36c>)
 800a398:	2200      	movs	r2, #0
 800a39a:	601a      	str	r2, [r3, #0]
		    	 			  X_Motor_Dir_Clk;
 800a39c:	2201      	movs	r2, #1
 800a39e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a3a2:	4811      	ldr	r0, [pc, #68]	@ (800a3e8 <Home_X_Motor+0x370>)
 800a3a4:	f005 fb0a 	bl	800f9bc <HAL_GPIO_WritePin>
		    	 			  while(pulse_count<500)
 800a3a8:	e00f      	b.n	800a3ca <Home_X_Motor+0x352>
		    	 			  {
		    	 				  if((!Sensor_Read(Reagent_Probe_Position_Sensor))&& (!Sensor_Read(Nozzle_Probe_Position_Sensor)))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 800a3aa:	4b12      	ldr	r3, [pc, #72]	@ (800a3f4 <Home_X_Motor+0x37c>)
 800a3ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a3b0:	f003 fb92 	bl	800dad8 <Sensor_Read>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d107      	bne.n	800a3ca <Home_X_Motor+0x352>
 800a3ba:	4b0f      	ldr	r3, [pc, #60]	@ (800a3f8 <Home_X_Motor+0x380>)
 800a3bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a3c0:	f003 fb8a 	bl	800dad8 <Sensor_Read>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d005      	beq.n	800a3d6 <Home_X_Motor+0x35e>
		    	 			  while(pulse_count<500)
 800a3ca:	4b06      	ldr	r3, [pc, #24]	@ (800a3e4 <Home_X_Motor+0x36c>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a3d2:	d3ea      	bcc.n	800a3aa <Home_X_Motor+0x332>
 800a3d4:	e000      	b.n	800a3d8 <Home_X_Motor+0x360>
		    	 				  if((!Sensor_Read(Reagent_Probe_Position_Sensor))&& (!Sensor_Read(Nozzle_Probe_Position_Sensor)))  break;// After 3 pulses if it is reached Z home, do not give further pusles
 800a3d6:	bf00      	nop
		    	 			  }
			  }
		      Stop_X_Motor();
 800a3d8:	f7ff fe40 	bl	800a05c <Stop_X_Motor>
		}


}
 800a3dc:	bf00      	nop
 800a3de:	371c      	adds	r7, #28
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd90      	pop	{r4, r7, pc}
 800a3e4:	200005cc 	.word	0x200005cc
 800a3e8:	40020400 	.word	0x40020400
 800a3ec:	200004f0 	.word	0x200004f0
 800a3f0:	200006f8 	.word	0x200006f8
 800a3f4:	20000270 	.word	0x20000270
 800a3f8:	20000278 	.word	0x20000278

0800a3fc <Move_X_Motor>:

void Move_X_Motor(int Direction,int distance_pulse,unsigned int Num_Of_Strips)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b08c      	sub	sp, #48	@ 0x30
 800a400:	af00      	add	r7, sp, #0
 800a402:	60f8      	str	r0, [r7, #12]
 800a404:	60b9      	str	r1, [r7, #8]
 800a406:	607a      	str	r2, [r7, #4]
	unsigned int Sensor_status,probe_nozzle_strip_gap=300,reagent_bottle_gap=600;
 800a408:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800a40c:	623b      	str	r3, [r7, #32]
 800a40e:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800a412:	61fb      	str	r3, [r7, #28]
	unsigned char X_DIR=0;
 800a414:	2300      	movs	r3, #0
 800a416:	76fb      	strb	r3, [r7, #27]
	int sensor_reached=0;
 800a418:	2300      	movs	r3, #0
 800a41a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	X_DIR = Direction;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	76fb      	strb	r3, [r7, #27]
	if(X_DIR)
 800a420:	7efb      	ldrb	r3, [r7, #27]
 800a422:	2b00      	cmp	r3, #0
 800a424:	f000 80c8 	beq.w	800a5b8 <Move_X_Motor+0x1bc>
	{
		pulse_count=0;
 800a428:	4b9c      	ldr	r3, [pc, #624]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a42a:	2200      	movs	r2, #0
 800a42c:	601a      	str	r2, [r3, #0]
		X_Motor_En;
 800a42e:	2200      	movs	r2, #0
 800a430:	2108      	movs	r1, #8
 800a432:	489b      	ldr	r0, [pc, #620]	@ (800a6a0 <Move_X_Motor+0x2a4>)
 800a434:	f005 fac2 	bl	800f9bc <HAL_GPIO_WritePin>
		X_Motor_Dir_AClk;
 800a438:	2200      	movs	r2, #0
 800a43a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a43e:	4899      	ldr	r0, [pc, #612]	@ (800a6a4 <Move_X_Motor+0x2a8>)
 800a440:	f005 fabc 	bl	800f9bc <HAL_GPIO_WritePin>
		Start_X_Motor();
 800a444:	f7ff fdf4 	bl	800a030 <Start_X_Motor>
		while(pulse_count<distance_pulse)
 800a448:	e053      	b.n	800a4f2 <Move_X_Motor+0xf6>
		{
			Sensor_status =( (!(Sensor_Read(Nozzle_Probe_Position_Sensor))) && (!(Sensor_Read(Reagent_Probe_Position_Sensor))));
 800a44a:	4b97      	ldr	r3, [pc, #604]	@ (800a6a8 <Move_X_Motor+0x2ac>)
 800a44c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a450:	f003 fb42 	bl	800dad8 <Sensor_Read>
 800a454:	4603      	mov	r3, r0
 800a456:	2b00      	cmp	r3, #0
 800a458:	d109      	bne.n	800a46e <Move_X_Motor+0x72>
 800a45a:	4b94      	ldr	r3, [pc, #592]	@ (800a6ac <Move_X_Motor+0x2b0>)
 800a45c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a460:	f003 fb3a 	bl	800dad8 <Sensor_Read>
 800a464:	4603      	mov	r3, r0
 800a466:	2b00      	cmp	r3, #0
 800a468:	d101      	bne.n	800a46e <Move_X_Motor+0x72>
 800a46a:	2301      	movs	r3, #1
 800a46c:	e000      	b.n	800a470 <Move_X_Motor+0x74>
 800a46e:	2300      	movs	r3, #0
 800a470:	617b      	str	r3, [r7, #20]
//			putchr('#');
//			Send_Count(Sensor_status);

			if((pulse_count==50) && (Sensor_status==1))
 800a472:	4b8a      	ldr	r3, [pc, #552]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	2b32      	cmp	r3, #50	@ 0x32
 800a478:	d106      	bne.n	800a488 <Move_X_Motor+0x8c>
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d103      	bne.n	800a488 <Move_X_Motor+0x8c>
				{
	              Error="E";
 800a480:	4b8b      	ldr	r3, [pc, #556]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a482:	4a8c      	ldr	r2, [pc, #560]	@ (800a6b4 <Move_X_Motor+0x2b8>)
 800a484:	601a      	str	r2, [r3, #0]
//	              putchr('0');
//	              Send_Count(Sensor_status);
//	              putchr('2');
				 break;
 800a486:	e039      	b.n	800a4fc <Move_X_Motor+0x100>
				}
			if((pulse_count>50) && (Sensor_status==1))
 800a488:	4b84      	ldr	r3, [pc, #528]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	2b32      	cmp	r3, #50	@ 0x32
 800a48e:	d906      	bls.n	800a49e <Move_X_Motor+0xa2>
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	2b01      	cmp	r3, #1
 800a494:	d103      	bne.n	800a49e <Move_X_Motor+0xa2>
				{
				  Error="F";
 800a496:	4b86      	ldr	r3, [pc, #536]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a498:	4a87      	ldr	r2, [pc, #540]	@ (800a6b8 <Move_X_Motor+0x2bc>)
 800a49a:	601a      	str	r2, [r3, #0]
//				  putchr('3');
//				  Send_Count(Sensor_status);
//				  putchr('4');
				 break;
 800a49c:	e02e      	b.n	800a4fc <Move_X_Motor+0x100>
				}
			if(distance_pulse >500)
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a4a4:	dd16      	ble.n	800a4d4 <Move_X_Motor+0xd8>
			{
				if((pulse_count > 50 ) &&(!(Sensor_Read(Reagent_Probe_Position_Sensor))) &&   ((Sensor_Read(Nozzle_Probe_Position_Sensor)))      )
 800a4a6:	4b7d      	ldr	r3, [pc, #500]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	2b32      	cmp	r3, #50	@ 0x32
 800a4ac:	d921      	bls.n	800a4f2 <Move_X_Motor+0xf6>
 800a4ae:	4b7f      	ldr	r3, [pc, #508]	@ (800a6ac <Move_X_Motor+0x2b0>)
 800a4b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a4b4:	f003 fb10 	bl	800dad8 <Sensor_Read>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d119      	bne.n	800a4f2 <Move_X_Motor+0xf6>
 800a4be:	4b7a      	ldr	r3, [pc, #488]	@ (800a6a8 <Move_X_Motor+0x2ac>)
 800a4c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a4c4:	f003 fb08 	bl	800dad8 <Sensor_Read>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d011      	beq.n	800a4f2 <Move_X_Motor+0xf6>
				{
	//				 putchr('5');
					sensor_reached=1;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					break;
 800a4d2:	e013      	b.n	800a4fc <Move_X_Motor+0x100>
				}
			}
			else
			{
				if((pulse_count > 50 ) &&(!(Sensor_Read(Nozzle_Probe_Position_Sensor))))  //tune 500 to the nearest first osition count
 800a4d4:	4b71      	ldr	r3, [pc, #452]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2b32      	cmp	r3, #50	@ 0x32
 800a4da:	d90a      	bls.n	800a4f2 <Move_X_Motor+0xf6>
 800a4dc:	4b72      	ldr	r3, [pc, #456]	@ (800a6a8 <Move_X_Motor+0x2ac>)
 800a4de:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a4e2:	f003 faf9 	bl	800dad8 <Sensor_Read>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d102      	bne.n	800a4f2 <Move_X_Motor+0xf6>
				{
		//			 putchr('6');
					sensor_reached=1;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
					break;
 800a4f0:	e004      	b.n	800a4fc <Move_X_Motor+0x100>
		while(pulse_count<distance_pulse)
 800a4f2:	4b6a      	ldr	r3, [pc, #424]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d3a6      	bcc.n	800a44a <Move_X_Motor+0x4e>
				}
			}

		}

		if(sensor_reached==0)
 800a4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d11a      	bne.n	800a538 <Move_X_Motor+0x13c>
		{
			if((strcmp(Error,"E")!=0) && (strcmp(Error,"F")!=0))
 800a502:	4b6b      	ldr	r3, [pc, #428]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	496b      	ldr	r1, [pc, #428]	@ (800a6b4 <Move_X_Motor+0x2b8>)
 800a508:	4618      	mov	r0, r3
 800a50a:	f7fd fe81 	bl	8008210 <strcmp>
 800a50e:	4603      	mov	r3, r0
 800a510:	2b00      	cmp	r3, #0
 800a512:	d00b      	beq.n	800a52c <Move_X_Motor+0x130>
 800a514:	4b66      	ldr	r3, [pc, #408]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4967      	ldr	r1, [pc, #412]	@ (800a6b8 <Move_X_Motor+0x2bc>)
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7fd fe78 	bl	8008210 <strcmp>
 800a520:	4603      	mov	r3, r0
 800a522:	2b00      	cmp	r3, #0
 800a524:	d002      	beq.n	800a52c <Move_X_Motor+0x130>
			  {
				 Stop_X_Motor();
 800a526:	f7ff fd99 	bl	800a05c <Stop_X_Motor>
			else
			{
				 Error="H"; // 1 st position not reached
				 Stop_X_Motor();
			}
		 return;
 800a52a:	e0f8      	b.n	800a71e <Move_X_Motor+0x322>
				 Error="H"; // 1 st position not reached
 800a52c:	4b60      	ldr	r3, [pc, #384]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a52e:	4a63      	ldr	r2, [pc, #396]	@ (800a6bc <Move_X_Motor+0x2c0>)
 800a530:	601a      	str	r2, [r3, #0]
				 Stop_X_Motor();
 800a532:	f7ff fd93 	bl	800a05c <Stop_X_Motor>
		 return;
 800a536:	e0f2      	b.n	800a71e <Move_X_Motor+0x322>
		}


		if(strcmp(Error,"00")==0)
 800a538:	4b5d      	ldr	r3, [pc, #372]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4960      	ldr	r1, [pc, #384]	@ (800a6c0 <Move_X_Motor+0x2c4>)
 800a53e:	4618      	mov	r0, r3
 800a540:	f7fd fe66 	bl	8008210 <strcmp>
 800a544:	4603      	mov	r3, r0
 800a546:	2b00      	cmp	r3, #0
 800a548:	d134      	bne.n	800a5b4 <Move_X_Motor+0x1b8>
		{
			for(int strip_position=2;strip_position<=Num_Of_Strips;strip_position++)
 800a54a:	2302      	movs	r3, #2
 800a54c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a54e:	e02d      	b.n	800a5ac <Move_X_Motor+0x1b0>
			{
				pulse_count=0;
 800a550:	4b52      	ldr	r3, [pc, #328]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a552:	2200      	movs	r2, #0
 800a554:	601a      	str	r2, [r3, #0]
				while(pulse_count < probe_nozzle_strip_gap)
 800a556:	e021      	b.n	800a59c <Move_X_Motor+0x1a0>
				{
					if(distance_pulse >500)
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a55e:	dd0e      	ble.n	800a57e <Move_X_Motor+0x182>
								{
									if((pulse_count > 50 ) &&(!(Sensor_Read(Reagent_Probe_Position_Sensor))))
 800a560:	4b4e      	ldr	r3, [pc, #312]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	2b32      	cmp	r3, #50	@ 0x32
 800a566:	d919      	bls.n	800a59c <Move_X_Motor+0x1a0>
 800a568:	4b50      	ldr	r3, [pc, #320]	@ (800a6ac <Move_X_Motor+0x2b0>)
 800a56a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a56e:	f003 fab3 	bl	800dad8 <Sensor_Read>
 800a572:	4603      	mov	r3, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d111      	bne.n	800a59c <Move_X_Motor+0x1a0>
									{
										sensor_reached=1;
 800a578:	2301      	movs	r3, #1
 800a57a:	62fb      	str	r3, [r7, #44]	@ 0x2c
										break;
 800a57c:	e013      	b.n	800a5a6 <Move_X_Motor+0x1aa>
									}
								}
								else
								{
									if((pulse_count > 50 ) &&(!(Sensor_Read(Nozzle_Probe_Position_Sensor))))  //tune 500 to the nearest first osition count
 800a57e:	4b47      	ldr	r3, [pc, #284]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2b32      	cmp	r3, #50	@ 0x32
 800a584:	d90a      	bls.n	800a59c <Move_X_Motor+0x1a0>
 800a586:	4b48      	ldr	r3, [pc, #288]	@ (800a6a8 <Move_X_Motor+0x2ac>)
 800a588:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a58c:	f003 faa4 	bl	800dad8 <Sensor_Read>
 800a590:	4603      	mov	r3, r0
 800a592:	2b00      	cmp	r3, #0
 800a594:	d102      	bne.n	800a59c <Move_X_Motor+0x1a0>
									{
										sensor_reached=1;
 800a596:	2301      	movs	r3, #1
 800a598:	62fb      	str	r3, [r7, #44]	@ 0x2c
										break;
 800a59a:	e004      	b.n	800a5a6 <Move_X_Motor+0x1aa>
				while(pulse_count < probe_nozzle_strip_gap)
 800a59c:	4b3f      	ldr	r3, [pc, #252]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	6a3a      	ldr	r2, [r7, #32]
 800a5a2:	429a      	cmp	r2, r3
 800a5a4:	d8d8      	bhi.n	800a558 <Move_X_Motor+0x15c>
			for(int strip_position=2;strip_position<=Num_Of_Strips;strip_position++)
 800a5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ae:	687a      	ldr	r2, [r7, #4]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d2cd      	bcs.n	800a550 <Move_X_Motor+0x154>
								}

				}
			}
		}
		 Stop_X_Motor();
 800a5b4:	f7ff fd52 	bl	800a05c <Stop_X_Motor>
	}
	if(!X_DIR)
 800a5b8:	7efb      	ldrb	r3, [r7, #27]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	f040 80af 	bne.w	800a71e <Move_X_Motor+0x322>
	{
		pulse_count=0;
 800a5c0:	4b36      	ldr	r3, [pc, #216]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	601a      	str	r2, [r3, #0]
		X_Motor_En;
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	2108      	movs	r1, #8
 800a5ca:	4835      	ldr	r0, [pc, #212]	@ (800a6a0 <Move_X_Motor+0x2a4>)
 800a5cc:	f005 f9f6 	bl	800f9bc <HAL_GPIO_WritePin>
		X_Motor_Dir_Clk;
 800a5d0:	2201      	movs	r2, #1
 800a5d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a5d6:	4833      	ldr	r0, [pc, #204]	@ (800a6a4 <Move_X_Motor+0x2a8>)
 800a5d8:	f005 f9f0 	bl	800f9bc <HAL_GPIO_WritePin>
		Start_X_Motor();
 800a5dc:	f7ff fd28 	bl	800a030 <Start_X_Motor>
		while(pulse_count<distance_pulse)
 800a5e0:	e039      	b.n	800a656 <Move_X_Motor+0x25a>
		{
			Sensor_status =( (!(Sensor_Read(Reagent_Probe_Position_Sensor))) && (!(Sensor_Read(Nozzle_Probe_Position_Sensor)))   );
 800a5e2:	4b32      	ldr	r3, [pc, #200]	@ (800a6ac <Move_X_Motor+0x2b0>)
 800a5e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a5e8:	f003 fa76 	bl	800dad8 <Sensor_Read>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d109      	bne.n	800a606 <Move_X_Motor+0x20a>
 800a5f2:	4b2d      	ldr	r3, [pc, #180]	@ (800a6a8 <Move_X_Motor+0x2ac>)
 800a5f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a5f8:	f003 fa6e 	bl	800dad8 <Sensor_Read>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d101      	bne.n	800a606 <Move_X_Motor+0x20a>
 800a602:	2301      	movs	r3, #1
 800a604:	e000      	b.n	800a608 <Move_X_Motor+0x20c>
 800a606:	2300      	movs	r3, #0
 800a608:	617b      	str	r3, [r7, #20]
	//		putchr('@');
	//		Send_Count(Sensor_status);

			if((pulse_count==50) && (Sensor_status==1))
 800a60a:	4b24      	ldr	r3, [pc, #144]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	2b32      	cmp	r3, #50	@ 0x32
 800a610:	d106      	bne.n	800a620 <Move_X_Motor+0x224>
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	2b01      	cmp	r3, #1
 800a616:	d103      	bne.n	800a620 <Move_X_Motor+0x224>
				{
				  Error="E";
 800a618:	4b25      	ldr	r3, [pc, #148]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a61a:	4a26      	ldr	r2, [pc, #152]	@ (800a6b4 <Move_X_Motor+0x2b8>)
 800a61c:	601a      	str	r2, [r3, #0]
				 break;
 800a61e:	e01f      	b.n	800a660 <Move_X_Motor+0x264>
				}

			if((pulse_count>50) &&  (Sensor_status==1))
 800a620:	4b1e      	ldr	r3, [pc, #120]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	2b32      	cmp	r3, #50	@ 0x32
 800a626:	d906      	bls.n	800a636 <Move_X_Motor+0x23a>
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d103      	bne.n	800a636 <Move_X_Motor+0x23a>
				{
				  Error="F";
 800a62e:	4b20      	ldr	r3, [pc, #128]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a630:	4a21      	ldr	r2, [pc, #132]	@ (800a6b8 <Move_X_Motor+0x2bc>)
 800a632:	601a      	str	r2, [r3, #0]
				 break;
 800a634:	e014      	b.n	800a660 <Move_X_Motor+0x264>
				}

				if((pulse_count > 300 ) &&(!(Sensor_Read(Reagent_Probe_Position_Sensor))))
 800a636:	4b19      	ldr	r3, [pc, #100]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800a63e:	d90a      	bls.n	800a656 <Move_X_Motor+0x25a>
 800a640:	4b1a      	ldr	r3, [pc, #104]	@ (800a6ac <Move_X_Motor+0x2b0>)
 800a642:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a646:	f003 fa47 	bl	800dad8 <Sensor_Read>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d102      	bne.n	800a656 <Move_X_Motor+0x25a>
				{
					sensor_reached=1;
 800a650:	2301      	movs	r3, #1
 800a652:	62fb      	str	r3, [r7, #44]	@ 0x2c
					break;
 800a654:	e004      	b.n	800a660 <Move_X_Motor+0x264>
		while(pulse_count<distance_pulse)
 800a656:	4b11      	ldr	r3, [pc, #68]	@ (800a69c <Move_X_Motor+0x2a0>)
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	429a      	cmp	r2, r3
 800a65e:	d3c0      	bcc.n	800a5e2 <Move_X_Motor+0x1e6>
				}
		}

		if(sensor_reached==0)
 800a660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a662:	2b00      	cmp	r3, #0
 800a664:	d12e      	bne.n	800a6c4 <Move_X_Motor+0x2c8>
		{
				if((strcmp(Error,"E")!=0) && (strcmp(Error,"F")!=0))
 800a666:	4b12      	ldr	r3, [pc, #72]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4912      	ldr	r1, [pc, #72]	@ (800a6b4 <Move_X_Motor+0x2b8>)
 800a66c:	4618      	mov	r0, r3
 800a66e:	f7fd fdcf 	bl	8008210 <strcmp>
 800a672:	4603      	mov	r3, r0
 800a674:	2b00      	cmp	r3, #0
 800a676:	d00b      	beq.n	800a690 <Move_X_Motor+0x294>
 800a678:	4b0d      	ldr	r3, [pc, #52]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	490e      	ldr	r1, [pc, #56]	@ (800a6b8 <Move_X_Motor+0x2bc>)
 800a67e:	4618      	mov	r0, r3
 800a680:	f7fd fdc6 	bl	8008210 <strcmp>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d002      	beq.n	800a690 <Move_X_Motor+0x294>
				  {
					 Stop_X_Motor();
 800a68a:	f7ff fce7 	bl	800a05c <Stop_X_Motor>
				else
				{
					 Error="H"; // 1 st position not reached
					 Stop_X_Motor();
				}
			 return;
 800a68e:	e046      	b.n	800a71e <Move_X_Motor+0x322>
					 Error="H"; // 1 st position not reached
 800a690:	4b07      	ldr	r3, [pc, #28]	@ (800a6b0 <Move_X_Motor+0x2b4>)
 800a692:	4a0a      	ldr	r2, [pc, #40]	@ (800a6bc <Move_X_Motor+0x2c0>)
 800a694:	601a      	str	r2, [r3, #0]
					 Stop_X_Motor();
 800a696:	f7ff fce1 	bl	800a05c <Stop_X_Motor>
			 return;
 800a69a:	e040      	b.n	800a71e <Move_X_Motor+0x322>
 800a69c:	200005cc 	.word	0x200005cc
 800a6a0:	40021000 	.word	0x40021000
 800a6a4:	40020400 	.word	0x40020400
 800a6a8:	20000278 	.word	0x20000278
 800a6ac:	20000270 	.word	0x20000270
 800a6b0:	20000014 	.word	0x20000014
 800a6b4:	08018f4c 	.word	0x08018f4c
 800a6b8:	08018f50 	.word	0x08018f50
 800a6bc:	08018f54 	.word	0x08018f54
 800a6c0:	08018f58 	.word	0x08018f58
		}

		if(strcmp(Error,"00")==0)
 800a6c4:	4b17      	ldr	r3, [pc, #92]	@ (800a724 <Move_X_Motor+0x328>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4917      	ldr	r1, [pc, #92]	@ (800a728 <Move_X_Motor+0x32c>)
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7fd fda0 	bl	8008210 <strcmp>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d121      	bne.n	800a71a <Move_X_Motor+0x31e>
		{
			for(int strip_position=2;strip_position<=Num_Of_Strips;strip_position++)
 800a6d6:	2302      	movs	r3, #2
 800a6d8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6da:	e01a      	b.n	800a712 <Move_X_Motor+0x316>
			{
				pulse_count=0;
 800a6dc:	4b13      	ldr	r3, [pc, #76]	@ (800a72c <Move_X_Motor+0x330>)
 800a6de:	2200      	movs	r2, #0
 800a6e0:	601a      	str	r2, [r3, #0]
				while(pulse_count < reagent_bottle_gap)
 800a6e2:	e00e      	b.n	800a702 <Move_X_Motor+0x306>
				{

					if((pulse_count > 50 )&&( !Sensor_Read(Reagent_Probe_Position_Sensor)))
 800a6e4:	4b11      	ldr	r3, [pc, #68]	@ (800a72c <Move_X_Motor+0x330>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	2b32      	cmp	r3, #50	@ 0x32
 800a6ea:	d90a      	bls.n	800a702 <Move_X_Motor+0x306>
 800a6ec:	4b10      	ldr	r3, [pc, #64]	@ (800a730 <Move_X_Motor+0x334>)
 800a6ee:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a6f2:	f003 f9f1 	bl	800dad8 <Sensor_Read>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d102      	bne.n	800a702 <Move_X_Motor+0x306>
					{
						sensor_reached=1;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
						break;
 800a700:	e004      	b.n	800a70c <Move_X_Motor+0x310>
				while(pulse_count < reagent_bottle_gap)
 800a702:	4b0a      	ldr	r3, [pc, #40]	@ (800a72c <Move_X_Motor+0x330>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	69fa      	ldr	r2, [r7, #28]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d8eb      	bhi.n	800a6e4 <Move_X_Motor+0x2e8>
			for(int strip_position=2;strip_position<=Num_Of_Strips;strip_position++)
 800a70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70e:	3301      	adds	r3, #1
 800a710:	627b      	str	r3, [r7, #36]	@ 0x24
 800a712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	429a      	cmp	r2, r3
 800a718:	d2e0      	bcs.n	800a6dc <Move_X_Motor+0x2e0>
					}
				}
			}
		}
	   Stop_X_Motor();
 800a71a:	f7ff fc9f 	bl	800a05c <Stop_X_Motor>
	}
}
 800a71e:	3730      	adds	r7, #48	@ 0x30
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}
 800a724:	20000014 	.word	0x20000014
 800a728:	08018f58 	.word	0x08018f58
 800a72c:	200005cc 	.word	0x200005cc
 800a730:	20000270 	.word	0x20000270

0800a734 <Move_X_Motor_Next_Position>:


void Move_X_Motor_Next_Position(int Direction,int distance_pulse,unsigned int StripOrReagent)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b086      	sub	sp, #24
 800a738:	af00      	add	r7, sp, #0
 800a73a:	60f8      	str	r0, [r7, #12]
 800a73c:	60b9      	str	r1, [r7, #8]
 800a73e:	607a      	str	r2, [r7, #4]
//	unsigned int probe_nozzle_strip_gap=300,reagent_bottle_gap=700;
	unsigned char X_DIR=0;
 800a740:	2300      	movs	r3, #0
 800a742:	74fb      	strb	r3, [r7, #19]
	int sensor_reached=0;
 800a744:	2300      	movs	r3, #0
 800a746:	617b      	str	r3, [r7, #20]

	X_DIR = Direction;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	74fb      	strb	r3, [r7, #19]
	if(X_DIR)
 800a74c:	7cfb      	ldrb	r3, [r7, #19]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d06e      	beq.n	800a830 <Move_X_Motor_Next_Position+0xfc>
	{
		pulse_count=0;
 800a752:	4b60      	ldr	r3, [pc, #384]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a754:	2200      	movs	r2, #0
 800a756:	601a      	str	r2, [r3, #0]
		X_Motor_En;
 800a758:	2200      	movs	r2, #0
 800a75a:	2108      	movs	r1, #8
 800a75c:	485e      	ldr	r0, [pc, #376]	@ (800a8d8 <Move_X_Motor_Next_Position+0x1a4>)
 800a75e:	f005 f92d 	bl	800f9bc <HAL_GPIO_WritePin>
		X_Motor_Dir_AClk;
 800a762:	2200      	movs	r2, #0
 800a764:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a768:	485c      	ldr	r0, [pc, #368]	@ (800a8dc <Move_X_Motor_Next_Position+0x1a8>)
 800a76a:	f005 f927 	bl	800f9bc <HAL_GPIO_WritePin>

		Start_X_Motor();
 800a76e:	f7ff fc5f 	bl	800a030 <Start_X_Motor>
		while(pulse_count<distance_pulse)
 800a772:	e043      	b.n	800a7fc <Move_X_Motor_Next_Position+0xc8>
		{

			if(StripOrReagent==NOZZLE)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2b02      	cmp	r3, #2
 800a778:	d11e      	bne.n	800a7b8 <Move_X_Motor_Next_Position+0x84>
			{

				 if((pulse_count==50) && ( (!Sensor_Read(Nozzle_Probe_Position_Sensor))))
 800a77a:	4b56      	ldr	r3, [pc, #344]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	2b32      	cmp	r3, #50	@ 0x32
 800a780:	d10b      	bne.n	800a79a <Move_X_Motor_Next_Position+0x66>
 800a782:	4b57      	ldr	r3, [pc, #348]	@ (800a8e0 <Move_X_Motor_Next_Position+0x1ac>)
 800a784:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a788:	f003 f9a6 	bl	800dad8 <Sensor_Read>
 800a78c:	4603      	mov	r3, r0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d103      	bne.n	800a79a <Move_X_Motor_Next_Position+0x66>
					{

						Error="G";	// 	Does not leave the last position
 800a792:	4b54      	ldr	r3, [pc, #336]	@ (800a8e4 <Move_X_Motor_Next_Position+0x1b0>)
 800a794:	4a54      	ldr	r2, [pc, #336]	@ (800a8e8 <Move_X_Motor_Next_Position+0x1b4>)
 800a796:	601a      	str	r2, [r3, #0]
						break;
 800a798:	e035      	b.n	800a806 <Move_X_Motor_Next_Position+0xd2>
					}
				if((pulse_count >51 ) &&(!(Sensor_Read(Nozzle_Probe_Position_Sensor))))
 800a79a:	4b4e      	ldr	r3, [pc, #312]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	2b33      	cmp	r3, #51	@ 0x33
 800a7a0:	d92c      	bls.n	800a7fc <Move_X_Motor_Next_Position+0xc8>
 800a7a2:	4b4f      	ldr	r3, [pc, #316]	@ (800a8e0 <Move_X_Motor_Next_Position+0x1ac>)
 800a7a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a7a8:	f003 f996 	bl	800dad8 <Sensor_Read>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d124      	bne.n	800a7fc <Move_X_Motor_Next_Position+0xc8>
				{
					sensor_reached=1;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	617b      	str	r3, [r7, #20]
					break;
 800a7b6:	e026      	b.n	800a806 <Move_X_Motor_Next_Position+0xd2>
				}
			}
			else if(StripOrReagent == PROBE)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2b01      	cmp	r3, #1
 800a7bc:	d11e      	bne.n	800a7fc <Move_X_Motor_Next_Position+0xc8>
			{
				 if((pulse_count==50) && ( (!Sensor_Read(Reagent_Probe_Position_Sensor))))
 800a7be:	4b45      	ldr	r3, [pc, #276]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	2b32      	cmp	r3, #50	@ 0x32
 800a7c4:	d10b      	bne.n	800a7de <Move_X_Motor_Next_Position+0xaa>
 800a7c6:	4b49      	ldr	r3, [pc, #292]	@ (800a8ec <Move_X_Motor_Next_Position+0x1b8>)
 800a7c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a7cc:	f003 f984 	bl	800dad8 <Sensor_Read>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d103      	bne.n	800a7de <Move_X_Motor_Next_Position+0xaa>
				{

					Error="G";	// 	Does not leave the last position
 800a7d6:	4b43      	ldr	r3, [pc, #268]	@ (800a8e4 <Move_X_Motor_Next_Position+0x1b0>)
 800a7d8:	4a43      	ldr	r2, [pc, #268]	@ (800a8e8 <Move_X_Motor_Next_Position+0x1b4>)
 800a7da:	601a      	str	r2, [r3, #0]
					break;
 800a7dc:	e013      	b.n	800a806 <Move_X_Motor_Next_Position+0xd2>
				}
				if((pulse_count >50 ) &&(!(Sensor_Read(Reagent_Probe_Position_Sensor))))  //tune 500 to the nearest first osition count
 800a7de:	4b3d      	ldr	r3, [pc, #244]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	2b32      	cmp	r3, #50	@ 0x32
 800a7e4:	d90a      	bls.n	800a7fc <Move_X_Motor_Next_Position+0xc8>
 800a7e6:	4b41      	ldr	r3, [pc, #260]	@ (800a8ec <Move_X_Motor_Next_Position+0x1b8>)
 800a7e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a7ec:	f003 f974 	bl	800dad8 <Sensor_Read>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d102      	bne.n	800a7fc <Move_X_Motor_Next_Position+0xc8>
				{
					sensor_reached=1;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	617b      	str	r3, [r7, #20]
					break;
 800a7fa:	e004      	b.n	800a806 <Move_X_Motor_Next_Position+0xd2>
		while(pulse_count<distance_pulse)
 800a7fc:	4b35      	ldr	r3, [pc, #212]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	429a      	cmp	r2, r3
 800a804:	d3b6      	bcc.n	800a774 <Move_X_Motor_Next_Position+0x40>
//						if(pulse_count==100)Error="E";	// Does not leave X Home
//						else if(!sensor_reached)
//							Error="F";
//			//			Send_Count(pulse_count);
//		             }
		 Stop_X_Motor();
 800a806:	f7ff fc29 	bl	800a05c <Stop_X_Motor>

		if((sensor_reached==0)&& strcmp(Error, "G") != 0)
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d10b      	bne.n	800a828 <Move_X_Motor_Next_Position+0xf4>
 800a810:	4b34      	ldr	r3, [pc, #208]	@ (800a8e4 <Move_X_Motor_Next_Position+0x1b0>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4934      	ldr	r1, [pc, #208]	@ (800a8e8 <Move_X_Motor_Next_Position+0x1b4>)
 800a816:	4618      	mov	r0, r3
 800a818:	f7fd fcfa 	bl	8008210 <strcmp>
 800a81c:	4603      	mov	r3, r0
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d002      	beq.n	800a828 <Move_X_Motor_Next_Position+0xf4>
		{
		 Error="H";	// Does not reach next position
 800a822:	4b30      	ldr	r3, [pc, #192]	@ (800a8e4 <Move_X_Motor_Next_Position+0x1b0>)
 800a824:	4a32      	ldr	r2, [pc, #200]	@ (800a8f0 <Move_X_Motor_Next_Position+0x1bc>)
 800a826:	601a      	str	r2, [r3, #0]
		}
		HAL_Delay(500);
 800a828:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a82c:	f004 fc5e 	bl	800f0ec <HAL_Delay>
	}
	if(!X_DIR)
 800a830:	7cfb      	ldrb	r3, [r7, #19]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d14a      	bne.n	800a8cc <Move_X_Motor_Next_Position+0x198>
	{
		pulse_count=0;
 800a836:	4b27      	ldr	r3, [pc, #156]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a838:	2200      	movs	r2, #0
 800a83a:	601a      	str	r2, [r3, #0]
		X_Motor_En;
 800a83c:	2200      	movs	r2, #0
 800a83e:	2108      	movs	r1, #8
 800a840:	4825      	ldr	r0, [pc, #148]	@ (800a8d8 <Move_X_Motor_Next_Position+0x1a4>)
 800a842:	f005 f8bb 	bl	800f9bc <HAL_GPIO_WritePin>
		X_Motor_Dir_Clk;
 800a846:	2201      	movs	r2, #1
 800a848:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a84c:	4823      	ldr	r0, [pc, #140]	@ (800a8dc <Move_X_Motor_Next_Position+0x1a8>)
 800a84e:	f005 f8b5 	bl	800f9bc <HAL_GPIO_WritePin>
		Start_X_Motor();
 800a852:	f7ff fbed 	bl	800a030 <Start_X_Motor>
		while(pulse_count<distance_pulse)
 800a856:	e01f      	b.n	800a898 <Move_X_Motor_Next_Position+0x164>
		{


			   if((pulse_count==50) && ( (!Sensor_Read(Reagent_Probe_Position_Sensor))))
 800a858:	4b1e      	ldr	r3, [pc, #120]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	2b32      	cmp	r3, #50	@ 0x32
 800a85e:	d10b      	bne.n	800a878 <Move_X_Motor_Next_Position+0x144>
 800a860:	4b22      	ldr	r3, [pc, #136]	@ (800a8ec <Move_X_Motor_Next_Position+0x1b8>)
 800a862:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a866:	f003 f937 	bl	800dad8 <Sensor_Read>
 800a86a:	4603      	mov	r3, r0
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d103      	bne.n	800a878 <Move_X_Motor_Next_Position+0x144>
				{

					Error="G";	// 	Does not leave the last position
 800a870:	4b1c      	ldr	r3, [pc, #112]	@ (800a8e4 <Move_X_Motor_Next_Position+0x1b0>)
 800a872:	4a1d      	ldr	r2, [pc, #116]	@ (800a8e8 <Move_X_Motor_Next_Position+0x1b4>)
 800a874:	601a      	str	r2, [r3, #0]
					break;
 800a876:	e014      	b.n	800a8a2 <Move_X_Motor_Next_Position+0x16e>
				}

				if((pulse_count > 400 ) &&(!(Sensor_Read(Reagent_Probe_Position_Sensor))))
 800a878:	4b16      	ldr	r3, [pc, #88]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800a880:	d90a      	bls.n	800a898 <Move_X_Motor_Next_Position+0x164>
 800a882:	4b1a      	ldr	r3, [pc, #104]	@ (800a8ec <Move_X_Motor_Next_Position+0x1b8>)
 800a884:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a888:	f003 f926 	bl	800dad8 <Sensor_Read>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d102      	bne.n	800a898 <Move_X_Motor_Next_Position+0x164>
				{
					sensor_reached=1;
 800a892:	2301      	movs	r3, #1
 800a894:	617b      	str	r3, [r7, #20]
					break;
 800a896:	e004      	b.n	800a8a2 <Move_X_Motor_Next_Position+0x16e>
		while(pulse_count<distance_pulse)
 800a898:	4b0e      	ldr	r3, [pc, #56]	@ (800a8d4 <Move_X_Motor_Next_Position+0x1a0>)
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	429a      	cmp	r2, r3
 800a8a0:	d3da      	bcc.n	800a858 <Move_X_Motor_Next_Position+0x124>
				}

		}
		if((sensor_reached==0)&& strcmp(Error, "G") != 0)
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10b      	bne.n	800a8c0 <Move_X_Motor_Next_Position+0x18c>
 800a8a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a8e4 <Move_X_Motor_Next_Position+0x1b0>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	490e      	ldr	r1, [pc, #56]	@ (800a8e8 <Move_X_Motor_Next_Position+0x1b4>)
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fd fcae 	bl	8008210 <strcmp>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d002      	beq.n	800a8c0 <Move_X_Motor_Next_Position+0x18c>
			{
			 Error="H";	// Does not reach next position
 800a8ba:	4b0a      	ldr	r3, [pc, #40]	@ (800a8e4 <Move_X_Motor_Next_Position+0x1b0>)
 800a8bc:	4a0c      	ldr	r2, [pc, #48]	@ (800a8f0 <Move_X_Motor_Next_Position+0x1bc>)
 800a8be:	601a      	str	r2, [r3, #0]
			}
			HAL_Delay(500);
 800a8c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a8c4:	f004 fc12 	bl	800f0ec <HAL_Delay>

	   Stop_X_Motor();
 800a8c8:	f7ff fbc8 	bl	800a05c <Stop_X_Motor>
	}
}
 800a8cc:	bf00      	nop
 800a8ce:	3718      	adds	r7, #24
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}
 800a8d4:	200005cc 	.word	0x200005cc
 800a8d8:	40021000 	.word	0x40021000
 800a8dc:	40020400 	.word	0x40020400
 800a8e0:	20000278 	.word	0x20000278
 800a8e4:	20000014 	.word	0x20000014
 800a8e8:	08018f5c 	.word	0x08018f5c
 800a8ec:	20000270 	.word	0x20000270
 800a8f0:	08018f54 	.word	0x08018f54

0800a8f4 <Start_Process>:


#define SIGNAL_TIMEOUT_MS   100

void Start_Process()
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	af00      	add	r7, sp, #0

	 if(commandDetected == 1)
 800a8f8:	4b05      	ldr	r3, [pc, #20]	@ (800a910 <Start_Process+0x1c>)
 800a8fa:	781b      	ldrb	r3, [r3, #0]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d105      	bne.n	800a90c <Start_Process+0x18>
		  {
			  processCommand(command);
 800a900:	4804      	ldr	r0, [pc, #16]	@ (800a914 <Start_Process+0x20>)
 800a902:	f000 f8c9 	bl	800aa98 <processCommand>
			  commandDetected=0;
 800a906:	4b02      	ldr	r3, [pc, #8]	@ (800a910 <Start_Process+0x1c>)
 800a908:	2200      	movs	r2, #0
 800a90a:	701a      	strb	r2, [r3, #0]
		  }

}
 800a90c:	bf00      	nop
 800a90e:	bd80      	pop	{r7, pc}
 800a910:	2000055e 	.word	0x2000055e
 800a914:	2000052c 	.word	0x2000052c

0800a918 <CompareToBrace>:

int CompareToBrace( char* definedCommand)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b090      	sub	sp, #64	@ 0x40
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
	  char extractedDefinedCommand[20];
	  char extractedGUICommand[20];
	// Find the '(' character, which indicates the start of parameters
	    char *position = strchr(definedCommand, '(');
 800a920:	2128      	movs	r1, #40	@ 0x28
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f00a fc08 	bl	8015138 <strchr>
 800a928:	63f8      	str	r0, [r7, #60]	@ 0x3c
	    if (position != NULL) {
 800a92a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d010      	beq.n	800a952 <CompareToBrace+0x3a>
	        // Calculate the length of the command name (everything before '(')
	        size_t len = position - definedCommand;
 800a930:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	1ad3      	subs	r3, r2, r3
 800a936:	63bb      	str	r3, [r7, #56]	@ 0x38

	        // Copy the command name into the output buffer
	        strncpy(extractedDefinedCommand, definedCommand, len);
 800a938:	f107 0320 	add.w	r3, r7, #32
 800a93c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a93e:	6879      	ldr	r1, [r7, #4]
 800a940:	4618      	mov	r0, r3
 800a942:	f00a fc06 	bl	8015152 <strncpy>

	        // Ensure the copied string is null-terminated
	        extractedDefinedCommand[len] = '\0';
 800a946:	f107 0220 	add.w	r2, r7, #32
 800a94a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a94c:	4413      	add	r3, r2
 800a94e:	2200      	movs	r2, #0
 800a950:	701a      	strb	r2, [r3, #0]

	    }

	   	// Find the '(' character, which indicates the start of parameters
	   	   position = strchr(command, '(');
 800a952:	2128      	movs	r1, #40	@ 0x28
 800a954:	4828      	ldr	r0, [pc, #160]	@ (800a9f8 <CompareToBrace+0xe0>)
 800a956:	f00a fbef 	bl	8015138 <strchr>
 800a95a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	   	    if (position != NULL) {
 800a95c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d010      	beq.n	800a984 <CompareToBrace+0x6c>
	   	        // Calculate the length of the command name (everything before '(')
	   	        size_t len = position - command;
 800a962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a964:	4a24      	ldr	r2, [pc, #144]	@ (800a9f8 <CompareToBrace+0xe0>)
 800a966:	1a9b      	subs	r3, r3, r2
 800a968:	637b      	str	r3, [r7, #52]	@ 0x34

	   	        // Copy the command name into the output buffer
	   	        strncpy(extractedGUICommand, command, len);
 800a96a:	f107 030c 	add.w	r3, r7, #12
 800a96e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a970:	4921      	ldr	r1, [pc, #132]	@ (800a9f8 <CompareToBrace+0xe0>)
 800a972:	4618      	mov	r0, r3
 800a974:	f00a fbed 	bl	8015152 <strncpy>

	   	        // Ensure the copied string is null-terminated
	   	     extractedGUICommand[len] = '\0';
 800a978:	f107 020c 	add.w	r2, r7, #12
 800a97c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a97e:	4413      	add	r3, r2
 800a980:	2200      	movs	r2, #0
 800a982:	701a      	strb	r2, [r3, #0]
	   	    }
//	   	 memset(extractedDefinedCommand, 0, sizeof(extractedDefinedCommand));
//	      HAL_UART_Transmit(&huart3, (uint8_t *)extractedDefinedCommand,strlen(extractedDefinedCommand), HAL_MAX_DELAY);
//	      HAL_UART_Transmit(&huart3, (uint8_t *)extractedGUICommand,strlen(extractedGUICommand), HAL_MAX_DELAY);

	    if (strcmp(extractedDefinedCommand, extractedGUICommand) == 0)
 800a984:	f107 020c 	add.w	r2, r7, #12
 800a988:	f107 0320 	add.w	r3, r7, #32
 800a98c:	4611      	mov	r1, r2
 800a98e:	4618      	mov	r0, r3
 800a990:	f7fd fc3e 	bl	8008210 <strcmp>
 800a994:	4603      	mov	r3, r0
 800a996:	2b00      	cmp	r3, #0
 800a998:	d11a      	bne.n	800a9d0 <CompareToBrace+0xb8>
	       {
	    	  memset(extractedDefinedCommand, 0, sizeof(extractedDefinedCommand));
 800a99a:	f107 0320 	add.w	r3, r7, #32
 800a99e:	2214      	movs	r2, #20
 800a9a0:	2100      	movs	r1, #0
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f00a fbc0 	bl	8015128 <memset>
	    	  memset(extractedGUICommand, 0, sizeof(extractedGUICommand));
 800a9a8:	f107 030c 	add.w	r3, r7, #12
 800a9ac:	2214      	movs	r2, #20
 800a9ae:	2100      	movs	r1, #0
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f00a fbb9 	bl	8015128 <memset>
	    	  HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen((const char *)command), HAL_MAX_DELAY); //echo command
 800a9b6:	4810      	ldr	r0, [pc, #64]	@ (800a9f8 <CompareToBrace+0xe0>)
 800a9b8:	f7fd fc8a 	bl	80082d0 <strlen>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	b29a      	uxth	r2, r3
 800a9c0:	f04f 33ff 	mov.w	r3, #4294967295
 800a9c4:	490c      	ldr	r1, [pc, #48]	@ (800a9f8 <CompareToBrace+0xe0>)
 800a9c6:	480d      	ldr	r0, [pc, #52]	@ (800a9fc <CompareToBrace+0xe4>)
 800a9c8:	f008 f97c 	bl	8012cc4 <HAL_UART_Transmit>
	          return 1;
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	e00e      	b.n	800a9ee <CompareToBrace+0xd6>
	       }
	    else
	       {
	    	  memset(extractedDefinedCommand, 0, sizeof(extractedDefinedCommand));
 800a9d0:	f107 0320 	add.w	r3, r7, #32
 800a9d4:	2214      	movs	r2, #20
 800a9d6:	2100      	movs	r1, #0
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f00a fba5 	bl	8015128 <memset>
	          memset(extractedGUICommand, 0, sizeof(extractedGUICommand));
 800a9de:	f107 030c 	add.w	r3, r7, #12
 800a9e2:	2214      	movs	r2, #20
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f00a fb9e 	bl	8015128 <memset>
	          return 0;
 800a9ec:	2300      	movs	r3, #0
	       }
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3740      	adds	r7, #64	@ 0x40
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
 800a9f6:	bf00      	nop
 800a9f8:	2000052c 	.word	0x2000052c
 800a9fc:	200008a8 	.word	0x200008a8

0800aa00 <send_ACK>:
void send_ACK()								//Sending Acknowledgment
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	af00      	add	r7, sp, #0
	putchr(0x06); // send ACK
 800aa04:	2006      	movs	r0, #6
 800aa06:	f004 f973 	bl	800ecf0 <putchr>
	putchr(0x0D); // CR
 800aa0a:	200d      	movs	r0, #13
 800aa0c:	f004 f970 	bl	800ecf0 <putchr>
}
 800aa10:	bf00      	nop
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <module_executed>:
	putchr(0x0D); //CR
	delay_ms(200);

}
void module_executed()
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	af00      	add	r7, sp, #0
	if(strcmp("00",Error)!=0)
 800aa18:	4b0c      	ldr	r3, [pc, #48]	@ (800aa4c <module_executed+0x38>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4619      	mov	r1, r3
 800aa1e:	480c      	ldr	r0, [pc, #48]	@ (800aa50 <module_executed+0x3c>)
 800aa20:	f7fd fbf6 	bl	8008210 <strcmp>
 800aa24:	4603      	mov	r3, r0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d004      	beq.n	800aa34 <module_executed+0x20>
			{
				putstr(Error);
 800aa2a:	4b08      	ldr	r3, [pc, #32]	@ (800aa4c <module_executed+0x38>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f004 f970 	bl	800ed14 <putstr>
			}
	    putchr('$');
 800aa34:	2024      	movs	r0, #36	@ 0x24
 800aa36:	f004 f95b 	bl	800ecf0 <putchr>
		Error="00";   //Clear Error variable
 800aa3a:	4b04      	ldr	r3, [pc, #16]	@ (800aa4c <module_executed+0x38>)
 800aa3c:	4a04      	ldr	r2, [pc, #16]	@ (800aa50 <module_executed+0x3c>)
 800aa3e:	601a      	str	r2, [r3, #0]
		Error_Source = "None";
 800aa40:	4b04      	ldr	r3, [pc, #16]	@ (800aa54 <module_executed+0x40>)
 800aa42:	4a05      	ldr	r2, [pc, #20]	@ (800aa58 <module_executed+0x44>)
 800aa44:	601a      	str	r2, [r3, #0]
}
 800aa46:	bf00      	nop
 800aa48:	bd80      	pop	{r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	20000014 	.word	0x20000014
 800aa50:	08018f60 	.word	0x08018f60
 800aa54:	200002e8 	.word	0x200002e8
 800aa58:	08018f64 	.word	0x08018f64

0800aa5c <Send_Count>:

void Send_Count(uint32_t count) {
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b088      	sub	sp, #32
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
    char buffer[16];  // Buffer to hold the converted string (enough for 32-bit int + newline)

    // Convert the integer to a string with carriage return and newline
    int length = snprintf(buffer, sizeof(buffer), "%lu", (long)count);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f107 000c 	add.w	r0, r7, #12
 800aa6a:	4a09      	ldr	r2, [pc, #36]	@ (800aa90 <Send_Count+0x34>)
 800aa6c:	2110      	movs	r1, #16
 800aa6e:	f00a f9fd 	bl	8014e6c <sniprintf>
 800aa72:	61f8      	str	r0, [r7, #28]

    // Transmit the string via UART2 (blocking mode)
    HAL_UART_Transmit(&huart3, (uint8_t *)buffer, length, HAL_MAX_DELAY);
 800aa74:	69fb      	ldr	r3, [r7, #28]
 800aa76:	b29a      	uxth	r2, r3
 800aa78:	f107 010c 	add.w	r1, r7, #12
 800aa7c:	f04f 33ff 	mov.w	r3, #4294967295
 800aa80:	4804      	ldr	r0, [pc, #16]	@ (800aa94 <Send_Count+0x38>)
 800aa82:	f008 f91f 	bl	8012cc4 <HAL_UART_Transmit>
}
 800aa86:	bf00      	nop
 800aa88:	3720      	adds	r7, #32
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	bf00      	nop
 800aa90:	08018f6c 	.word	0x08018f6c
 800aa94:	200008a8 	.word	0x200008a8

0800aa98 <processCommand>:
void processCommand(char *command)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b0e6      	sub	sp, #408	@ 0x198
 800aa9c:	af02      	add	r7, sp, #8
 800aa9e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800aaa2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800aaa6:	6018      	str	r0, [r3, #0]

	 if((CompareToBrace(Firmware_Version))==1)//		  char Firmware_Version[]          = "!VERS()";
 800aaa8:	48c3      	ldr	r0, [pc, #780]	@ (800adb8 <processCommand+0x320>)
 800aaaa:	f7ff ff35 	bl	800a918 <CompareToBrace>
 800aaae:	4603      	mov	r3, r0
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d109      	bne.n	800aac8 <processCommand+0x30>
	 		{
	 			 send_ACK();
 800aab4:	f7ff ffa4 	bl	800aa00 <send_ACK>
	 			 putstr("V3.0");
 800aab8:	48c0      	ldr	r0, [pc, #768]	@ (800adbc <processCommand+0x324>)
 800aaba:	f004 f92b 	bl	800ed14 <putstr>
	 			 putchr('$');
 800aabe:	2024      	movs	r0, #36	@ 0x24
 800aac0:	f004 f916 	bl	800ecf0 <putchr>
 800aac4:	f002 b915 	b.w	800ccf2 <processCommand+0x225a>
	 		}
	 else if((CompareToBrace(Check_Probe_Z_Home_Sensor))==1)//		 Check_Probe_Z_Home_Sensor[] ="!CZPHS()";
 800aac8:	48bd      	ldr	r0, [pc, #756]	@ (800adc0 <processCommand+0x328>)
 800aaca:	f7ff ff25 	bl	800a918 <CompareToBrace>
 800aace:	4603      	mov	r3, r0
 800aad0:	2b01      	cmp	r3, #1
 800aad2:	d115      	bne.n	800ab00 <processCommand+0x68>
		{
			 send_ACK();
 800aad4:	f7ff ff94 	bl	800aa00 <send_ACK>
			 if(Sensor_Read(Z_Home_Sensor))putchr('1');
 800aad8:	4bba      	ldr	r3, [pc, #744]	@ (800adc4 <processCommand+0x32c>)
 800aada:	e893 0003 	ldmia.w	r3, {r0, r1}
 800aade:	f002 fffb 	bl	800dad8 <Sensor_Read>
 800aae2:	4603      	mov	r3, r0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d003      	beq.n	800aaf0 <processCommand+0x58>
 800aae8:	2031      	movs	r0, #49	@ 0x31
 800aaea:	f004 f901 	bl	800ecf0 <putchr>
 800aaee:	e002      	b.n	800aaf6 <processCommand+0x5e>
			 else putchr('0');
 800aaf0:	2030      	movs	r0, #48	@ 0x30
 800aaf2:	f004 f8fd 	bl	800ecf0 <putchr>
			 putchr('$');
 800aaf6:	2024      	movs	r0, #36	@ 0x24
 800aaf8:	f004 f8fa 	bl	800ecf0 <putchr>
 800aafc:	f002 b8f9 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(Check_Probe_Z_EOT_Sensor))==1)//		char Check_Probe_Z_EOT_Sensor[] ="CZPRS()";
 800ab00:	48b1      	ldr	r0, [pc, #708]	@ (800adc8 <processCommand+0x330>)
 800ab02:	f7ff ff09 	bl	800a918 <CompareToBrace>
 800ab06:	4603      	mov	r3, r0
 800ab08:	2b01      	cmp	r3, #1
 800ab0a:	d115      	bne.n	800ab38 <processCommand+0xa0>
		{
			send_ACK();
 800ab0c:	f7ff ff78 	bl	800aa00 <send_ACK>
			if(Sensor_Read(Z_EOT_Sensor))putchr('1');
 800ab10:	4bae      	ldr	r3, [pc, #696]	@ (800adcc <processCommand+0x334>)
 800ab12:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ab16:	f002 ffdf 	bl	800dad8 <Sensor_Read>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d003      	beq.n	800ab28 <processCommand+0x90>
 800ab20:	2031      	movs	r0, #49	@ 0x31
 800ab22:	f004 f8e5 	bl	800ecf0 <putchr>
 800ab26:	e002      	b.n	800ab2e <processCommand+0x96>
			else putchr('0');
 800ab28:	2030      	movs	r0, #48	@ 0x30
 800ab2a:	f004 f8e1 	bl	800ecf0 <putchr>
		    putchr('$');
 800ab2e:	2024      	movs	r0, #36	@ 0x24
 800ab30:	f004 f8de 	bl	800ecf0 <putchr>
 800ab34:	f002 b8dd 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(Check_Probe_X_EOT_Sensor))==1)//		char Check_Probe_X_EOT_Sensor[] ="!CXRS()";
 800ab38:	48a5      	ldr	r0, [pc, #660]	@ (800add0 <processCommand+0x338>)
 800ab3a:	f7ff feed 	bl	800a918 <CompareToBrace>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d115      	bne.n	800ab70 <processCommand+0xd8>
		{
			send_ACK();
 800ab44:	f7ff ff5c 	bl	800aa00 <send_ACK>
			if(Sensor_Read(X_EOT_Sensor))putchr('1');
 800ab48:	4ba2      	ldr	r3, [pc, #648]	@ (800add4 <processCommand+0x33c>)
 800ab4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ab4e:	f002 ffc3 	bl	800dad8 <Sensor_Read>
 800ab52:	4603      	mov	r3, r0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d003      	beq.n	800ab60 <processCommand+0xc8>
 800ab58:	2031      	movs	r0, #49	@ 0x31
 800ab5a:	f004 f8c9 	bl	800ecf0 <putchr>
 800ab5e:	e002      	b.n	800ab66 <processCommand+0xce>
			else putchr('0');
 800ab60:	2030      	movs	r0, #48	@ 0x30
 800ab62:	f004 f8c5 	bl	800ecf0 <putchr>
		    putchr('$');
 800ab66:	2024      	movs	r0, #36	@ 0x24
 800ab68:	f004 f8c2 	bl	800ecf0 <putchr>
 800ab6c:	f002 b8c1 	b.w	800ccf2 <processCommand+0x225a>
		}

	else if((CompareToBrace(Check_Reagent_Probe_Position_Sensor))==1)//		char Check_Reagent_Probe_Position_Sensor[] ="!CRPOS()";
 800ab70:	4899      	ldr	r0, [pc, #612]	@ (800add8 <processCommand+0x340>)
 800ab72:	f7ff fed1 	bl	800a918 <CompareToBrace>
 800ab76:	4603      	mov	r3, r0
 800ab78:	2b01      	cmp	r3, #1
 800ab7a:	d115      	bne.n	800aba8 <processCommand+0x110>
		{
			send_ACK();
 800ab7c:	f7ff ff40 	bl	800aa00 <send_ACK>
			if(Sensor_Read(Reagent_Probe_Position_Sensor))putchr('1');
 800ab80:	4b96      	ldr	r3, [pc, #600]	@ (800addc <processCommand+0x344>)
 800ab82:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ab86:	f002 ffa7 	bl	800dad8 <Sensor_Read>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d003      	beq.n	800ab98 <processCommand+0x100>
 800ab90:	2031      	movs	r0, #49	@ 0x31
 800ab92:	f004 f8ad 	bl	800ecf0 <putchr>
 800ab96:	e002      	b.n	800ab9e <processCommand+0x106>
			else putchr('0');
 800ab98:	2030      	movs	r0, #48	@ 0x30
 800ab9a:	f004 f8a9 	bl	800ecf0 <putchr>
		    putchr('$');
 800ab9e:	2024      	movs	r0, #36	@ 0x24
 800aba0:	f004 f8a6 	bl	800ecf0 <putchr>
 800aba4:	f002 b8a5 	b.w	800ccf2 <processCommand+0x225a>
		}

	else if((CompareToBrace(Check_Nozzle_Probe_Position_Sensor))==1)//		char Check_Nozzle_Probe_Position_Sensor[] ="!CNPOS()";
 800aba8:	488d      	ldr	r0, [pc, #564]	@ (800ade0 <processCommand+0x348>)
 800abaa:	f7ff feb5 	bl	800a918 <CompareToBrace>
 800abae:	4603      	mov	r3, r0
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d115      	bne.n	800abe0 <processCommand+0x148>
		{
			send_ACK();
 800abb4:	f7ff ff24 	bl	800aa00 <send_ACK>
			 if(Sensor_Read(Nozzle_Probe_Position_Sensor))putchr('1');
 800abb8:	4b8a      	ldr	r3, [pc, #552]	@ (800ade4 <processCommand+0x34c>)
 800abba:	e893 0003 	ldmia.w	r3, {r0, r1}
 800abbe:	f002 ff8b 	bl	800dad8 <Sensor_Read>
 800abc2:	4603      	mov	r3, r0
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d003      	beq.n	800abd0 <processCommand+0x138>
 800abc8:	2031      	movs	r0, #49	@ 0x31
 800abca:	f004 f891 	bl	800ecf0 <putchr>
 800abce:	e002      	b.n	800abd6 <processCommand+0x13e>
			 else putchr('0');
 800abd0:	2030      	movs	r0, #48	@ 0x30
 800abd2:	f004 f88d 	bl	800ecf0 <putchr>
		    putchr('$');
 800abd6:	2024      	movs	r0, #36	@ 0x24
 800abd8:	f004 f88a 	bl	800ecf0 <putchr>
 800abdc:	f002 b889 	b.w	800ccf2 <processCommand+0x225a>
		}

	else if((CompareToBrace(Check_Syringe_Home_Sensor))==1)//		char Check_Syringe_Home_Sensor[] ="!CSHS()";
 800abe0:	4881      	ldr	r0, [pc, #516]	@ (800ade8 <processCommand+0x350>)
 800abe2:	f7ff fe99 	bl	800a918 <CompareToBrace>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b01      	cmp	r3, #1
 800abea:	d115      	bne.n	800ac18 <processCommand+0x180>
		{
			send_ACK();
 800abec:	f7ff ff08 	bl	800aa00 <send_ACK>
			if(Sensor_Read(Syringe_Home_Sensor))putchr('1');
 800abf0:	4b7e      	ldr	r3, [pc, #504]	@ (800adec <processCommand+0x354>)
 800abf2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800abf6:	f002 ff6f 	bl	800dad8 <Sensor_Read>
 800abfa:	4603      	mov	r3, r0
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d003      	beq.n	800ac08 <processCommand+0x170>
 800ac00:	2031      	movs	r0, #49	@ 0x31
 800ac02:	f004 f875 	bl	800ecf0 <putchr>
 800ac06:	e002      	b.n	800ac0e <processCommand+0x176>
			else putchr('0');
 800ac08:	2030      	movs	r0, #48	@ 0x30
 800ac0a:	f004 f871 	bl	800ecf0 <putchr>
		    putchr('$');
 800ac0e:	2024      	movs	r0, #36	@ 0x24
 800ac10:	f004 f86e 	bl	800ecf0 <putchr>
 800ac14:	f002 b86d 	b.w	800ccf2 <processCommand+0x225a>
		}

	else if((CompareToBrace(Check_Probe_Crash_Sensor))==1)//		char Check_Probe_Crash_Sensor[] ="!CPCS()";
 800ac18:	4875      	ldr	r0, [pc, #468]	@ (800adf0 <processCommand+0x358>)
 800ac1a:	f7ff fe7d 	bl	800a918 <CompareToBrace>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d115      	bne.n	800ac50 <processCommand+0x1b8>
		{
			send_ACK();
 800ac24:	f7ff feec 	bl	800aa00 <send_ACK>
			if(!Sensor_Read(Probe_Crash_Sensor))putchr('1');
 800ac28:	4b72      	ldr	r3, [pc, #456]	@ (800adf4 <processCommand+0x35c>)
 800ac2a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ac2e:	f002 ff53 	bl	800dad8 <Sensor_Read>
 800ac32:	4603      	mov	r3, r0
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d103      	bne.n	800ac40 <processCommand+0x1a8>
 800ac38:	2031      	movs	r0, #49	@ 0x31
 800ac3a:	f004 f859 	bl	800ecf0 <putchr>
 800ac3e:	e002      	b.n	800ac46 <processCommand+0x1ae>
			else putchr('0');
 800ac40:	2030      	movs	r0, #48	@ 0x30
 800ac42:	f004 f855 	bl	800ecf0 <putchr>
		    putchr('$');
 800ac46:	2024      	movs	r0, #36	@ 0x24
 800ac48:	f004 f852 	bl	800ecf0 <putchr>
 800ac4c:	f002 b851 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(Check_Rocking_Home_Sensor))==1)//		char Check_Rocking_Home_Sensor[] ="!CRHS()";
 800ac50:	4869      	ldr	r0, [pc, #420]	@ (800adf8 <processCommand+0x360>)
 800ac52:	f7ff fe61 	bl	800a918 <CompareToBrace>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	d115      	bne.n	800ac88 <processCommand+0x1f0>
		{
			send_ACK();
 800ac5c:	f7ff fed0 	bl	800aa00 <send_ACK>
			if(Sensor_Read(Rocking_Home_Sensor))putchr('1');
 800ac60:	4b66      	ldr	r3, [pc, #408]	@ (800adfc <processCommand+0x364>)
 800ac62:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ac66:	f002 ff37 	bl	800dad8 <Sensor_Read>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d003      	beq.n	800ac78 <processCommand+0x1e0>
 800ac70:	2031      	movs	r0, #49	@ 0x31
 800ac72:	f004 f83d 	bl	800ecf0 <putchr>
 800ac76:	e002      	b.n	800ac7e <processCommand+0x1e6>
			else putchr('0');
 800ac78:	2030      	movs	r0, #48	@ 0x30
 800ac7a:	f004 f839 	bl	800ecf0 <putchr>
		    putchr('$');
 800ac7e:	2024      	movs	r0, #36	@ 0x24
 800ac80:	f004 f836 	bl	800ecf0 <putchr>
 800ac84:	f002 b835 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(Check_Rocking_Plate_Sensor))==1)//		char Check_Rocking_Home_Sensor[] ="!CRHS()";
 800ac88:	485d      	ldr	r0, [pc, #372]	@ (800ae00 <processCommand+0x368>)
 800ac8a:	f7ff fe45 	bl	800a918 <CompareToBrace>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d115      	bne.n	800acc0 <processCommand+0x228>
		{
			send_ACK();
 800ac94:	f7ff feb4 	bl	800aa00 <send_ACK>
			if(Sensor_Read(Rocking_Plate_Sensor))putchr('1');
 800ac98:	4b5a      	ldr	r3, [pc, #360]	@ (800ae04 <processCommand+0x36c>)
 800ac9a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ac9e:	f002 ff1b 	bl	800dad8 <Sensor_Read>
 800aca2:	4603      	mov	r3, r0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d003      	beq.n	800acb0 <processCommand+0x218>
 800aca8:	2031      	movs	r0, #49	@ 0x31
 800acaa:	f004 f821 	bl	800ecf0 <putchr>
 800acae:	e002      	b.n	800acb6 <processCommand+0x21e>
			else putchr('0');
 800acb0:	2030      	movs	r0, #48	@ 0x30
 800acb2:	f004 f81d 	bl	800ecf0 <putchr>
		    putchr('$');
 800acb6:	2024      	movs	r0, #36	@ 0x24
 800acb8:	f004 f81a 	bl	800ecf0 <putchr>
 800acbc:	f002 b819 	b.w	800ccf2 <processCommand+0x225a>
		}
	 else if(((CompareToBrace(Check_Tube_Sensor))==1)) //har  Check_Tube_Sensor[]           = "!CTSE()";
 800acc0:	4851      	ldr	r0, [pc, #324]	@ (800ae08 <processCommand+0x370>)
 800acc2:	f7ff fe29 	bl	800a918 <CompareToBrace>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b01      	cmp	r3, #1
 800acca:	d12b      	bne.n	800ad24 <processCommand+0x28c>
		 			 {
		 			 unsigned int Sensor_No	    = 0;
 800accc:	2300      	movs	r3, #0
 800acce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
		 			 send_ACK();
 800acd2:	f7ff fe95 	bl	800aa00 <send_ACK>
		 			 int extracted = sscanf(command, "!CTSE(%d)",&Sensor_No);
 800acd6:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 800acda:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800acde:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800ace2:	494a      	ldr	r1, [pc, #296]	@ (800ae0c <processCommand+0x374>)
 800ace4:	6818      	ldr	r0, [r3, #0]
 800ace6:	f00a f919 	bl	8014f1c <siscanf>
 800acea:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
		 			 if (extracted != 1) {
 800acee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800acf2:	2b01      	cmp	r3, #1
 800acf4:	d008      	beq.n	800ad08 <processCommand+0x270>
		 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800acf6:	f04f 33ff 	mov.w	r3, #4294967295
 800acfa:	2217      	movs	r2, #23
 800acfc:	4944      	ldr	r1, [pc, #272]	@ (800ae10 <processCommand+0x378>)
 800acfe:	4845      	ldr	r0, [pc, #276]	@ (800ae14 <processCommand+0x37c>)
 800ad00:	f007 ffe0 	bl	8012cc4 <HAL_UART_Transmit>
 800ad04:	f001 bffa 	b.w	800ccfc <processCommand+0x2264>
		 				 return;
		 				}
		 			 if(Tube_Liquid_sensor_Activate)
 800ad08:	4b43      	ldr	r3, [pc, #268]	@ (800ae18 <processCommand+0x380>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d005      	beq.n	800ad1c <processCommand+0x284>
		 				 {

		 				 Liquid_Sensor_Check(Sensor_No);
 800ad10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ad14:	b2db      	uxtb	r3, r3
 800ad16:	4618      	mov	r0, r3
 800ad18:	f002 fef4 	bl	800db04 <Liquid_Sensor_Check>
		 				 }
		 			 else  ;
		 			 module_executed();
 800ad1c:	f7ff fe7a 	bl	800aa14 <module_executed>
 800ad20:	f001 bfe7 	b.w	800ccf2 <processCommand+0x225a>
		 			  }
		 else if(((CompareToBrace(Tube_Liquid_Sensor_Enable))==1)) //char  Tube_Liquid_sensor_Enable     = "!TLSE()";
 800ad24:	483d      	ldr	r0, [pc, #244]	@ (800ae1c <processCommand+0x384>)
 800ad26:	f7ff fdf7 	bl	800a918 <CompareToBrace>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d11d      	bne.n	800ad6c <processCommand+0x2d4>
		 	 			 {

		 	 			 send_ACK();
 800ad30:	f7ff fe66 	bl	800aa00 <send_ACK>
		 	 			 int extracted = sscanf(command, "!TLSE(%d)",&Tube_Liquid_sensor_Activate);
 800ad34:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800ad38:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800ad3c:	4a36      	ldr	r2, [pc, #216]	@ (800ae18 <processCommand+0x380>)
 800ad3e:	4938      	ldr	r1, [pc, #224]	@ (800ae20 <processCommand+0x388>)
 800ad40:	6818      	ldr	r0, [r3, #0]
 800ad42:	f00a f8eb 	bl	8014f1c <siscanf>
 800ad46:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
		 	 			 if (extracted != 1) {
 800ad4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad4e:	2b01      	cmp	r3, #1
 800ad50:	d008      	beq.n	800ad64 <processCommand+0x2cc>
		 	 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800ad52:	f04f 33ff 	mov.w	r3, #4294967295
 800ad56:	2217      	movs	r2, #23
 800ad58:	492d      	ldr	r1, [pc, #180]	@ (800ae10 <processCommand+0x378>)
 800ad5a:	482e      	ldr	r0, [pc, #184]	@ (800ae14 <processCommand+0x37c>)
 800ad5c:	f007 ffb2 	bl	8012cc4 <HAL_UART_Transmit>
		 	 				 return;
 800ad60:	f001 bfcc 	b.w	800ccfc <processCommand+0x2264>
		 	 				}
		 	 			 module_executed();
 800ad64:	f7ff fe56 	bl	800aa14 <module_executed>
 800ad68:	f001 bfc3 	b.w	800ccf2 <processCommand+0x225a>
		 	 			 }
	else if((CompareToBrace(Check_WashOrUniversal_Buffer_Pump))==1)//	 char WashOrUniversal_Buffer_Pump ="!CP1";
 800ad6c:	482d      	ldr	r0, [pc, #180]	@ (800ae24 <processCommand+0x38c>)
 800ad6e:	f7ff fdd3 	bl	800a918 <CompareToBrace>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b01      	cmp	r3, #1
 800ad76:	f040 808d 	bne.w	800ae94 <processCommand+0x3fc>
		{
		       int volume=0;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
			   send_ACK();
 800ad80:	f7ff fe3e 	bl	800aa00 <send_ACK>
				int extracted = sscanf(command, "!CP1(%d)", &volume);
 800ad84:	f107 02d4 	add.w	r2, r7, #212	@ 0xd4
 800ad88:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800ad8c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800ad90:	4925      	ldr	r1, [pc, #148]	@ (800ae28 <processCommand+0x390>)
 800ad92:	6818      	ldr	r0, [r3, #0]
 800ad94:	f00a f8c2 	bl	8014f1c <siscanf>
 800ad98:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
				if (extracted != 1) {
 800ad9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	d043      	beq.n	800ae2c <processCommand+0x394>
				HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800ada4:	f04f 33ff 	mov.w	r3, #4294967295
 800ada8:	2217      	movs	r2, #23
 800adaa:	4919      	ldr	r1, [pc, #100]	@ (800ae10 <processCommand+0x378>)
 800adac:	4819      	ldr	r0, [pc, #100]	@ (800ae14 <processCommand+0x37c>)
 800adae:	f007 ff89 	bl	8012cc4 <HAL_UART_Transmit>
 800adb2:	f001 bfa3 	b.w	800ccfc <processCommand+0x2264>
 800adb6:	bf00      	nop
 800adb8:	20000220 	.word	0x20000220
 800adbc:	08018f70 	.word	0x08018f70
 800adc0:	2000001c 	.word	0x2000001c
 800adc4:	20000280 	.word	0x20000280
 800adc8:	20000028 	.word	0x20000028
 800adcc:	20000288 	.word	0x20000288
 800add0:	20000034 	.word	0x20000034
 800add4:	20000290 	.word	0x20000290
 800add8:	2000003c 	.word	0x2000003c
 800addc:	20000270 	.word	0x20000270
 800ade0:	20000048 	.word	0x20000048
 800ade4:	20000278 	.word	0x20000278
 800ade8:	20000054 	.word	0x20000054
 800adec:	20000298 	.word	0x20000298
 800adf0:	2000005c 	.word	0x2000005c
 800adf4:	200002b0 	.word	0x200002b0
 800adf8:	20000064 	.word	0x20000064
 800adfc:	200002a0 	.word	0x200002a0
 800ae00:	2000006c 	.word	0x2000006c
 800ae04:	200002a8 	.word	0x200002a8
 800ae08:	20000074 	.word	0x20000074
 800ae0c:	08018f78 	.word	0x08018f78
 800ae10:	08018f84 	.word	0x08018f84
 800ae14:	200008a8 	.word	0x200008a8
 800ae18:	20000018 	.word	0x20000018
 800ae1c:	2000007c 	.word	0x2000007c
 800ae20:	08018f9c 	.word	0x08018f9c
 800ae24:	20000090 	.word	0x20000090
 800ae28:	08018fa8 	.word	0x08018fa8
				return;
				}
				Pump_On(&WashandUniversalBuffer_Pump,CLOCKWISE);
 800ae2c:	2100      	movs	r1, #0
 800ae2e:	48be      	ldr	r0, [pc, #760]	@ (800b128 <processCommand+0x690>)
 800ae30:	f002 fd98 	bl	800d964 <Pump_On>
				Rising_Edge(P1_P4_GATE);
 800ae34:	4bbd      	ldr	r3, [pc, #756]	@ (800b12c <processCommand+0x694>)
 800ae36:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ae3a:	f004 f875 	bl	800ef28 <Rising_Edge>
				delay_ms(volume);
 800ae3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae42:	4618      	mov	r0, r3
 800ae44:	f003 ff80 	bl	800ed48 <delay_ms>
				Pump_Off(&WashandUniversalBuffer_Pump);
 800ae48:	48b7      	ldr	r0, [pc, #732]	@ (800b128 <processCommand+0x690>)
 800ae4a:	f002 fdb9 	bl	800d9c0 <Pump_Off>
				Rising_Edge(P1_P4_GATE);
 800ae4e:	4bb7      	ldr	r3, [pc, #732]	@ (800b12c <processCommand+0x694>)
 800ae50:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ae54:	f004 f868 	bl	800ef28 <Rising_Edge>
				HAL_Delay(1000);
 800ae58:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800ae5c:	f004 f946 	bl	800f0ec <HAL_Delay>
				Pump_On(&WashandUniversalBuffer_Pump,ANTICLOCKWISE);
 800ae60:	2101      	movs	r1, #1
 800ae62:	48b1      	ldr	r0, [pc, #708]	@ (800b128 <processCommand+0x690>)
 800ae64:	f002 fd7e 	bl	800d964 <Pump_On>
				Rising_Edge(P1_P4_GATE);
 800ae68:	4bb0      	ldr	r3, [pc, #704]	@ (800b12c <processCommand+0x694>)
 800ae6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ae6e:	f004 f85b 	bl	800ef28 <Rising_Edge>
				delay_ms(volume);
 800ae72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae76:	4618      	mov	r0, r3
 800ae78:	f003 ff66 	bl	800ed48 <delay_ms>
				Pump_Off(&WashandUniversalBuffer_Pump);
 800ae7c:	48aa      	ldr	r0, [pc, #680]	@ (800b128 <processCommand+0x690>)
 800ae7e:	f002 fd9f 	bl	800d9c0 <Pump_Off>
				Rising_Edge(P1_P4_GATE);
 800ae82:	4baa      	ldr	r3, [pc, #680]	@ (800b12c <processCommand+0x694>)
 800ae84:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ae88:	f004 f84e 	bl	800ef28 <Rising_Edge>
				module_executed();
 800ae8c:	f7ff fdc2 	bl	800aa14 <module_executed>
 800ae90:	f001 bf2f 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(Check_Waste_Pump))==1)//	 char Waste_Pump                  ="CP2";
 800ae94:	48a6      	ldr	r0, [pc, #664]	@ (800b130 <processCommand+0x698>)
 800ae96:	f7ff fd3f 	bl	800a918 <CompareToBrace>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	d151      	bne.n	800af44 <processCommand+0x4ac>
		{
		    int volume=0;
 800aea0:	2300      	movs	r3, #0
 800aea2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		    send_ACK();
 800aea6:	f7ff fdab 	bl	800aa00 <send_ACK>
			int extracted = sscanf(command, "!CP2(%d)", &volume);
 800aeaa:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 800aeae:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800aeb2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800aeb6:	499f      	ldr	r1, [pc, #636]	@ (800b134 <processCommand+0x69c>)
 800aeb8:	6818      	ldr	r0, [r3, #0]
 800aeba:	f00a f82f 	bl	8014f1c <siscanf>
 800aebe:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
			if (extracted != 1) {
 800aec2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800aec6:	2b01      	cmp	r3, #1
 800aec8:	d008      	beq.n	800aedc <processCommand+0x444>
			HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800aeca:	f04f 33ff 	mov.w	r3, #4294967295
 800aece:	2217      	movs	r2, #23
 800aed0:	4999      	ldr	r1, [pc, #612]	@ (800b138 <processCommand+0x6a0>)
 800aed2:	489a      	ldr	r0, [pc, #616]	@ (800b13c <processCommand+0x6a4>)
 800aed4:	f007 fef6 	bl	8012cc4 <HAL_UART_Transmit>
 800aed8:	f001 bf10 	b.w	800ccfc <processCommand+0x2264>
			return;
			}
			Pump_On(&Waste_RemovalPump,CLOCKWISE);
 800aedc:	2100      	movs	r1, #0
 800aede:	4898      	ldr	r0, [pc, #608]	@ (800b140 <processCommand+0x6a8>)
 800aee0:	f002 fd40 	bl	800d964 <Pump_On>
			Rising_Edge(P1_P4_GATE);
 800aee4:	4b91      	ldr	r3, [pc, #580]	@ (800b12c <processCommand+0x694>)
 800aee6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800aeea:	f004 f81d 	bl	800ef28 <Rising_Edge>
			delay_ms(volume);
 800aeee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800aef2:	4618      	mov	r0, r3
 800aef4:	f003 ff28 	bl	800ed48 <delay_ms>
			Pump_Off(&Waste_RemovalPump);
 800aef8:	4891      	ldr	r0, [pc, #580]	@ (800b140 <processCommand+0x6a8>)
 800aefa:	f002 fd61 	bl	800d9c0 <Pump_Off>
			Rising_Edge(P1_P4_GATE);
 800aefe:	4b8b      	ldr	r3, [pc, #556]	@ (800b12c <processCommand+0x694>)
 800af00:	e893 0003 	ldmia.w	r3, {r0, r1}
 800af04:	f004 f810 	bl	800ef28 <Rising_Edge>
			HAL_Delay(1000);
 800af08:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800af0c:	f004 f8ee 	bl	800f0ec <HAL_Delay>
			Pump_On(&Waste_RemovalPump,ANTICLOCKWISE);
 800af10:	2101      	movs	r1, #1
 800af12:	488b      	ldr	r0, [pc, #556]	@ (800b140 <processCommand+0x6a8>)
 800af14:	f002 fd26 	bl	800d964 <Pump_On>
			Rising_Edge(P1_P4_GATE);
 800af18:	4b84      	ldr	r3, [pc, #528]	@ (800b12c <processCommand+0x694>)
 800af1a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800af1e:	f004 f803 	bl	800ef28 <Rising_Edge>
			delay_ms(volume);
 800af22:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800af26:	4618      	mov	r0, r3
 800af28:	f003 ff0e 	bl	800ed48 <delay_ms>
			Pump_Off(&Waste_RemovalPump);
 800af2c:	4884      	ldr	r0, [pc, #528]	@ (800b140 <processCommand+0x6a8>)
 800af2e:	f002 fd47 	bl	800d9c0 <Pump_Off>
			Rising_Edge(P1_P4_GATE);
 800af32:	4b7e      	ldr	r3, [pc, #504]	@ (800b12c <processCommand+0x694>)
 800af34:	e893 0003 	ldmia.w	r3, {r0, r1}
 800af38:	f003 fff6 	bl	800ef28 <Rising_Edge>
			module_executed();
 800af3c:	f7ff fd6a 	bl	800aa14 <module_executed>
 800af40:	f001 bed7 	b.w	800ccf2 <processCommand+0x225a>
		}


	 else if((CompareToBrace(Waste_pump_On))==1)//	 char Waste_pump_On[]                = "!P2ON()" ;
 800af44:	487f      	ldr	r0, [pc, #508]	@ (800b144 <processCommand+0x6ac>)
 800af46:	f7ff fce7 	bl	800a918 <CompareToBrace>
 800af4a:	4603      	mov	r3, r0
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d111      	bne.n	800af74 <processCommand+0x4dc>
	 		{
	 			send_ACK();
 800af50:	f7ff fd56 	bl	800aa00 <send_ACK>
	 			Pump_On(&Waste_RemovalPump,CLOCKWISE);
 800af54:	2100      	movs	r1, #0
 800af56:	487a      	ldr	r0, [pc, #488]	@ (800b140 <processCommand+0x6a8>)
 800af58:	f002 fd04 	bl	800d964 <Pump_On>
	 			Rising_Edge(P1_P4_GATE);
 800af5c:	4b73      	ldr	r3, [pc, #460]	@ (800b12c <processCommand+0x694>)
 800af5e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800af62:	f003 ffe1 	bl	800ef28 <Rising_Edge>
	 			HAL_Delay(200);
 800af66:	20c8      	movs	r0, #200	@ 0xc8
 800af68:	f004 f8c0 	bl	800f0ec <HAL_Delay>
	 			module_executed();
 800af6c:	f7ff fd52 	bl	800aa14 <module_executed>
 800af70:	f001 bebf 	b.w	800ccf2 <processCommand+0x225a>
	 		}
	else if((CompareToBrace(Waste_pump_Off))==1)//	 char Waste_pump_Off[]               ="!P2OFF()" ;
 800af74:	4874      	ldr	r0, [pc, #464]	@ (800b148 <processCommand+0x6b0>)
 800af76:	f7ff fccf 	bl	800a918 <CompareToBrace>
 800af7a:	4603      	mov	r3, r0
 800af7c:	2b01      	cmp	r3, #1
 800af7e:	d111      	bne.n	800afa4 <processCommand+0x50c>
		{
			send_ACK();
 800af80:	f7ff fd3e 	bl	800aa00 <send_ACK>
			Pump_Off(&Waste_RemovalPump);
 800af84:	486e      	ldr	r0, [pc, #440]	@ (800b140 <processCommand+0x6a8>)
 800af86:	f002 fd1b 	bl	800d9c0 <Pump_Off>
			Rising_Edge(P1_P4_GATE);
 800af8a:	4b68      	ldr	r3, [pc, #416]	@ (800b12c <processCommand+0x694>)
 800af8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800af90:	f003 ffca 	bl	800ef28 <Rising_Edge>
			HAL_Delay(500);
 800af94:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800af98:	f004 f8a8 	bl	800f0ec <HAL_Delay>
			module_executed();
 800af9c:	f7ff fd3a 	bl	800aa14 <module_executed>
 800afa0:	f001 bea7 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(WashOrUniversal_Buffer_Pump))==1)//		 char WashOrUniversal_Buffer_Pump[]   ="!P1()";
 800afa4:	4869      	ldr	r0, [pc, #420]	@ (800b14c <processCommand+0x6b4>)
 800afa6:	f7ff fcb7 	bl	800a918 <CompareToBrace>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b01      	cmp	r3, #1
 800afae:	d151      	bne.n	800b054 <processCommand+0x5bc>
		{
			int volume=0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
			send_ACK();
 800afb6:	f7ff fd23 	bl	800aa00 <send_ACK>
			int extracted = sscanf(command, "!P1(%d)", &volume);
 800afba:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 800afbe:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800afc2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800afc6:	4962      	ldr	r1, [pc, #392]	@ (800b150 <processCommand+0x6b8>)
 800afc8:	6818      	ldr	r0, [r3, #0]
 800afca:	f009 ffa7 	bl	8014f1c <siscanf>
 800afce:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
			if (extracted != 1) {
 800afd2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800afd6:	2b01      	cmp	r3, #1
 800afd8:	d008      	beq.n	800afec <processCommand+0x554>
			HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800afda:	f04f 33ff 	mov.w	r3, #4294967295
 800afde:	2217      	movs	r2, #23
 800afe0:	4955      	ldr	r1, [pc, #340]	@ (800b138 <processCommand+0x6a0>)
 800afe2:	4856      	ldr	r0, [pc, #344]	@ (800b13c <processCommand+0x6a4>)
 800afe4:	f007 fe6e 	bl	8012cc4 <HAL_UART_Transmit>
 800afe8:	f001 be88 	b.w	800ccfc <processCommand+0x2264>
			return;
			}
			Pump_On(&WashandUniversalBuffer_Pump,CLOCKWISE);
 800afec:	2100      	movs	r1, #0
 800afee:	484e      	ldr	r0, [pc, #312]	@ (800b128 <processCommand+0x690>)
 800aff0:	f002 fcb8 	bl	800d964 <Pump_On>
			Rising_Edge(P1_P4_GATE);
 800aff4:	4b4d      	ldr	r3, [pc, #308]	@ (800b12c <processCommand+0x694>)
 800aff6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800affa:	f003 ff95 	bl	800ef28 <Rising_Edge>
			delay_ms(volume);
 800affe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b002:	4618      	mov	r0, r3
 800b004:	f003 fea0 	bl	800ed48 <delay_ms>
			Pump_Off(&WashandUniversalBuffer_Pump);
 800b008:	4847      	ldr	r0, [pc, #284]	@ (800b128 <processCommand+0x690>)
 800b00a:	f002 fcd9 	bl	800d9c0 <Pump_Off>
			Rising_Edge(P1_P4_GATE);
 800b00e:	4b47      	ldr	r3, [pc, #284]	@ (800b12c <processCommand+0x694>)
 800b010:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b014:	f003 ff88 	bl	800ef28 <Rising_Edge>
			HAL_Delay(1000);
 800b018:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b01c:	f004 f866 	bl	800f0ec <HAL_Delay>
			Pump_On(&WashandUniversalBuffer_Pump,ANTICLOCKWISE);
 800b020:	2101      	movs	r1, #1
 800b022:	4841      	ldr	r0, [pc, #260]	@ (800b128 <processCommand+0x690>)
 800b024:	f002 fc9e 	bl	800d964 <Pump_On>
			Rising_Edge(P1_P4_GATE);
 800b028:	4b40      	ldr	r3, [pc, #256]	@ (800b12c <processCommand+0x694>)
 800b02a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b02e:	f003 ff7b 	bl	800ef28 <Rising_Edge>
			delay_ms(volume);
 800b032:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b036:	4618      	mov	r0, r3
 800b038:	f003 fe86 	bl	800ed48 <delay_ms>
			Pump_Off(&WashandUniversalBuffer_Pump);
 800b03c:	483a      	ldr	r0, [pc, #232]	@ (800b128 <processCommand+0x690>)
 800b03e:	f002 fcbf 	bl	800d9c0 <Pump_Off>
			Rising_Edge(P1_P4_GATE);
 800b042:	4b3a      	ldr	r3, [pc, #232]	@ (800b12c <processCommand+0x694>)
 800b044:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b048:	f003 ff6e 	bl	800ef28 <Rising_Edge>
			module_executed();
 800b04c:	f7ff fce2 	bl	800aa14 <module_executed>
 800b050:	f001 be4f 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if(((CompareToBrace(Yellow_LED_On_Time))==1))//	char  Yellow_LED_ON                 = "!LYEL()";
 800b054:	483f      	ldr	r0, [pc, #252]	@ (800b154 <processCommand+0x6bc>)
 800b056:	f7ff fc5f 	bl	800a918 <CompareToBrace>
 800b05a:	4603      	mov	r3, r0
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d119      	bne.n	800b094 <processCommand+0x5fc>
			{
			 send_ACK();
 800b060:	f7ff fcce 	bl	800aa00 <send_ACK>
			 LED_Off(YellowLED);
 800b064:	4b3c      	ldr	r3, [pc, #240]	@ (800b158 <processCommand+0x6c0>)
 800b066:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b06a:	f003 ff4d 	bl	800ef08 <LED_Off>
			 // yellow led
			 LED_On(RedLED);
 800b06e:	4b3b      	ldr	r3, [pc, #236]	@ (800b15c <processCommand+0x6c4>)
 800b070:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b074:	f003 ff38 	bl	800eee8 <LED_On>
			 LED_On(GreenLED);
 800b078:	4b39      	ldr	r3, [pc, #228]	@ (800b160 <processCommand+0x6c8>)
 800b07a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b07e:	f003 ff33 	bl	800eee8 <LED_On>
			 Rising_Edge(VL_EXLED_GATE);
 800b082:	4b38      	ldr	r3, [pc, #224]	@ (800b164 <processCommand+0x6cc>)
 800b084:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b088:	f003 ff4e 	bl	800ef28 <Rising_Edge>
			 module_executed();
 800b08c:	f7ff fcc2 	bl	800aa14 <module_executed>
 800b090:	f001 be2f 	b.w	800ccf2 <processCommand+0x225a>
			 }
		else if(((CompareToBrace(Green_LED_On_Time))==1))//	char  Green_LED_On_Time                  = "!LGRE()";
 800b094:	4834      	ldr	r0, [pc, #208]	@ (800b168 <processCommand+0x6d0>)
 800b096:	f7ff fc3f 	bl	800a918 <CompareToBrace>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b01      	cmp	r3, #1
 800b09e:	d123      	bne.n	800b0e8 <processCommand+0x650>
			{
			 send_ACK();
 800b0a0:	f7ff fcae 	bl	800aa00 <send_ACK>
			 LED_Off(YellowLED);
 800b0a4:	4b2c      	ldr	r3, [pc, #176]	@ (800b158 <processCommand+0x6c0>)
 800b0a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b0aa:	f003 ff2d 	bl	800ef08 <LED_Off>
			 // yellow led
			 LED_Off(RedLED);
 800b0ae:	4b2b      	ldr	r3, [pc, #172]	@ (800b15c <processCommand+0x6c4>)
 800b0b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b0b4:	f003 ff28 	bl	800ef08 <LED_Off>
			 LED_Off(GreenLED);
 800b0b8:	4b29      	ldr	r3, [pc, #164]	@ (800b160 <processCommand+0x6c8>)
 800b0ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b0be:	f003 ff23 	bl	800ef08 <LED_Off>
			 Rising_Edge(VL_EXLED_GATE);
 800b0c2:	4b28      	ldr	r3, [pc, #160]	@ (800b164 <processCommand+0x6cc>)
 800b0c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b0c8:	f003 ff2e 	bl	800ef28 <Rising_Edge>
			 LED_On(GreenLED);
 800b0cc:	4b24      	ldr	r3, [pc, #144]	@ (800b160 <processCommand+0x6c8>)
 800b0ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b0d2:	f003 ff09 	bl	800eee8 <LED_On>
			 Rising_Edge(VL_EXLED_GATE);
 800b0d6:	4b23      	ldr	r3, [pc, #140]	@ (800b164 <processCommand+0x6cc>)
 800b0d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b0dc:	f003 ff24 	bl	800ef28 <Rising_Edge>
			 module_executed();
 800b0e0:	f7ff fc98 	bl	800aa14 <module_executed>
 800b0e4:	f001 be05 	b.w	800ccf2 <processCommand+0x225a>
			 }
		else if(((CompareToBrace(Check_Green_LED))==1))//	  Check_Green_LED[]			    = "!CGLED()";
 800b0e8:	4820      	ldr	r0, [pc, #128]	@ (800b16c <processCommand+0x6d4>)
 800b0ea:	f7ff fc15 	bl	800a918 <CompareToBrace>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	2b01      	cmp	r3, #1
 800b0f2:	d174      	bne.n	800b1de <processCommand+0x746>
			{
			 send_ACK();
 800b0f4:	f7ff fc84 	bl	800aa00 <send_ACK>
			 LED_Off(RedLED);
 800b0f8:	4b18      	ldr	r3, [pc, #96]	@ (800b15c <processCommand+0x6c4>)
 800b0fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b0fe:	f003 ff03 	bl	800ef08 <LED_Off>
			 Rising_Edge(VL_EXLED_GATE);
 800b102:	4b18      	ldr	r3, [pc, #96]	@ (800b164 <processCommand+0x6cc>)
 800b104:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b108:	f003 ff0e 	bl	800ef28 <Rising_Edge>
			 LED_Off(YellowLED);
 800b10c:	4b12      	ldr	r3, [pc, #72]	@ (800b158 <processCommand+0x6c0>)
 800b10e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b112:	f003 fef9 	bl	800ef08 <LED_Off>
			 Rising_Edge(VL_EXLED_GATE);
 800b116:	4b13      	ldr	r3, [pc, #76]	@ (800b164 <processCommand+0x6cc>)
 800b118:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b11c:	f003 ff04 	bl	800ef28 <Rising_Edge>
			 for(int i=1;i<=3;i++)
 800b120:	2301      	movs	r3, #1
 800b122:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 800b126:	e044      	b.n	800b1b2 <processCommand+0x71a>
 800b128:	20000228 	.word	0x20000228
 800b12c:	20000258 	.word	0x20000258
 800b130:	20000098 	.word	0x20000098
 800b134:	08018fb4 	.word	0x08018fb4
 800b138:	08018f84 	.word	0x08018f84
 800b13c:	200008a8 	.word	0x200008a8
 800b140:	20000238 	.word	0x20000238
 800b144:	200000a0 	.word	0x200000a0
 800b148:	200000a8 	.word	0x200000a8
 800b14c:	200000b4 	.word	0x200000b4
 800b150:	08018fc0 	.word	0x08018fc0
 800b154:	20000120 	.word	0x20000120
 800b158:	200002d8 	.word	0x200002d8
 800b15c:	200002d0 	.word	0x200002d0
 800b160:	200002c8 	.word	0x200002c8
 800b164:	20000268 	.word	0x20000268
 800b168:	20000118 	.word	0x20000118
 800b16c:	200000f4 	.word	0x200000f4
			 {
				 LED_On(GreenLED);
 800b170:	4bcc      	ldr	r3, [pc, #816]	@ (800b4a4 <processCommand+0xa0c>)
 800b172:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b176:	f003 feb7 	bl	800eee8 <LED_On>
				 Rising_Edge(VL_EXLED_GATE);
 800b17a:	4bcb      	ldr	r3, [pc, #812]	@ (800b4a8 <processCommand+0xa10>)
 800b17c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b180:	f003 fed2 	bl	800ef28 <Rising_Edge>
				 HAL_Delay(1000);
 800b184:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b188:	f003 ffb0 	bl	800f0ec <HAL_Delay>
				 LED_Off(GreenLED);
 800b18c:	4bc5      	ldr	r3, [pc, #788]	@ (800b4a4 <processCommand+0xa0c>)
 800b18e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b192:	f003 feb9 	bl	800ef08 <LED_Off>
				 Rising_Edge(VL_EXLED_GATE);
 800b196:	4bc4      	ldr	r3, [pc, #784]	@ (800b4a8 <processCommand+0xa10>)
 800b198:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b19c:	f003 fec4 	bl	800ef28 <Rising_Edge>
				 HAL_Delay(1000);
 800b1a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b1a4:	f003 ffa2 	bl	800f0ec <HAL_Delay>
			 for(int i=1;i<=3;i++)
 800b1a8:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 800b1b2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800b1b6:	2b03      	cmp	r3, #3
 800b1b8:	ddda      	ble.n	800b170 <processCommand+0x6d8>
			 }
			 LED_On(GreenLED);
 800b1ba:	4bba      	ldr	r3, [pc, #744]	@ (800b4a4 <processCommand+0xa0c>)
 800b1bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b1c0:	f003 fe92 	bl	800eee8 <LED_On>
			 Rising_Edge(VL_EXLED_GATE);
 800b1c4:	4bb8      	ldr	r3, [pc, #736]	@ (800b4a8 <processCommand+0xa10>)
 800b1c6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b1ca:	f003 fead 	bl	800ef28 <Rising_Edge>
			 HAL_Delay(500);
 800b1ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b1d2:	f003 ff8b 	bl	800f0ec <HAL_Delay>
			 module_executed();
 800b1d6:	f7ff fc1d 	bl	800aa14 <module_executed>
 800b1da:	f001 bd8a 	b.w	800ccf2 <processCommand+0x225a>
			 }
		else if(((CompareToBrace(Check_Red_LED))==1))//	  Check_Red_LED[]			    = "!CRLED()";
 800b1de:	48b3      	ldr	r0, [pc, #716]	@ (800b4ac <processCommand+0xa14>)
 800b1e0:	f7ff fb9a 	bl	800a918 <CompareToBrace>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d150      	bne.n	800b28c <processCommand+0x7f4>
		    {
			 send_ACK();
 800b1ea:	f7ff fc09 	bl	800aa00 <send_ACK>
			 LED_Off(YellowLED);
 800b1ee:	4bb0      	ldr	r3, [pc, #704]	@ (800b4b0 <processCommand+0xa18>)
 800b1f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b1f4:	f003 fe88 	bl	800ef08 <LED_Off>
			 Rising_Edge(VL_EXLED_GATE);
 800b1f8:	4bab      	ldr	r3, [pc, #684]	@ (800b4a8 <processCommand+0xa10>)
 800b1fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b1fe:	f003 fe93 	bl	800ef28 <Rising_Edge>
			 LED_Off(GreenLED);
 800b202:	4ba8      	ldr	r3, [pc, #672]	@ (800b4a4 <processCommand+0xa0c>)
 800b204:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b208:	f003 fe7e 	bl	800ef08 <LED_Off>
			 Rising_Edge(VL_EXLED_GATE);
 800b20c:	4ba6      	ldr	r3, [pc, #664]	@ (800b4a8 <processCommand+0xa10>)
 800b20e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b212:	f003 fe89 	bl	800ef28 <Rising_Edge>
			 for(int i=1;i<=3;i++)
 800b216:	2301      	movs	r3, #1
 800b218:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800b21c:	e020      	b.n	800b260 <processCommand+0x7c8>
			 {
				 LED_On(RedLED);
 800b21e:	4ba5      	ldr	r3, [pc, #660]	@ (800b4b4 <processCommand+0xa1c>)
 800b220:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b224:	f003 fe60 	bl	800eee8 <LED_On>
				 Rising_Edge(VL_EXLED_GATE);
 800b228:	4b9f      	ldr	r3, [pc, #636]	@ (800b4a8 <processCommand+0xa10>)
 800b22a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b22e:	f003 fe7b 	bl	800ef28 <Rising_Edge>
				 HAL_Delay(1000);
 800b232:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b236:	f003 ff59 	bl	800f0ec <HAL_Delay>
				 LED_Off(RedLED);
 800b23a:	4b9e      	ldr	r3, [pc, #632]	@ (800b4b4 <processCommand+0xa1c>)
 800b23c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b240:	f003 fe62 	bl	800ef08 <LED_Off>
				 Rising_Edge(VL_EXLED_GATE);
 800b244:	4b98      	ldr	r3, [pc, #608]	@ (800b4a8 <processCommand+0xa10>)
 800b246:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b24a:	f003 fe6d 	bl	800ef28 <Rising_Edge>
				 HAL_Delay(1000);
 800b24e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b252:	f003 ff4b 	bl	800f0ec <HAL_Delay>
			 for(int i=1;i<=3;i++)
 800b256:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800b25a:	3301      	adds	r3, #1
 800b25c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800b260:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800b264:	2b03      	cmp	r3, #3
 800b266:	ddda      	ble.n	800b21e <processCommand+0x786>
			 }
			 LED_On(GreenLED);
 800b268:	4b8e      	ldr	r3, [pc, #568]	@ (800b4a4 <processCommand+0xa0c>)
 800b26a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b26e:	f003 fe3b 	bl	800eee8 <LED_On>
			 Rising_Edge(VL_EXLED_GATE);
 800b272:	4b8d      	ldr	r3, [pc, #564]	@ (800b4a8 <processCommand+0xa10>)
 800b274:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b278:	f003 fe56 	bl	800ef28 <Rising_Edge>
			 HAL_Delay(500);
 800b27c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b280:	f003 ff34 	bl	800f0ec <HAL_Delay>
			module_executed();
 800b284:	f7ff fbc6 	bl	800aa14 <module_executed>
 800b288:	f001 bd33 	b.w	800ccf2 <processCommand+0x225a>
			}
	  else if(((CompareToBrace(Check_Yellow_LED))==1))//	  Check_Yellow_LED[]			    = "!CYLED()";
 800b28c:	488a      	ldr	r0, [pc, #552]	@ (800b4b8 <processCommand+0xa20>)
 800b28e:	f7ff fb43 	bl	800a918 <CompareToBrace>
 800b292:	4603      	mov	r3, r0
 800b294:	2b01      	cmp	r3, #1
 800b296:	d150      	bne.n	800b33a <processCommand+0x8a2>
	        {
			 send_ACK();
 800b298:	f7ff fbb2 	bl	800aa00 <send_ACK>
			 LED_Off(YellowLED);
 800b29c:	4b84      	ldr	r3, [pc, #528]	@ (800b4b0 <processCommand+0xa18>)
 800b29e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2a2:	f003 fe31 	bl	800ef08 <LED_Off>
			 Rising_Edge(VL_EXLED_GATE);
 800b2a6:	4b80      	ldr	r3, [pc, #512]	@ (800b4a8 <processCommand+0xa10>)
 800b2a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2ac:	f003 fe3c 	bl	800ef28 <Rising_Edge>
			 for(int i=1;i<=3;i++)
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800b2b6:	e02a      	b.n	800b30e <processCommand+0x876>
			 {
				 LED_On(RedLED);
 800b2b8:	4b7e      	ldr	r3, [pc, #504]	@ (800b4b4 <processCommand+0xa1c>)
 800b2ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2be:	f003 fe13 	bl	800eee8 <LED_On>
				 LED_On(GreenLED);
 800b2c2:	4b78      	ldr	r3, [pc, #480]	@ (800b4a4 <processCommand+0xa0c>)
 800b2c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2c8:	f003 fe0e 	bl	800eee8 <LED_On>
				 Rising_Edge(VL_EXLED_GATE);
 800b2cc:	4b76      	ldr	r3, [pc, #472]	@ (800b4a8 <processCommand+0xa10>)
 800b2ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2d2:	f003 fe29 	bl	800ef28 <Rising_Edge>
				 HAL_Delay(1000);
 800b2d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b2da:	f003 ff07 	bl	800f0ec <HAL_Delay>
				 LED_Off(RedLED);
 800b2de:	4b75      	ldr	r3, [pc, #468]	@ (800b4b4 <processCommand+0xa1c>)
 800b2e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2e4:	f003 fe10 	bl	800ef08 <LED_Off>
				 LED_Off(GreenLED);
 800b2e8:	4b6e      	ldr	r3, [pc, #440]	@ (800b4a4 <processCommand+0xa0c>)
 800b2ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2ee:	f003 fe0b 	bl	800ef08 <LED_Off>
				 Rising_Edge(VL_EXLED_GATE);
 800b2f2:	4b6d      	ldr	r3, [pc, #436]	@ (800b4a8 <processCommand+0xa10>)
 800b2f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b2f8:	f003 fe16 	bl	800ef28 <Rising_Edge>
				 HAL_Delay(1000);
 800b2fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b300:	f003 fef4 	bl	800f0ec <HAL_Delay>
			 for(int i=1;i<=3;i++)
 800b304:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800b308:	3301      	adds	r3, #1
 800b30a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800b30e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800b312:	2b03      	cmp	r3, #3
 800b314:	ddd0      	ble.n	800b2b8 <processCommand+0x820>
			 }
			 LED_On(GreenLED);
 800b316:	4b63      	ldr	r3, [pc, #396]	@ (800b4a4 <processCommand+0xa0c>)
 800b318:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b31c:	f003 fde4 	bl	800eee8 <LED_On>
			 Rising_Edge(VL_EXLED_GATE);
 800b320:	4b61      	ldr	r3, [pc, #388]	@ (800b4a8 <processCommand+0xa10>)
 800b322:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b326:	f003 fdff 	bl	800ef28 <Rising_Edge>
			 HAL_Delay(1000);
 800b32a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b32e:	f003 fedd 	bl	800f0ec <HAL_Delay>
			 module_executed();
 800b332:	f7ff fb6f 	bl	800aa14 <module_executed>
 800b336:	f001 bcdc 	b.w	800ccf2 <processCommand+0x225a>
			 }
		else if(((CompareToBrace(Check_Alarm_ON))==1)) // ALARM() if 0-> Buzzer check, 1-> continouse ON (error), 2-> rhyme
 800b33a:	4860      	ldr	r0, [pc, #384]	@ (800b4bc <processCommand+0xa24>)
 800b33c:	f7ff faec 	bl	800a918 <CompareToBrace>
 800b340:	4603      	mov	r3, r0
 800b342:	2b01      	cmp	r3, #1
 800b344:	d177      	bne.n	800b436 <processCommand+0x99e>
			{
			unsigned int alarm_type=0 ;
 800b346:	2300      	movs	r3, #0
 800b348:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	//		   unsigned int loop=0;
				send_ACK();
 800b34c:	f7ff fb58 	bl	800aa00 <send_ACK>
				int extracted = sscanf(command, "!ALARM(%d)", &alarm_type);
 800b350:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 800b354:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800b358:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800b35c:	4958      	ldr	r1, [pc, #352]	@ (800b4c0 <processCommand+0xa28>)
 800b35e:	6818      	ldr	r0, [r3, #0]
 800b360:	f009 fddc 	bl	8014f1c <siscanf>
 800b364:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
				if (extracted != 1) {
 800b368:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d005      	beq.n	800b37c <processCommand+0x8e4>
				HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, 100);
 800b370:	2364      	movs	r3, #100	@ 0x64
 800b372:	2217      	movs	r2, #23
 800b374:	4953      	ldr	r1, [pc, #332]	@ (800b4c4 <processCommand+0xa2c>)
 800b376:	4854      	ldr	r0, [pc, #336]	@ (800b4c8 <processCommand+0xa30>)
 800b378:	f007 fca4 	bl	8012cc4 <HAL_UART_Transmit>
				}

				if(alarm_type ==0) // in service mode alarm/buzzer check
 800b37c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b380:	2b00      	cmp	r3, #0
 800b382:	d119      	bne.n	800b3b8 <processCommand+0x920>
					{
					 LED_Off(YellowLED);
 800b384:	4b4a      	ldr	r3, [pc, #296]	@ (800b4b0 <processCommand+0xa18>)
 800b386:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b38a:	f003 fdbd 	bl	800ef08 <LED_Off>
					 LED_Off(GreenLED);
 800b38e:	4b45      	ldr	r3, [pc, #276]	@ (800b4a4 <processCommand+0xa0c>)
 800b390:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b394:	f003 fdb8 	bl	800ef08 <LED_Off>
					 LED_On(RedLED);
 800b398:	4b46      	ldr	r3, [pc, #280]	@ (800b4b4 <processCommand+0xa1c>)
 800b39a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b39e:	f003 fda3 	bl	800eee8 <LED_On>
				     Alarm_On(Alarm);
 800b3a2:	4b4a      	ldr	r3, [pc, #296]	@ (800b4cc <processCommand+0xa34>)
 800b3a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3a8:	f003 fde3 	bl	800ef72 <Alarm_On>
					 Rising_Edge(VL_EXLED_GATE);
 800b3ac:	4b3e      	ldr	r3, [pc, #248]	@ (800b4a8 <processCommand+0xa10>)
 800b3ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3b2:	f003 fdb9 	bl	800ef28 <Rising_Edge>
 800b3b6:	e03a      	b.n	800b42e <processCommand+0x996>
					}

				else if(alarm_type ==1){
 800b3b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b3bc:	2b01      	cmp	r3, #1
 800b3be:	d119      	bne.n	800b3f4 <processCommand+0x95c>
					LED_Off(YellowLED);
 800b3c0:	4b3b      	ldr	r3, [pc, #236]	@ (800b4b0 <processCommand+0xa18>)
 800b3c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3c6:	f003 fd9f 	bl	800ef08 <LED_Off>
					 LED_Off(GreenLED);
 800b3ca:	4b36      	ldr	r3, [pc, #216]	@ (800b4a4 <processCommand+0xa0c>)
 800b3cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3d0:	f003 fd9a 	bl	800ef08 <LED_Off>
					 LED_On(RedLED);
 800b3d4:	4b37      	ldr	r3, [pc, #220]	@ (800b4b4 <processCommand+0xa1c>)
 800b3d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3da:	f003 fd85 	bl	800eee8 <LED_On>
					Alarm_On(Alarm); // if error state continoue alarm/ buzer ON
 800b3de:	4b3b      	ldr	r3, [pc, #236]	@ (800b4cc <processCommand+0xa34>)
 800b3e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3e4:	f003 fdc5 	bl	800ef72 <Alarm_On>
					Rising_Edge(VL_EXLED_GATE);
 800b3e8:	4b2f      	ldr	r3, [pc, #188]	@ (800b4a8 <processCommand+0xa10>)
 800b3ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3ee:	f003 fd9b 	bl	800ef28 <Rising_Edge>
 800b3f2:	e01c      	b.n	800b42e <processCommand+0x996>
				}

				else if(alarm_type ==2)
 800b3f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b3f8:	2b02      	cmp	r3, #2
 800b3fa:	d118      	bne.n	800b42e <processCommand+0x996>
					{
					 LED_Off(YellowLED);
 800b3fc:	4b2c      	ldr	r3, [pc, #176]	@ (800b4b0 <processCommand+0xa18>)
 800b3fe:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b402:	f003 fd81 	bl	800ef08 <LED_Off>
					 LED_Off(GreenLED);
 800b406:	4b27      	ldr	r3, [pc, #156]	@ (800b4a4 <processCommand+0xa0c>)
 800b408:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b40c:	f003 fd7c 	bl	800ef08 <LED_Off>
					 LED_On(RedLED);
 800b410:	4b28      	ldr	r3, [pc, #160]	@ (800b4b4 <processCommand+0xa1c>)
 800b412:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b416:	f003 fd67 	bl	800eee8 <LED_On>
					Alarm_On(Alarm);
 800b41a:	4b2c      	ldr	r3, [pc, #176]	@ (800b4cc <processCommand+0xa34>)
 800b41c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b420:	f003 fda7 	bl	800ef72 <Alarm_On>
					Rising_Edge(VL_EXLED_GATE);
 800b424:	4b20      	ldr	r3, [pc, #128]	@ (800b4a8 <processCommand+0xa10>)
 800b426:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b42a:	f003 fd7d 	bl	800ef28 <Rising_Edge>
			       }
				module_executed();
 800b42e:	f7ff faf1 	bl	800aa14 <module_executed>
 800b432:	f001 bc5e 	b.w	800ccf2 <processCommand+0x225a>
			}
		 else if(((CompareToBrace(Alarm_OFF))==1)) // MUTE()
 800b436:	4826      	ldr	r0, [pc, #152]	@ (800b4d0 <processCommand+0xa38>)
 800b438:	f7ff fa6e 	bl	800a918 <CompareToBrace>
 800b43c:	4603      	mov	r3, r0
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d148      	bne.n	800b4d4 <processCommand+0xa3c>
			{
				send_ACK();
 800b442:	f7ff fadd 	bl	800aa00 <send_ACK>
				Alarm_Off(Alarm);
 800b446:	4b21      	ldr	r3, [pc, #132]	@ (800b4cc <processCommand+0xa34>)
 800b448:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b44c:	f003 fda1 	bl	800ef92 <Alarm_Off>
				LED_Off(RedLED);
 800b450:	4b18      	ldr	r3, [pc, #96]	@ (800b4b4 <processCommand+0xa1c>)
 800b452:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b456:	f003 fd57 	bl	800ef08 <LED_Off>
				Rising_Edge(VL_EXLED_GATE);
 800b45a:	4b13      	ldr	r3, [pc, #76]	@ (800b4a8 <processCommand+0xa10>)
 800b45c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b460:	f003 fd62 	bl	800ef28 <Rising_Edge>
				LED_Off(YellowLED);
 800b464:	4b12      	ldr	r3, [pc, #72]	@ (800b4b0 <processCommand+0xa18>)
 800b466:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b46a:	f003 fd4d 	bl	800ef08 <LED_Off>
				Rising_Edge(VL_EXLED_GATE);
 800b46e:	4b0e      	ldr	r3, [pc, #56]	@ (800b4a8 <processCommand+0xa10>)
 800b470:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b474:	f003 fd58 	bl	800ef28 <Rising_Edge>
				LED_On(RedLED);
 800b478:	4b0e      	ldr	r3, [pc, #56]	@ (800b4b4 <processCommand+0xa1c>)
 800b47a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b47e:	f003 fd33 	bl	800eee8 <LED_On>
				LED_On(GreenLED);
 800b482:	4b08      	ldr	r3, [pc, #32]	@ (800b4a4 <processCommand+0xa0c>)
 800b484:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b488:	f003 fd2e 	bl	800eee8 <LED_On>
				Rising_Edge(VL_EXLED_GATE);
 800b48c:	4b06      	ldr	r3, [pc, #24]	@ (800b4a8 <processCommand+0xa10>)
 800b48e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b492:	f003 fd49 	bl	800ef28 <Rising_Edge>
				HAL_Delay(100);
 800b496:	2064      	movs	r0, #100	@ 0x64
 800b498:	f003 fe28 	bl	800f0ec <HAL_Delay>
				module_executed();
 800b49c:	f7ff faba 	bl	800aa14 <module_executed>
 800b4a0:	f001 bc27 	b.w	800ccf2 <processCommand+0x225a>
 800b4a4:	200002c8 	.word	0x200002c8
 800b4a8:	20000268 	.word	0x20000268
 800b4ac:	20000100 	.word	0x20000100
 800b4b0:	200002d8 	.word	0x200002d8
 800b4b4:	200002d0 	.word	0x200002d0
 800b4b8:	2000010c 	.word	0x2000010c
 800b4bc:	20000128 	.word	0x20000128
 800b4c0:	08018fc8 	.word	0x08018fc8
 800b4c4:	08018f84 	.word	0x08018f84
 800b4c8:	200008a8 	.word	0x200008a8
 800b4cc:	200002e0 	.word	0x200002e0
 800b4d0:	20000134 	.word	0x20000134
			}
	else if((CompareToBrace(DI_Probe_Inlet_Valve))==1)//	char DI_Probe_Inlet[] ="!CV1()";
 800b4d4:	48c0      	ldr	r0, [pc, #768]	@ (800b7d8 <processCommand+0xd40>)
 800b4d6:	f7ff fa1f 	bl	800a918 <CompareToBrace>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	2b01      	cmp	r3, #1
 800b4de:	d11e      	bne.n	800b51e <processCommand+0xa86>
		{
			send_ACK();
 800b4e0:	f7ff fa8e 	bl	800aa00 <send_ACK>
			Valve_On(DI_Probe_Inlet);
 800b4e4:	4bbd      	ldr	r3, [pc, #756]	@ (800b7dc <processCommand+0xd44>)
 800b4e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b4ea:	f003 fcdd 	bl	800eea8 <Valve_On>
			Rising_Edge(VL_EXLED_GATE);
 800b4ee:	4bbc      	ldr	r3, [pc, #752]	@ (800b7e0 <processCommand+0xd48>)
 800b4f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b4f4:	f003 fd18 	bl	800ef28 <Rising_Edge>
			HAL_Delay(3000);
 800b4f8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800b4fc:	f003 fdf6 	bl	800f0ec <HAL_Delay>
			Valve_Off(DI_Probe_Inlet);
 800b500:	4bb6      	ldr	r3, [pc, #728]	@ (800b7dc <processCommand+0xd44>)
 800b502:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b506:	f003 fcdf 	bl	800eec8 <Valve_Off>
			Rising_Edge(VL_EXLED_GATE);
 800b50a:	4bb5      	ldr	r3, [pc, #724]	@ (800b7e0 <processCommand+0xd48>)
 800b50c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b510:	f003 fd0a 	bl	800ef28 <Rising_Edge>
		    putchr('$');
 800b514:	2024      	movs	r0, #36	@ 0x24
 800b516:	f003 fbeb 	bl	800ecf0 <putchr>
 800b51a:	f001 bbea 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(Waste_Outlet_Valve))==1)//	char Waste_Outlet[]   ="!CV2()";
 800b51e:	48b1      	ldr	r0, [pc, #708]	@ (800b7e4 <processCommand+0xd4c>)
 800b520:	f7ff f9fa 	bl	800a918 <CompareToBrace>
 800b524:	4603      	mov	r3, r0
 800b526:	2b01      	cmp	r3, #1
 800b528:	d11e      	bne.n	800b568 <processCommand+0xad0>
		{
			send_ACK();
 800b52a:	f7ff fa69 	bl	800aa00 <send_ACK>
			Valve_On(Waste_Outlet);
 800b52e:	4bae      	ldr	r3, [pc, #696]	@ (800b7e8 <processCommand+0xd50>)
 800b530:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b534:	f003 fcb8 	bl	800eea8 <Valve_On>
			Rising_Edge(VL_EXLED_GATE);
 800b538:	4ba9      	ldr	r3, [pc, #676]	@ (800b7e0 <processCommand+0xd48>)
 800b53a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b53e:	f003 fcf3 	bl	800ef28 <Rising_Edge>
			HAL_Delay(3000);
 800b542:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800b546:	f003 fdd1 	bl	800f0ec <HAL_Delay>
			Valve_Off(Waste_Outlet);
 800b54a:	4ba7      	ldr	r3, [pc, #668]	@ (800b7e8 <processCommand+0xd50>)
 800b54c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b550:	f003 fcba 	bl	800eec8 <Valve_Off>
			Rising_Edge(VL_EXLED_GATE);
 800b554:	4ba2      	ldr	r3, [pc, #648]	@ (800b7e0 <processCommand+0xd48>)
 800b556:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b55a:	f003 fce5 	bl	800ef28 <Rising_Edge>
		    putchr('$');
 800b55e:	2024      	movs	r0, #36	@ 0x24
 800b560:	f003 fbc6 	bl	800ecf0 <putchr>
 800b564:	f001 bbc5 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(DI_Probe_Inlet_Valve_On))==1)//	char DI_Probe_Inlet_On[] ="!V1ON()";
 800b568:	48a0      	ldr	r0, [pc, #640]	@ (800b7ec <processCommand+0xd54>)
 800b56a:	f7ff f9d5 	bl	800a918 <CompareToBrace>
 800b56e:	4603      	mov	r3, r0
 800b570:	2b01      	cmp	r3, #1
 800b572:	d114      	bne.n	800b59e <processCommand+0xb06>
		{
			send_ACK();
 800b574:	f7ff fa44 	bl	800aa00 <send_ACK>
			Valve_On(DI_Probe_Inlet);
 800b578:	4b98      	ldr	r3, [pc, #608]	@ (800b7dc <processCommand+0xd44>)
 800b57a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b57e:	f003 fc93 	bl	800eea8 <Valve_On>
			Rising_Edge(VL_EXLED_GATE);
 800b582:	4b97      	ldr	r3, [pc, #604]	@ (800b7e0 <processCommand+0xd48>)
 800b584:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b588:	f003 fcce 	bl	800ef28 <Rising_Edge>
			HAL_Delay(500);
 800b58c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b590:	f003 fdac 	bl	800f0ec <HAL_Delay>
		    putchr('$');
 800b594:	2024      	movs	r0, #36	@ 0x24
 800b596:	f003 fbab 	bl	800ecf0 <putchr>
 800b59a:	f001 bbaa 	b.w	800ccf2 <processCommand+0x225a>
		}
	else if((CompareToBrace(DI_Probe_Inlet_Valve_Off))==1)//	char DI_Probe_Inlet_Off[] ="!V1OFF()";
 800b59e:	4894      	ldr	r0, [pc, #592]	@ (800b7f0 <processCommand+0xd58>)
 800b5a0:	f7ff f9ba 	bl	800a918 <CompareToBrace>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d114      	bne.n	800b5d4 <processCommand+0xb3c>
			{
				send_ACK();
 800b5aa:	f7ff fa29 	bl	800aa00 <send_ACK>
				Valve_Off(DI_Probe_Inlet);
 800b5ae:	4b8b      	ldr	r3, [pc, #556]	@ (800b7dc <processCommand+0xd44>)
 800b5b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b5b4:	f003 fc88 	bl	800eec8 <Valve_Off>
				Rising_Edge(VL_EXLED_GATE);
 800b5b8:	4b89      	ldr	r3, [pc, #548]	@ (800b7e0 <processCommand+0xd48>)
 800b5ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b5be:	f003 fcb3 	bl	800ef28 <Rising_Edge>
				HAL_Delay(500);
 800b5c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b5c6:	f003 fd91 	bl	800f0ec <HAL_Delay>
			    putchr('$');
 800b5ca:	2024      	movs	r0, #36	@ 0x24
 800b5cc:	f003 fb90 	bl	800ecf0 <putchr>
 800b5d0:	f001 bb8f 	b.w	800ccf2 <processCommand+0x225a>
			}
	else if((CompareToBrace(Waste_Outlet_Valve_On))==1)//	char DI_Probe_Inlet_On[] ="!V2ON()";
 800b5d4:	4887      	ldr	r0, [pc, #540]	@ (800b7f4 <processCommand+0xd5c>)
 800b5d6:	f7ff f99f 	bl	800a918 <CompareToBrace>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d114      	bne.n	800b60a <processCommand+0xb72>
			{
				send_ACK();
 800b5e0:	f7ff fa0e 	bl	800aa00 <send_ACK>
				Valve_On(Waste_Outlet);
 800b5e4:	4b80      	ldr	r3, [pc, #512]	@ (800b7e8 <processCommand+0xd50>)
 800b5e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b5ea:	f003 fc5d 	bl	800eea8 <Valve_On>
				Rising_Edge(VL_EXLED_GATE);
 800b5ee:	4b7c      	ldr	r3, [pc, #496]	@ (800b7e0 <processCommand+0xd48>)
 800b5f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b5f4:	f003 fc98 	bl	800ef28 <Rising_Edge>
				HAL_Delay(500);
 800b5f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b5fc:	f003 fd76 	bl	800f0ec <HAL_Delay>
			    putchr('$');
 800b600:	2024      	movs	r0, #36	@ 0x24
 800b602:	f003 fb75 	bl	800ecf0 <putchr>
 800b606:	f001 bb74 	b.w	800ccf2 <processCommand+0x225a>
			}
	else if((CompareToBrace(Waste_Outlet_Valve_Off))==1)//	char DI_Probe_Inlet_Off[] ="!V2OFF()";
 800b60a:	487b      	ldr	r0, [pc, #492]	@ (800b7f8 <processCommand+0xd60>)
 800b60c:	f7ff f984 	bl	800a918 <CompareToBrace>
 800b610:	4603      	mov	r3, r0
 800b612:	2b01      	cmp	r3, #1
 800b614:	d114      	bne.n	800b640 <processCommand+0xba8>
			{
				send_ACK();
 800b616:	f7ff f9f3 	bl	800aa00 <send_ACK>
				Valve_Off(Waste_Outlet);
 800b61a:	4b73      	ldr	r3, [pc, #460]	@ (800b7e8 <processCommand+0xd50>)
 800b61c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b620:	f003 fc52 	bl	800eec8 <Valve_Off>
				Rising_Edge(VL_EXLED_GATE);
 800b624:	4b6e      	ldr	r3, [pc, #440]	@ (800b7e0 <processCommand+0xd48>)
 800b626:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b62a:	f003 fc7d 	bl	800ef28 <Rising_Edge>
				HAL_Delay(500);
 800b62e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b632:	f003 fd5b 	bl	800f0ec <HAL_Delay>
				putchr('$');
 800b636:	2024      	movs	r0, #36	@ 0x24
 800b638:	f003 fb5a 	bl	800ecf0 <putchr>
 800b63c:	f001 bb59 	b.w	800ccf2 <processCommand+0x225a>
			}

	 else if(((CompareToBrace(Rocking_motor_Run))==1))//char  Rocking_motor_Run[]			= "!RON()";
 800b640:	486e      	ldr	r0, [pc, #440]	@ (800b7fc <processCommand+0xd64>)
 800b642:	f7ff f969 	bl	800a918 <CompareToBrace>
 800b646:	4603      	mov	r3, r0
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d109      	bne.n	800b660 <processCommand+0xbc8>
			 {

			   send_ACK();
 800b64c:	f7ff f9d8 	bl	800aa00 <send_ACK>
			   Start_Rocking_Motor(RockingFrequencyNormal, 0);
 800b650:	2100      	movs	r1, #0
 800b652:	20e1      	movs	r0, #225	@ 0xe1
 800b654:	f7fe fa5a 	bl	8009b0c <Start_Rocking_Motor>
			   module_executed();
 800b658:	f7ff f9dc 	bl	800aa14 <module_executed>
 800b65c:	f001 bb49 	b.w	800ccf2 <processCommand+0x225a>
			 }
		 else if(((CompareToBrace(Rocking_motor_OFF))==1))//char  Rocking_motor_OFF[]			= "!ROFF()";
 800b660:	4867      	ldr	r0, [pc, #412]	@ (800b800 <processCommand+0xd68>)
 800b662:	f7ff f959 	bl	800a918 <CompareToBrace>
 800b666:	4603      	mov	r3, r0
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d107      	bne.n	800b67c <processCommand+0xbe4>
		 {
			 send_ACK();
 800b66c:	f7ff f9c8 	bl	800aa00 <send_ACK>
			 Stop_Rocking_Motor();
 800b670:	f7fe fa7c 	bl	8009b6c <Stop_Rocking_Motor>
			 module_executed();
 800b674:	f7ff f9ce 	bl	800aa14 <module_executed>
 800b678:	f001 bb3b 	b.w	800ccf2 <processCommand+0x225a>
		  }
		 else if(((CompareToBrace(Rocking_motor_HOME))==1))//char  Rocking_motor_HOME[]		    = "!RHOM()";
 800b67c:	4861      	ldr	r0, [pc, #388]	@ (800b804 <processCommand+0xd6c>)
 800b67e:	f7ff f94b 	bl	800a918 <CompareToBrace>
 800b682:	4603      	mov	r3, r0
 800b684:	2b01      	cmp	r3, #1
 800b686:	d126      	bne.n	800b6d6 <processCommand+0xc3e>
		 {
			  unsigned int Maximum_Pulses=0;
 800b688:	2300      	movs	r3, #0
 800b68a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			   send_ACK();
 800b68e:	f7ff f9b7 	bl	800aa00 <send_ACK>
			   int extracted = sscanf(command, "!RHOM(%d)",&Maximum_Pulses);
 800b692:	f107 02c4 	add.w	r2, r7, #196	@ 0xc4
 800b696:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800b69a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800b69e:	495a      	ldr	r1, [pc, #360]	@ (800b808 <processCommand+0xd70>)
 800b6a0:	6818      	ldr	r0, [r3, #0]
 800b6a2:	f009 fc3b 	bl	8014f1c <siscanf>
 800b6a6:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
				if (extracted != 1) {
 800b6aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6ae:	2b01      	cmp	r3, #1
 800b6b0:	d008      	beq.n	800b6c4 <processCommand+0xc2c>
				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800b6b2:	f04f 33ff 	mov.w	r3, #4294967295
 800b6b6:	2217      	movs	r2, #23
 800b6b8:	4954      	ldr	r1, [pc, #336]	@ (800b80c <processCommand+0xd74>)
 800b6ba:	4855      	ldr	r0, [pc, #340]	@ (800b810 <processCommand+0xd78>)
 800b6bc:	f007 fb02 	bl	8012cc4 <HAL_UART_Transmit>
 800b6c0:	f001 bb1c 	b.w	800ccfc <processCommand+0x2264>
				 return;
				}
			   Home_Rocking_Motor( Maximum_Pulses);
 800b6c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f7fe fb0d 	bl	8009ce8 <Home_Rocking_Motor>
		       module_executed();
 800b6ce:	f7ff f9a1 	bl	800aa14 <module_executed>
 800b6d2:	f001 bb0e 	b.w	800ccf2 <processCommand+0x225a>
		 }
		 else if(((CompareToBrace(Rocking_Count_Checker))==1))//char  Rocking_Count_Checker[]				= "!RCNT()";
 800b6d6:	484f      	ldr	r0, [pc, #316]	@ (800b814 <processCommand+0xd7c>)
 800b6d8:	f7ff f91e 	bl	800a918 <CompareToBrace>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d107      	bne.n	800b6f2 <processCommand+0xc5a>
		  {
			  send_ACK();
 800b6e2:	f7ff f98d 	bl	800aa00 <send_ACK>
			  Rocking_Count_Function();
 800b6e6:	f7fe fb71 	bl	8009dcc <Rocking_Count_Function>
			  module_executed();
 800b6ea:	f7ff f993 	bl	800aa14 <module_executed>
 800b6ee:	f001 bb00 	b.w	800ccf2 <processCommand+0x225a>
		  }
		 else if(((CompareToBrace(Rock_Slow))==1))//char  Rock_Slow[]           = "!CRA()";
 800b6f2:	4849      	ldr	r0, [pc, #292]	@ (800b818 <processCommand+0xd80>)
 800b6f4:	f7ff f910 	bl	800a918 <CompareToBrace>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	2b01      	cmp	r3, #1
 800b6fc:	d109      	bne.n	800b712 <processCommand+0xc7a>
			 {
			 send_ACK();
 800b6fe:	f7ff f97f 	bl	800aa00 <send_ACK>
			 Rocking_Slow(RockingFrequencySlow,0);
 800b702:	2100      	movs	r1, #0
 800b704:	2014      	movs	r0, #20
 800b706:	f7fe fa51 	bl	8009bac <Rocking_Slow>
			 module_executed();
 800b70a:	f7ff f983 	bl	800aa14 <module_executed>
 800b70e:	f001 baf0 	b.w	800ccf2 <processCommand+0x225a>
			  }

	     else if(((CompareToBrace(Z_Nozzle_Home))==1))//  char  Z_Nozzle_Home[]		       = "!ZNHOM()";
 800b712:	4842      	ldr	r0, [pc, #264]	@ (800b81c <processCommand+0xd84>)
 800b714:	f7ff f900 	bl	800a918 <CompareToBrace>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b01      	cmp	r3, #1
 800b71c:	d126      	bne.n	800b76c <processCommand+0xcd4>
			 {
	    	 unsigned int Maximum_Pulses=0;
 800b71e:	2300      	movs	r3, #0
 800b720:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			 send_ACK();
 800b724:	f7ff f96c 	bl	800aa00 <send_ACK>
			   int extracted = sscanf(command, "!ZNHOM(%d)",&Maximum_Pulses);
 800b728:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 800b72c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800b730:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800b734:	493a      	ldr	r1, [pc, #232]	@ (800b820 <processCommand+0xd88>)
 800b736:	6818      	ldr	r0, [r3, #0]
 800b738:	f009 fbf0 	bl	8014f1c <siscanf>
 800b73c:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
				if (extracted != 1) {
 800b740:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b744:	2b01      	cmp	r3, #1
 800b746:	d008      	beq.n	800b75a <processCommand+0xcc2>
				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800b748:	f04f 33ff 	mov.w	r3, #4294967295
 800b74c:	2217      	movs	r2, #23
 800b74e:	492f      	ldr	r1, [pc, #188]	@ (800b80c <processCommand+0xd74>)
 800b750:	482f      	ldr	r0, [pc, #188]	@ (800b810 <processCommand+0xd78>)
 800b752:	f007 fab7 	bl	8012cc4 <HAL_UART_Transmit>
 800b756:	f001 bad1 	b.w	800ccfc <processCommand+0x2264>
				 return;
				}
			   Home_Z_Nozzle_Motor( Maximum_Pulses);
 800b75a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fd fdf0 	bl	8009344 <Home_Z_Nozzle_Motor>
			   module_executed();
 800b764:	f7ff f956 	bl	800aa14 <module_executed>
 800b768:	f001 bac3 	b.w	800ccf2 <processCommand+0x225a>
			  }

	 else if(((CompareToBrace(Z_Nozzle_Move))==1))//  	 char  Z_Nozzle_Move[]             ="!ZNMOV()";
 800b76c:	482d      	ldr	r0, [pc, #180]	@ (800b824 <processCommand+0xd8c>)
 800b76e:	f7ff f8d3 	bl	800a918 <CompareToBrace>
 800b772:	4603      	mov	r3, r0
 800b774:	2b01      	cmp	r3, #1
 800b776:	d159      	bne.n	800b82c <processCommand+0xd94>
	 			 {
	 	    	 unsigned int Direction=0,Distance=0;
 800b778:	2300      	movs	r3, #0
 800b77a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800b77e:	2300      	movs	r3, #0
 800b780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

	 			 send_ACK();
 800b784:	f7ff f93c 	bl	800aa00 <send_ACK>
	 			 //Error="C"; // Init. no error condition
	 			   int extracted = sscanf(command, "!ZNMOV(%d,%d)",&Direction, &Distance);
 800b788:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 800b78c:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 800b790:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800b794:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800b798:	4923      	ldr	r1, [pc, #140]	@ (800b828 <processCommand+0xd90>)
 800b79a:	6800      	ldr	r0, [r0, #0]
 800b79c:	f009 fbbe 	bl	8014f1c <siscanf>
 800b7a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
	 				if (extracted != 2) {
 800b7a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b7a8:	2b02      	cmp	r3, #2
 800b7aa:	d008      	beq.n	800b7be <processCommand+0xd26>
	 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800b7ac:	f04f 33ff 	mov.w	r3, #4294967295
 800b7b0:	2217      	movs	r2, #23
 800b7b2:	4916      	ldr	r1, [pc, #88]	@ (800b80c <processCommand+0xd74>)
 800b7b4:	4816      	ldr	r0, [pc, #88]	@ (800b810 <processCommand+0xd78>)
 800b7b6:	f007 fa85 	bl	8012cc4 <HAL_UART_Transmit>
 800b7ba:	f001 ba9f 	b.w	800ccfc <processCommand+0x2264>
	 				 return;
	 				}
	 				Move_Z_Nozzle_Motor(Direction, Distance);
 800b7be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b7c2:	461a      	mov	r2, r3
 800b7c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	4610      	mov	r0, r2
 800b7cc:	f7fd fefc 	bl	80095c8 <Move_Z_Nozzle_Motor>
	 			   module_executed();
 800b7d0:	f7ff f920 	bl	800aa14 <module_executed>
 800b7d4:	f001 ba8d 	b.w	800ccf2 <processCommand+0x225a>
 800b7d8:	200000bc 	.word	0x200000bc
 800b7dc:	20000248 	.word	0x20000248
 800b7e0:	20000268 	.word	0x20000268
 800b7e4:	200000c4 	.word	0x200000c4
 800b7e8:	20000250 	.word	0x20000250
 800b7ec:	200000cc 	.word	0x200000cc
 800b7f0:	200000d4 	.word	0x200000d4
 800b7f4:	200000e0 	.word	0x200000e0
 800b7f8:	200000e8 	.word	0x200000e8
 800b7fc:	2000013c 	.word	0x2000013c
 800b800:	20000144 	.word	0x20000144
 800b804:	2000014c 	.word	0x2000014c
 800b808:	08018fd4 	.word	0x08018fd4
 800b80c:	08018f84 	.word	0x08018f84
 800b810:	200008a8 	.word	0x200008a8
 800b814:	20000154 	.word	0x20000154
 800b818:	2000015c 	.word	0x2000015c
 800b81c:	20000174 	.word	0x20000174
 800b820:	08018fe0 	.word	0x08018fe0
 800b824:	20000180 	.word	0x20000180
 800b828:	08018fec 	.word	0x08018fec
	 			  }

	 else if(((CompareToBrace(Z_Nozzle_Dispense))==1))//  	 char  Z_Nozzle_Dispense[]             ="!NDIS()";
 800b82c:	48bf      	ldr	r0, [pc, #764]	@ (800bb2c <processCommand+0x1094>)
 800b82e:	f7ff f873 	bl	800a918 <CompareToBrace>
 800b832:	4603      	mov	r3, r0
 800b834:	2b01      	cmp	r3, #1
 800b836:	f040 8090 	bne.w	800b95a <processCommand+0xec2>
		 			 {
		 	    	 unsigned int Number_Of_Strips=0;
 800b83a:	2300      	movs	r3, #0
 800b83c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
		 	    	 unsigned int Nozzle_Dispense_Height=0;
 800b840:	2300      	movs	r3, #0
 800b842:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		 	    	 unsigned int Volume=0;
 800b846:	2300      	movs	r3, #0
 800b848:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		 	    	 unsigned int Strip_Position=2;
 800b84c:	2302      	movs	r3, #2
 800b84e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

		 			 send_ACK();
 800b852:	f7ff f8d5 	bl	800aa00 <send_ACK>
		 			   int extracted = sscanf(command, "!NDIS(%d,%d,%d)",&Number_Of_Strips, &Nozzle_Dispense_Height,&Volume);
 800b856:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 800b85a:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 800b85e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800b862:	f5a3 70c6 	sub.w	r0, r3, #396	@ 0x18c
 800b866:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	460b      	mov	r3, r1
 800b86e:	49b0      	ldr	r1, [pc, #704]	@ (800bb30 <processCommand+0x1098>)
 800b870:	6800      	ldr	r0, [r0, #0]
 800b872:	f009 fb53 	bl	8014f1c <siscanf>
 800b876:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
		 				if (extracted != 3) {
 800b87a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800b87e:	2b03      	cmp	r3, #3
 800b880:	d008      	beq.n	800b894 <processCommand+0xdfc>
		 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800b882:	f04f 33ff 	mov.w	r3, #4294967295
 800b886:	2217      	movs	r2, #23
 800b888:	49aa      	ldr	r1, [pc, #680]	@ (800bb34 <processCommand+0x109c>)
 800b88a:	48ab      	ldr	r0, [pc, #684]	@ (800bb38 <processCommand+0x10a0>)
 800b88c:	f007 fa1a 	bl	8012cc4 <HAL_UART_Transmit>
 800b890:	f001 ba34 	b.w	800ccfc <processCommand+0x2264>
		 				 return;
		 				}
					 if(Tube_Liquid_sensor_Activate)
 800b894:	4ba9      	ldr	r3, [pc, #676]	@ (800bb3c <processCommand+0x10a4>)
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00a      	beq.n	800b8b2 <processCommand+0xe1a>
						 {
						       if(Sensor_Read(WashOrUniversal_Buffer_Sensor)==0) Error="M";
 800b89c:	4ba8      	ldr	r3, [pc, #672]	@ (800bb40 <processCommand+0x10a8>)
 800b89e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b8a2:	f002 f919 	bl	800dad8 <Sensor_Read>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d102      	bne.n	800b8b2 <processCommand+0xe1a>
 800b8ac:	4ba5      	ldr	r3, [pc, #660]	@ (800bb44 <processCommand+0x10ac>)
 800b8ae:	4aa6      	ldr	r2, [pc, #664]	@ (800bb48 <processCommand+0x10b0>)
 800b8b0:	601a      	str	r2, [r3, #0]
						 }
					 else  ;
					 if(strcmp(Error,"00")==0)
 800b8b2:	4ba4      	ldr	r3, [pc, #656]	@ (800bb44 <processCommand+0x10ac>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	49a5      	ldr	r1, [pc, #660]	@ (800bb4c <processCommand+0x10b4>)
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	f7fc fca9 	bl	8008210 <strcmp>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d146      	bne.n	800b952 <processCommand+0xeba>
					 {
								//step 2 move nozzle down
								Move_Z_Nozzle_Motor(NOZZLE_DOWN_DIR, Nozzle_Dispense_Height);
 800b8c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	2000      	movs	r0, #0
 800b8cc:	f7fd fe7c 	bl	80095c8 <Move_Z_Nozzle_Motor>
								if(strcmp(Error,"00")==0)
 800b8d0:	4b9c      	ldr	r3, [pc, #624]	@ (800bb44 <processCommand+0x10ac>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	499d      	ldr	r1, [pc, #628]	@ (800bb4c <processCommand+0x10b4>)
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f7fc fc9a 	bl	8008210 <strcmp>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d137      	bne.n	800b952 <processCommand+0xeba>
								{
									//step 3 dispaense volume
									WashOrUniversal_Buffer_Pump_Function(Volume);
 800b8e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f002 f882 	bl	800d9f0 <WashOrUniversal_Buffer_Pump_Function>

									while((Number_Of_Strips>1)&&(Strip_Position <=Number_Of_Strips))
 800b8ec:	e018      	b.n	800b920 <processCommand+0xe88>
									{

										//step4 move to next strip
											Move_X_Motor_Next_Position(STRIP_DIRECTION,300,NOZZLE);
 800b8ee:	2202      	movs	r2, #2
 800b8f0:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800b8f4:	2001      	movs	r0, #1
 800b8f6:	f7fe ff1d 	bl	800a734 <Move_X_Motor_Next_Position>
											if(strcmp(Error,"00")==0)
 800b8fa:	4b92      	ldr	r3, [pc, #584]	@ (800bb44 <processCommand+0x10ac>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	4993      	ldr	r1, [pc, #588]	@ (800bb4c <processCommand+0x10b4>)
 800b900:	4618      	mov	r0, r3
 800b902:	f7fc fc85 	bl	8008210 <strcmp>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d114      	bne.n	800b936 <processCommand+0xe9e>
											{
												// step 5 dispense volume
												 WashOrUniversal_Buffer_Pump_Function(Volume);
 800b90c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b910:	4618      	mov	r0, r3
 800b912:	f002 f86d 	bl	800d9f0 <WashOrUniversal_Buffer_Pump_Function>
												 Strip_Position++;
 800b916:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800b91a:	3301      	adds	r3, #1
 800b91c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
									while((Number_Of_Strips>1)&&(Strip_Position <=Number_Of_Strips))
 800b920:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b924:	2b01      	cmp	r3, #1
 800b926:	d907      	bls.n	800b938 <processCommand+0xea0>
 800b928:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b92c:	f8d7 2180 	ldr.w	r2, [r7, #384]	@ 0x180
 800b930:	429a      	cmp	r2, r3
 800b932:	d9dc      	bls.n	800b8ee <processCommand+0xe56>
 800b934:	e000      	b.n	800b938 <processCommand+0xea0>
											}
											else
											{
												break;
 800b936:	bf00      	nop
											}

									}
									//step6 Nozzle home
									if(strcmp(Error,"00")==0)
 800b938:	4b82      	ldr	r3, [pc, #520]	@ (800bb44 <processCommand+0x10ac>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	4983      	ldr	r1, [pc, #524]	@ (800bb4c <processCommand+0x10b4>)
 800b93e:	4618      	mov	r0, r3
 800b940:	f7fc fc66 	bl	8008210 <strcmp>
 800b944:	4603      	mov	r3, r0
 800b946:	2b00      	cmp	r3, #0
 800b948:	d103      	bne.n	800b952 <processCommand+0xeba>
									{
									   Home_Z_Nozzle_Motor(NOZZLE_HOME_MAX_COUNT);
 800b94a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b94e:	f7fd fcf9 	bl	8009344 <Home_Z_Nozzle_Motor>
	//	 			if(strcmp(Error,"00")!=0)
	//	 			{
	//	 				Home_Z_Nozzle_Motor(NOZZLE_HOME_MAX_COUNT);
		 				//Add Xhom function
	//	 			}
				   module_executed();
 800b952:	f7ff f85f 	bl	800aa14 <module_executed>
 800b956:	f001 b9cc 	b.w	800ccf2 <processCommand+0x225a>
				  }
	 else if(((CompareToBrace(Z_Probe_Dispense))==1))//  	  char  Z_Probe_Dispense[]            ="!PDIS()";
 800b95a:	487d      	ldr	r0, [pc, #500]	@ (800bb50 <processCommand+0x10b8>)
 800b95c:	f7fe ffdc 	bl	800a918 <CompareToBrace>
 800b960:	4603      	mov	r3, r0
 800b962:	2b01      	cmp	r3, #1
 800b964:	f040 80b8 	bne.w	800bad8 <processCommand+0x1040>
		 			 {
		 	    	 unsigned int Number_Of_Strips=0;
 800b968:	2300      	movs	r3, #0
 800b96a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		 	    	 unsigned int Probe_Dispense_Height=0;
 800b96e:	2300      	movs	r3, #0
 800b970:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		 	    	 unsigned int Airgap=0;
 800b974:	2300      	movs	r3, #0
 800b976:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		 	    	 unsigned int Volume=0;
 800b97a:	2300      	movs	r3, #0
 800b97c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		 	    	 unsigned int Strip_Position=2;
 800b980:	2302      	movs	r3, #2
 800b982:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
		 	    	 unsigned int Maximum_Pulses=700;
 800b986:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 800b98a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

		 	    	send_ACK();
 800b98e:	f7ff f837 	bl	800aa00 <send_ACK>
		 	    	//Error="P"; // Init. no error condition
		 	    	int extracted = sscanf(command, "!PDIS(%d,%d,%d,%d)", &Number_Of_Strips, &Probe_Dispense_Height, &Airgap, &Volume);
 800b992:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 800b996:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 800b99a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800b99e:	f5a3 70c6 	sub.w	r0, r3, #396	@ 0x18c
 800b9a2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800b9a6:	9301      	str	r3, [sp, #4]
 800b9a8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800b9ac:	9300      	str	r3, [sp, #0]
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4968      	ldr	r1, [pc, #416]	@ (800bb54 <processCommand+0x10bc>)
 800b9b2:	6800      	ldr	r0, [r0, #0]
 800b9b4:	f009 fab2 	bl	8014f1c <siscanf>
 800b9b8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
		 	    	if (extracted != 4)
 800b9bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9c0:	2b04      	cmp	r3, #4
 800b9c2:	d008      	beq.n	800b9d6 <processCommand+0xf3e>
						{
							HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800b9c4:	f04f 33ff 	mov.w	r3, #4294967295
 800b9c8:	2217      	movs	r2, #23
 800b9ca:	495a      	ldr	r1, [pc, #360]	@ (800bb34 <processCommand+0x109c>)
 800b9cc:	485a      	ldr	r0, [pc, #360]	@ (800bb38 <processCommand+0x10a0>)
 800b9ce:	f007 f979 	bl	8012cc4 <HAL_UART_Transmit>
 800b9d2:	f001 b993 	b.w	800ccfc <processCommand+0x2264>
							return;
						}

		 	    	// Step 1: Probe move down
		 	    	Move_Z_Probe_Motor(1, Probe_Dispense_Height);
 800b9d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b9da:	4619      	mov	r1, r3
 800b9dc:	2001      	movs	r0, #1
 800b9de:	f7fd fff7 	bl	80099d0 <Move_Z_Probe_Motor>
		 	    	if (strcmp(Error, "00") == 0)
 800b9e2:	4b58      	ldr	r3, [pc, #352]	@ (800bb44 <processCommand+0x10ac>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	4959      	ldr	r1, [pc, #356]	@ (800bb4c <processCommand+0x10b4>)
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7fc fc11 	bl	8008210 <strcmp>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d16d      	bne.n	800bad0 <processCommand+0x1038>
		 	    		{
							// Step 2: Valve ON and Airgap
							Valve_On(DI_Probe_Inlet);  // May not req. Need to recheck
 800b9f4:	4b58      	ldr	r3, [pc, #352]	@ (800bb58 <processCommand+0x10c0>)
 800b9f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b9fa:	f003 fa55 	bl	800eea8 <Valve_On>
							Rising_Edge(VL_EXLED_GATE);
 800b9fe:	4b57      	ldr	r3, [pc, #348]	@ (800bb5c <processCommand+0x10c4>)
 800ba00:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ba04:	f003 fa90 	bl	800ef28 <Rising_Edge>
							HAL_Delay(500);
 800ba08:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800ba0c:	f003 fb6e 	bl	800f0ec <HAL_Delay>

					//		Move_Syringe_Motor(0, Airgap);

							if (strcmp(Error, "00") == 0)
 800ba10:	4b4c      	ldr	r3, [pc, #304]	@ (800bb44 <processCommand+0x10ac>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	494d      	ldr	r1, [pc, #308]	@ (800bb4c <processCommand+0x10b4>)
 800ba16:	4618      	mov	r0, r3
 800ba18:	f7fc fbfa 	bl	8008210 <strcmp>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d156      	bne.n	800bad0 <processCommand+0x1038>
								{
									// Step 3: Initial Volume Dispense
									Move_Syringe_Motor(0, Volume);
 800ba22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba26:	4619      	mov	r1, r3
 800ba28:	2000      	movs	r0, #0
 800ba2a:	f7fe fa67 	bl	8009efc <Move_Syringe_Motor>
									if (strcmp(Error, "00") == 0)
 800ba2e:	4b45      	ldr	r3, [pc, #276]	@ (800bb44 <processCommand+0x10ac>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4946      	ldr	r1, [pc, #280]	@ (800bb4c <processCommand+0x10b4>)
 800ba34:	4618      	mov	r0, r3
 800ba36:	f7fc fbeb 	bl	8008210 <strcmp>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d147      	bne.n	800bad0 <processCommand+0x1038>
										{
										    // Step 4: Loop through strips
											while ((Number_Of_Strips > 1) && (Strip_Position <= Number_Of_Strips))
 800ba40:	e022      	b.n	800ba88 <processCommand+0xff0>
												{
													Move_X_Motor_Next_Position(STRIP_DIRECTION, 300, PROBE);
 800ba42:	2201      	movs	r2, #1
 800ba44:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800ba48:	2001      	movs	r0, #1
 800ba4a:	f7fe fe73 	bl	800a734 <Move_X_Motor_Next_Position>
													if (strcmp(Error, "00") == 0)
 800ba4e:	4b3d      	ldr	r3, [pc, #244]	@ (800bb44 <processCommand+0x10ac>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	493e      	ldr	r1, [pc, #248]	@ (800bb4c <processCommand+0x10b4>)
 800ba54:	4618      	mov	r0, r3
 800ba56:	f7fc fbdb 	bl	8008210 <strcmp>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d11e      	bne.n	800ba9e <processCommand+0x1006>
														{
															Move_Syringe_Motor(0, Volume);
 800ba60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba64:	4619      	mov	r1, r3
 800ba66:	2000      	movs	r0, #0
 800ba68:	f7fe fa48 	bl	8009efc <Move_Syringe_Motor>
															if (strcmp(Error, "00") == 0)
 800ba6c:	4b35      	ldr	r3, [pc, #212]	@ (800bb44 <processCommand+0x10ac>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	4936      	ldr	r1, [pc, #216]	@ (800bb4c <processCommand+0x10b4>)
 800ba72:	4618      	mov	r0, r3
 800ba74:	f7fc fbcc 	bl	8008210 <strcmp>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d111      	bne.n	800baa2 <processCommand+0x100a>
																{
																	Strip_Position++;
 800ba7e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 800ba82:	3301      	adds	r3, #1
 800ba84:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
											while ((Number_Of_Strips > 1) && (Strip_Position <= Number_Of_Strips))
 800ba88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba8c:	2b01      	cmp	r3, #1
 800ba8e:	d909      	bls.n	800baa4 <processCommand+0x100c>
 800ba90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba94:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800ba98:	429a      	cmp	r2, r3
 800ba9a:	d9d2      	bls.n	800ba42 <processCommand+0xfaa>
 800ba9c:	e002      	b.n	800baa4 <processCommand+0x100c>
																  break;
																}
														}
													 else
														 {
														  break;
 800ba9e:	bf00      	nop
 800baa0:	e000      	b.n	800baa4 <processCommand+0x100c>
																  break;
 800baa2:	bf00      	nop
														 }
													}

													// Step 5: Valve OFF
													Valve_Off(DI_Probe_Inlet);
 800baa4:	4b2c      	ldr	r3, [pc, #176]	@ (800bb58 <processCommand+0x10c0>)
 800baa6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800baaa:	f003 fa0d 	bl	800eec8 <Valve_Off>
													HAL_Delay(500);
 800baae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bab2:	f003 fb1b 	bl	800f0ec <HAL_Delay>

													// Step 6: Probe Home
													if (strcmp(Error, "00") == 0) Home_Z_Probe_Motor(Maximum_Pulses);
 800bab6:	4b23      	ldr	r3, [pc, #140]	@ (800bb44 <processCommand+0x10ac>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4924      	ldr	r1, [pc, #144]	@ (800bb4c <processCommand+0x10b4>)
 800babc:	4618      	mov	r0, r3
 800babe:	f7fc fba7 	bl	8008210 <strcmp>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d103      	bne.n	800bad0 <processCommand+0x1038>
 800bac8:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 800bacc:	f7fd fe2e 	bl	800972c <Home_Z_Probe_Motor>
										}
								}
							}

		 	    	module_executed();
 800bad0:	f7fe ffa0 	bl	800aa14 <module_executed>
 800bad4:	f001 b90d 	b.w	800ccf2 <processCommand+0x225a>

		}

	 else if(((CompareToBrace(Complete_Syringe_Prime))==1))//  	 char  Complete_Syringe_Prime[]     ="!SPRI()"
 800bad8:	4821      	ldr	r0, [pc, #132]	@ (800bb60 <processCommand+0x10c8>)
 800bada:	f7fe ff1d 	bl	800a918 <CompareToBrace>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	f040 8136 	bne.w	800bd52 <processCommand+0x12ba>
		 			 {
		 	    	 unsigned int Number_of_prime_cycle=0;
 800bae6:	2300      	movs	r3, #0
 800bae8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		 	    	 unsigned int Probe_Prime_Height=0;
 800baec:	2300      	movs	r3, #0
 800baee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		 			 send_ACK();
 800baf2:	f7fe ff85 	bl	800aa00 <send_ACK>
		 			 //Error="P";
		 			   int extracted = sscanf(command, "!SPRI(%d,%d)",&Number_of_prime_cycle, &Probe_Prime_Height);
 800baf6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800bafa:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 800bafe:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800bb02:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800bb06:	4917      	ldr	r1, [pc, #92]	@ (800bb64 <processCommand+0x10cc>)
 800bb08:	6800      	ldr	r0, [r0, #0]
 800bb0a:	f009 fa07 	bl	8014f1c <siscanf>
 800bb0e:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
		 				if (extracted != 2) {
 800bb12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800bb16:	2b02      	cmp	r3, #2
 800bb18:	d026      	beq.n	800bb68 <processCommand+0x10d0>
		 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800bb1a:	f04f 33ff 	mov.w	r3, #4294967295
 800bb1e:	2217      	movs	r2, #23
 800bb20:	4904      	ldr	r1, [pc, #16]	@ (800bb34 <processCommand+0x109c>)
 800bb22:	4805      	ldr	r0, [pc, #20]	@ (800bb38 <processCommand+0x10a0>)
 800bb24:	f007 f8ce 	bl	8012cc4 <HAL_UART_Transmit>
 800bb28:	f001 b8e8 	b.w	800ccfc <processCommand+0x2264>
 800bb2c:	2000018c 	.word	0x2000018c
 800bb30:	08018ffc 	.word	0x08018ffc
 800bb34:	08018f84 	.word	0x08018f84
 800bb38:	200008a8 	.word	0x200008a8
 800bb3c:	20000018 	.word	0x20000018
 800bb40:	200002b8 	.word	0x200002b8
 800bb44:	20000014 	.word	0x20000014
 800bb48:	0801900c 	.word	0x0801900c
 800bb4c:	08018f60 	.word	0x08018f60
 800bb50:	200001cc 	.word	0x200001cc
 800bb54:	08019010 	.word	0x08019010
 800bb58:	20000248 	.word	0x20000248
 800bb5c:	20000268 	.word	0x20000268
 800bb60:	200001f4 	.word	0x200001f4
 800bb64:	08019024 	.word	0x08019024
		 				 return;
		 				}

		 			//z probe hoem
		 			 Home_Z_Probe_Motor( PROBE_HOME_MAX_COUNT);
 800bb68:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bb6c:	f7fd fdde 	bl	800972c <Home_Z_Probe_Motor>

		 			 if(strcmp(Error, "00") == 0)
 800bb70:	4bc1      	ldr	r3, [pc, #772]	@ (800be78 <processCommand+0x13e0>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	49c1      	ldr	r1, [pc, #772]	@ (800be7c <processCommand+0x13e4>)
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7fc fb4a 	bl	8008210 <strcmp>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	f040 80c5 	bne.w	800bd0e <processCommand+0x1276>
		 			 {
		 				Valve_Off(DI_Probe_Inlet);
 800bb84:	4bbe      	ldr	r3, [pc, #760]	@ (800be80 <processCommand+0x13e8>)
 800bb86:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bb8a:	f003 f99d 	bl	800eec8 <Valve_Off>

						Rising_Edge(VL_EXLED_GATE);
 800bb8e:	4bbd      	ldr	r3, [pc, #756]	@ (800be84 <processCommand+0x13ec>)
 800bb90:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bb94:	f003 f9c8 	bl	800ef28 <Rising_Edge>

						HAL_Delay(300);
 800bb98:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bb9c:	f003 faa6 	bl	800f0ec <HAL_Delay>

						 //syringe_home()
						 Home_Syringe_Motor(SYRINGE_HOME_MAX_COUNT);
 800bba0:	f242 501c 	movw	r0, #9500	@ 0x251c
 800bba4:	f7fe f960 	bl	8009e68 <Home_Syringe_Motor>

						 if(strcmp(Error, "00") == 0)
 800bba8:	4bb3      	ldr	r3, [pc, #716]	@ (800be78 <processCommand+0x13e0>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	49b3      	ldr	r1, [pc, #716]	@ (800be7c <processCommand+0x13e4>)
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f7fc fb2e 	bl	8008210 <strcmp>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	f040 80a9 	bne.w	800bd0e <processCommand+0x1276>
						 {

							 //Move probe down
							Move_Z_Probe_Motor(PROBE_DOWN_DIR , Probe_Prime_Height);
 800bbbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	f7fd ff04 	bl	80099d0 <Move_Z_Probe_Motor>

							 if(strcmp(Error, "00") == 0)
 800bbc8:	4bab      	ldr	r3, [pc, #684]	@ (800be78 <processCommand+0x13e0>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	49ab      	ldr	r1, [pc, #684]	@ (800be7c <processCommand+0x13e4>)
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7fc fb1e 	bl	8008210 <strcmp>
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	f040 8099 	bne.w	800bd0e <processCommand+0x1276>
							 {

								//waste valve on
								Pump_On(&Waste_RemovalPump,CLOCKWISE);
 800bbdc:	2100      	movs	r1, #0
 800bbde:	48aa      	ldr	r0, [pc, #680]	@ (800be88 <processCommand+0x13f0>)
 800bbe0:	f001 fec0 	bl	800d964 <Pump_On>

								Rising_Edge(P1_P4_GATE);
 800bbe4:	4ba9      	ldr	r3, [pc, #676]	@ (800be8c <processCommand+0x13f4>)
 800bbe6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bbea:	f003 f99d 	bl	800ef28 <Rising_Edge>
								HAL_Delay(300);
 800bbee:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bbf2:	f003 fa7b 	bl	800f0ec <HAL_Delay>
								//to get the DI water inside swithoff the valve
								////switch off di probe inlet valve
								Valve_Off(DI_Probe_Inlet);
 800bbf6:	4ba2      	ldr	r3, [pc, #648]	@ (800be80 <processCommand+0x13e8>)
 800bbf8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bbfc:	f003 f964 	bl	800eec8 <Valve_Off>

								Rising_Edge(VL_EXLED_GATE);
 800bc00:	4ba0      	ldr	r3, [pc, #640]	@ (800be84 <processCommand+0x13ec>)
 800bc02:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bc06:	f003 f98f 	bl	800ef28 <Rising_Edge>

								HAL_Delay(300);
 800bc0a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bc0e:	f003 fa6d 	bl	800f0ec <HAL_Delay>
								for(int i=1;i<=Number_of_prime_cycle;i++){
 800bc12:	2301      	movs	r3, #1
 800bc14:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 800bc18:	e047      	b.n	800bcaa <processCommand+0x1212>

									Move_Syringe_Motor(1,SYRINGE_EOT_MAX_COUNT);
 800bc1a:	f242 3128 	movw	r1, #9000	@ 0x2328
 800bc1e:	2001      	movs	r0, #1
 800bc20:	f7fe f96c 	bl	8009efc <Move_Syringe_Motor>

									 if(strcmp(Error, "00") == 0)
 800bc24:	4b94      	ldr	r3, [pc, #592]	@ (800be78 <processCommand+0x13e0>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	4994      	ldr	r1, [pc, #592]	@ (800be7c <processCommand+0x13e4>)
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f7fc faf0 	bl	8008210 <strcmp>
 800bc30:	4603      	mov	r3, r0
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d140      	bne.n	800bcb8 <processCommand+0x1220>
									 {

										HAL_Delay(200);
 800bc36:	20c8      	movs	r0, #200	@ 0xc8
 800bc38:	f003 fa58 	bl	800f0ec <HAL_Delay>
										Valve_On(DI_Probe_Inlet);
 800bc3c:	4b90      	ldr	r3, [pc, #576]	@ (800be80 <processCommand+0x13e8>)
 800bc3e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bc42:	f003 f931 	bl	800eea8 <Valve_On>
										Rising_Edge(VL_EXLED_GATE);
 800bc46:	4b8f      	ldr	r3, [pc, #572]	@ (800be84 <processCommand+0x13ec>)
 800bc48:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bc4c:	f003 f96c 	bl	800ef28 <Rising_Edge>
										HAL_Delay(300);
 800bc50:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bc54:	f003 fa4a 	bl	800f0ec <HAL_Delay>
										Home_Syringe_Motor(SYRINGE_HOME_MAX_COUNT);
 800bc58:	f242 501c 	movw	r0, #9500	@ 0x251c
 800bc5c:	f7fe f904 	bl	8009e68 <Home_Syringe_Motor>
										 if(strcmp(Error, "00") != 0) break;
 800bc60:	4b85      	ldr	r3, [pc, #532]	@ (800be78 <processCommand+0x13e0>)
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	4985      	ldr	r1, [pc, #532]	@ (800be7c <processCommand+0x13e4>)
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7fc fad2 	bl	8008210 <strcmp>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d124      	bne.n	800bcbc <processCommand+0x1224>

										 if(strcmp(Error, "00") != 0) break;
 800bc72:	4b81      	ldr	r3, [pc, #516]	@ (800be78 <processCommand+0x13e0>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	4981      	ldr	r1, [pc, #516]	@ (800be7c <processCommand+0x13e4>)
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f7fc fac9 	bl	8008210 <strcmp>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d11d      	bne.n	800bcc0 <processCommand+0x1228>
										Valve_Off(DI_Probe_Inlet);
 800bc84:	4b7e      	ldr	r3, [pc, #504]	@ (800be80 <processCommand+0x13e8>)
 800bc86:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bc8a:	f003 f91d 	bl	800eec8 <Valve_Off>
										Rising_Edge(VL_EXLED_GATE);
 800bc8e:	4b7d      	ldr	r3, [pc, #500]	@ (800be84 <processCommand+0x13ec>)
 800bc90:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bc94:	f003 f948 	bl	800ef28 <Rising_Edge>
										HAL_Delay(300);
 800bc98:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bc9c:	f003 fa26 	bl	800f0ec <HAL_Delay>
								for(int i=1;i<=Number_of_prime_cycle;i++){
 800bca0:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800bca4:	3301      	adds	r3, #1
 800bca6:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 800bcaa:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800bcae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d9b1      	bls.n	800bc1a <processCommand+0x1182>
 800bcb6:	e004      	b.n	800bcc2 <processCommand+0x122a>
									 }

									 else
										 {

										    break;
 800bcb8:	bf00      	nop
 800bcba:	e002      	b.n	800bcc2 <processCommand+0x122a>
										 if(strcmp(Error, "00") != 0) break;
 800bcbc:	bf00      	nop
 800bcbe:	e000      	b.n	800bcc2 <processCommand+0x122a>
										 if(strcmp(Error, "00") != 0) break;
 800bcc0:	bf00      	nop
										 }
								}
								//switchoff waste pump``
								Pump_Off(&Waste_RemovalPump);
 800bcc2:	4871      	ldr	r0, [pc, #452]	@ (800be88 <processCommand+0x13f0>)
 800bcc4:	f001 fe7c 	bl	800d9c0 <Pump_Off>
								Rising_Edge(P1_P4_GATE);
 800bcc8:	4b70      	ldr	r3, [pc, #448]	@ (800be8c <processCommand+0x13f4>)
 800bcca:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bcce:	f003 f92b 	bl	800ef28 <Rising_Edge>
								HAL_Delay(300);
 800bcd2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bcd6:	f003 fa09 	bl	800f0ec <HAL_Delay>
								 if(strcmp(Error, "00") == 0) Home_Z_Probe_Motor( PROBE_HOME_MAX_COUNT);
 800bcda:	4b67      	ldr	r3, [pc, #412]	@ (800be78 <processCommand+0x13e0>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	4967      	ldr	r1, [pc, #412]	@ (800be7c <processCommand+0x13e4>)
 800bce0:	4618      	mov	r0, r3
 800bce2:	f7fc fa95 	bl	8008210 <strcmp>
 800bce6:	4603      	mov	r3, r0
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d103      	bne.n	800bcf4 <processCommand+0x125c>
 800bcec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bcf0:	f7fd fd1c 	bl	800972c <Home_Z_Probe_Motor>

								 if(strcmp(Error, "00") == 0)
 800bcf4:	4b60      	ldr	r3, [pc, #384]	@ (800be78 <processCommand+0x13e0>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	4960      	ldr	r1, [pc, #384]	@ (800be7c <processCommand+0x13e4>)
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7fc fa88 	bl	8008210 <strcmp>
 800bd00:	4603      	mov	r3, r0
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d103      	bne.n	800bd0e <processCommand+0x1276>
									 {

									 Home_Syringe_Motor(SYRINGE_HOME_MAX_COUNT);
 800bd06:	f242 501c 	movw	r0, #9500	@ 0x251c
 800bd0a:	f7fe f8ad 	bl	8009e68 <Home_Syringe_Motor>
									 }
							 }
						 }
					 }

		 			 if(strcmp(Error, "00") != 0)
 800bd0e:	4b5a      	ldr	r3, [pc, #360]	@ (800be78 <processCommand+0x13e0>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	495a      	ldr	r1, [pc, #360]	@ (800be7c <processCommand+0x13e4>)
 800bd14:	4618      	mov	r0, r3
 800bd16:	f7fc fa7b 	bl	8008210 <strcmp>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d014      	beq.n	800bd4a <processCommand+0x12b2>
		 			 {

		 			//	Home_Syringe_Motor(SYRINGE_HOME_MAX_COUNT);
		 			//	Home_Z_Probe_Motor( PROBE_HOME_MAX_COUNT);
		 				Pump_Off(&Waste_RemovalPump);
 800bd20:	4859      	ldr	r0, [pc, #356]	@ (800be88 <processCommand+0x13f0>)
 800bd22:	f001 fe4d 	bl	800d9c0 <Pump_Off>
		 				Rising_Edge(P1_P4_GATE);
 800bd26:	4b59      	ldr	r3, [pc, #356]	@ (800be8c <processCommand+0x13f4>)
 800bd28:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bd2c:	f003 f8fc 	bl	800ef28 <Rising_Edge>
		 				HAL_Delay(300);
 800bd30:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bd34:	f003 f9da 	bl	800f0ec <HAL_Delay>




		 				Valve_Off(DI_Probe_Inlet);
 800bd38:	4b51      	ldr	r3, [pc, #324]	@ (800be80 <processCommand+0x13e8>)
 800bd3a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bd3e:	f003 f8c3 	bl	800eec8 <Valve_Off>
                        HAL_Delay(300);
 800bd42:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bd46:	f003 f9d1 	bl	800f0ec <HAL_Delay>
		 			 }
	                 module_executed();
 800bd4a:	f7fe fe63 	bl	800aa14 <module_executed>
 800bd4e:	f000 bfd0 	b.w	800ccf2 <processCommand+0x225a>
		 	 }


else if(((CompareToBrace(Fluid_Pickup))==1))     //  	  char  Fluid_Pickup[]               ="!FLPK()";
 800bd52:	484f      	ldr	r0, [pc, #316]	@ (800be90 <processCommand+0x13f8>)
 800bd54:	f7fe fde0 	bl	800a918 <CompareToBrace>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	2b01      	cmp	r3, #1
 800bd5c:	f040 80d6 	bne.w	800bf0c <processCommand+0x1474>
{
	unsigned int Number_ofpickup=0;
 800bd60:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bd64:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800bd68:	2200      	movs	r2, #0
 800bd6a:	601a      	str	r2, [r3, #0]
	unsigned int Volume =0;
 800bd6c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bd70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800bd74:	2200      	movs	r2, #0
 800bd76:	601a      	str	r2, [r3, #0]
	send_ACK();
 800bd78:	f7fe fe42 	bl	800aa00 <send_ACK>
	int extracted = sscanf(command, "!FLPK(%d,%d)",&Number_ofpickup, &Volume);
 800bd7c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bd80:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800bd84:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800bd88:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800bd8c:	4941      	ldr	r1, [pc, #260]	@ (800be94 <processCommand+0x13fc>)
 800bd8e:	6800      	ldr	r0, [r0, #0]
 800bd90:	f009 f8c4 	bl	8014f1c <siscanf>
 800bd94:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
	if (extracted != 2) {
 800bd98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd9c:	2b02      	cmp	r3, #2
 800bd9e:	d008      	beq.n	800bdb2 <processCommand+0x131a>
	HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800bda0:	f04f 33ff 	mov.w	r3, #4294967295
 800bda4:	2217      	movs	r2, #23
 800bda6:	493c      	ldr	r1, [pc, #240]	@ (800be98 <processCommand+0x1400>)
 800bda8:	483c      	ldr	r0, [pc, #240]	@ (800be9c <processCommand+0x1404>)
 800bdaa:	f006 ff8b 	bl	8012cc4 <HAL_UART_Transmit>
 800bdae:	f000 bfa5 	b.w	800ccfc <processCommand+0x2264>
	return;
	}
	//PICK THE VOLIME
	Valve_On(DI_Probe_Inlet);
 800bdb2:	4b33      	ldr	r3, [pc, #204]	@ (800be80 <processCommand+0x13e8>)
 800bdb4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bdb8:	f003 f876 	bl	800eea8 <Valve_On>
	Rising_Edge(VL_EXLED_GATE);
 800bdbc:	4b31      	ldr	r3, [pc, #196]	@ (800be84 <processCommand+0x13ec>)
 800bdbe:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bdc2:	f003 f8b1 	bl	800ef28 <Rising_Edge>
	HAL_Delay(300);
 800bdc6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bdca:	f003 f98f 	bl	800f0ec <HAL_Delay>

	for (int i=1;i<=Number_ofpickup;i++)
 800bdce:	2301      	movs	r3, #1
 800bdd0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800bdd4:	e074      	b.n	800bec0 <processCommand+0x1428>
	{
		Move_Syringe_Motor(1,Volume );
 800bdd6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bdda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	4619      	mov	r1, r3
 800bde2:	2001      	movs	r0, #1
 800bde4:	f7fe f88a 	bl	8009efc <Move_Syringe_Motor>
		 HAL_Delay(1000);
 800bde8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800bdec:	f003 f97e 	bl	800f0ec <HAL_Delay>
		// MOVE DOWN FURTHER AND CHECK IF THERE IS APROBE CREASH
		if(strcmp(Error, "00") == 0)
 800bdf0:	4b21      	ldr	r3, [pc, #132]	@ (800be78 <processCommand+0x13e0>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4921      	ldr	r1, [pc, #132]	@ (800be7c <processCommand+0x13e4>)
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fc fa0a 	bl	8008210 <strcmp>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d159      	bne.n	800beb6 <processCommand+0x141e>
		 {

			if(i<Number_ofpickup)
 800be02:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800be06:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800be0a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	429a      	cmp	r2, r3
 800be12:	d250      	bcs.n	800beb6 <processCommand+0x141e>
			{
				 Move_Z_Probe_Motor(PROBE_DOWN_DIR , 50);
 800be14:	2132      	movs	r1, #50	@ 0x32
 800be16:	2001      	movs	r0, #1
 800be18:	f7fd fdda 	bl	80099d0 <Move_Z_Probe_Motor>

					// PICK THE VOUMEE
				if ((strcmp(Error, "P") == 0))
 800be1c:	4b16      	ldr	r3, [pc, #88]	@ (800be78 <processCommand+0x13e0>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	491f      	ldr	r1, [pc, #124]	@ (800bea0 <processCommand+0x1408>)
 800be22:	4618      	mov	r0, r3
 800be24:	f7fc f9f4 	bl	8008210 <strcmp>
 800be28:	4603      	mov	r3, r0
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d13a      	bne.n	800bea4 <processCommand+0x140c>
					{

						int reverseloop=i; ///No of Z movement is less than the pickup because during first pick up is done by using  MDFS command movemnt
 800be2e:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800be32:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
						for(int j=1;j<=reverseloop;j++)
 800be36:	2301      	movs	r3, #1
 800be38:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 800be3c:	e015      	b.n	800be6a <processCommand+0x13d2>
						{

							  Move_Z_Probe_Motor(PROBE_UP_DIR , 50);
 800be3e:	2132      	movs	r1, #50	@ 0x32
 800be40:	2000      	movs	r0, #0
 800be42:	f7fd fdc5 	bl	80099d0 <Move_Z_Probe_Motor>
							 Move_Syringe_Motor(0,Volume );
 800be46:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800be4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4619      	mov	r1, r3
 800be52:	2000      	movs	r0, #0
 800be54:	f7fe f852 	bl	8009efc <Move_Syringe_Motor>
							 HAL_Delay(1000);
 800be58:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800be5c:	f003 f946 	bl	800f0ec <HAL_Delay>
						for(int j=1;j<=reverseloop;j++)
 800be60:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800be64:	3301      	adds	r3, #1
 800be66:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 800be6a:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 800be6e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800be72:	429a      	cmp	r2, r3
 800be74:	dde3      	ble.n	800be3e <processCommand+0x13a6>
						}
						break;
 800be76:	e02e      	b.n	800bed6 <processCommand+0x143e>
 800be78:	20000014 	.word	0x20000014
 800be7c:	08018f60 	.word	0x08018f60
 800be80:	20000248 	.word	0x20000248
 800be84:	20000268 	.word	0x20000268
 800be88:	20000238 	.word	0x20000238
 800be8c:	20000258 	.word	0x20000258
 800be90:	200001fc 	.word	0x200001fc
 800be94:	08019034 	.word	0x08019034
 800be98:	08018f84 	.word	0x08018f84
 800be9c:	200008a8 	.word	0x200008a8
 800bea0:	08019044 	.word	0x08019044
					}
				else if((strcmp(Error, "00") == 0))
 800bea4:	4bcc      	ldr	r3, [pc, #816]	@ (800c1d8 <processCommand+0x1740>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	49cc      	ldr	r1, [pc, #816]	@ (800c1dc <processCommand+0x1744>)
 800beaa:	4618      	mov	r0, r3
 800beac:	f7fc f9b0 	bl	8008210 <strcmp>
 800beb0:	4603      	mov	r3, r0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d10e      	bne.n	800bed4 <processCommand+0x143c>
	for (int i=1;i<=Number_ofpickup;i++)
 800beb6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800beba:	3301      	adds	r3, #1
 800bebc:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800bec0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800bec4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bec8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	429a      	cmp	r2, r3
 800bed0:	d981      	bls.n	800bdd6 <processCommand+0x133e>
 800bed2:	e000      	b.n	800bed6 <processCommand+0x143e>
				{
					;
				}
				else
				{
					break;
 800bed4:	bf00      	nop
			}
		 }
	}
//	Home_Z_Probe_Motor( PROBE_HOME_MAX_COUNT);
//	Home_Syringe_Motor(SYRINGE_HOME_MAX_COUNT);
	if(strcmp(Error, "00") != 0)
 800bed6:	4bc0      	ldr	r3, [pc, #768]	@ (800c1d8 <processCommand+0x1740>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	49c0      	ldr	r1, [pc, #768]	@ (800c1dc <processCommand+0x1744>)
 800bedc:	4618      	mov	r0, r3
 800bede:	f7fc f997 	bl	8008210 <strcmp>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d00d      	beq.n	800bf04 <processCommand+0x146c>
	{
	//	Home_Z_Probe_Motor( PROBE_HOME_MAX_COUNT);
	//	Home_Syringe_Motor(SYRINGE_HOME_MAX_COUNT);
		Valve_On(DI_Probe_Inlet);
 800bee8:	4bbd      	ldr	r3, [pc, #756]	@ (800c1e0 <processCommand+0x1748>)
 800beea:	e893 0003 	ldmia.w	r3, {r0, r1}
 800beee:	f002 ffdb 	bl	800eea8 <Valve_On>
		Rising_Edge(VL_EXLED_GATE);
 800bef2:	4bbc      	ldr	r3, [pc, #752]	@ (800c1e4 <processCommand+0x174c>)
 800bef4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bef8:	f003 f816 	bl	800ef28 <Rising_Edge>
		HAL_Delay(300);
 800befc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bf00:	f003 f8f4 	bl	800f0ec <HAL_Delay>
	}

	module_executed();
 800bf04:	f7fe fd86 	bl	800aa14 <module_executed>
 800bf08:	f000 bef3 	b.w	800ccf2 <processCommand+0x225a>
}


	   else if(((CompareToBrace(Prime_Pump))==1))//  	 char  Prime_Pump[]                 ="PPRI()";
 800bf0c:	48b6      	ldr	r0, [pc, #728]	@ (800c1e8 <processCommand+0x1750>)
 800bf0e:	f7fe fd03 	bl	800a918 <CompareToBrace>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	f040 8090 	bne.w	800c03a <processCommand+0x15a2>
	   {
			 	    	 unsigned int Nozzle_Prime_Height=0;
 800bf1a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bf1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800bf22:	2200      	movs	r2, #0
 800bf24:	601a      	str	r2, [r3, #0]
			 	    	 unsigned int Buffer_Prime_Volume =0;
 800bf26:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bf2a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800bf2e:	2200      	movs	r2, #0
 800bf30:	601a      	str	r2, [r3, #0]
			 			 send_ACK();
 800bf32:	f7fe fd65 	bl	800aa00 <send_ACK>
			 			   int extracted = sscanf(command, "!PPRI(%d,%d)",&Nozzle_Prime_Height, &Buffer_Prime_Volume);
 800bf36:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800bf3a:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 800bf3e:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800bf42:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800bf46:	49a9      	ldr	r1, [pc, #676]	@ (800c1ec <processCommand+0x1754>)
 800bf48:	6800      	ldr	r0, [r0, #0]
 800bf4a:	f008 ffe7 	bl	8014f1c <siscanf>
 800bf4e:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
			 				if (extracted != 2) {
 800bf52:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800bf56:	2b02      	cmp	r3, #2
 800bf58:	d008      	beq.n	800bf6c <processCommand+0x14d4>
			 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800bf5a:	f04f 33ff 	mov.w	r3, #4294967295
 800bf5e:	2217      	movs	r2, #23
 800bf60:	49a3      	ldr	r1, [pc, #652]	@ (800c1f0 <processCommand+0x1758>)
 800bf62:	48a4      	ldr	r0, [pc, #656]	@ (800c1f4 <processCommand+0x175c>)
 800bf64:	f006 feae 	bl	8012cc4 <HAL_UART_Transmit>
 800bf68:	f000 bec8 	b.w	800ccfc <processCommand+0x2264>
			 				 return;
			 				}
			 			// move nozzle down
			 				Move_Z_Nozzle_Motor(NOZZLE_DOWN_DIR, Nozzle_Prime_Height);
 800bf6c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bf70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	4619      	mov	r1, r3
 800bf78:	2000      	movs	r0, #0
 800bf7a:	f7fd fb25 	bl	80095c8 <Move_Z_Nozzle_Motor>

			 			//waste pump on
			 			  if((strcmp("00",Error)==0))
 800bf7e:	4b96      	ldr	r3, [pc, #600]	@ (800c1d8 <processCommand+0x1740>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	4619      	mov	r1, r3
 800bf84:	4895      	ldr	r0, [pc, #596]	@ (800c1dc <processCommand+0x1744>)
 800bf86:	f7fc f943 	bl	8008210 <strcmp>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d150      	bne.n	800c032 <processCommand+0x159a>
			 			  {
			 				Pump_On(&Waste_RemovalPump,CLOCKWISE);
 800bf90:	2100      	movs	r1, #0
 800bf92:	4899      	ldr	r0, [pc, #612]	@ (800c1f8 <processCommand+0x1760>)
 800bf94:	f001 fce6 	bl	800d964 <Pump_On>

			 				Rising_Edge(P1_P4_GATE);
 800bf98:	4b98      	ldr	r3, [pc, #608]	@ (800c1fc <processCommand+0x1764>)
 800bf9a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bf9e:	f002 ffc3 	bl	800ef28 <Rising_Edge>
							HAL_Delay(300);
 800bfa2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bfa6:	f003 f8a1 	bl	800f0ec <HAL_Delay>
						   //buffer pump on
							Pump_On(&WashandUniversalBuffer_Pump,CLOCKWISE);
 800bfaa:	2100      	movs	r1, #0
 800bfac:	4894      	ldr	r0, [pc, #592]	@ (800c200 <processCommand+0x1768>)
 800bfae:	f001 fcd9 	bl	800d964 <Pump_On>

							Rising_Edge(P1_P4_GATE);
 800bfb2:	4b92      	ldr	r3, [pc, #584]	@ (800c1fc <processCommand+0x1764>)
 800bfb4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bfb8:	f002 ffb6 	bl	800ef28 <Rising_Edge>
							delay_ms(Buffer_Prime_Volume);
 800bfbc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800bfc0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f002 febe 	bl	800ed48 <delay_ms>
							Pump_Off(&WashandUniversalBuffer_Pump);
 800bfcc:	488c      	ldr	r0, [pc, #560]	@ (800c200 <processCommand+0x1768>)
 800bfce:	f001 fcf7 	bl	800d9c0 <Pump_Off>

							Rising_Edge(P1_P4_GATE);
 800bfd2:	4b8a      	ldr	r3, [pc, #552]	@ (800c1fc <processCommand+0x1764>)
 800bfd4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bfd8:	f002 ffa6 	bl	800ef28 <Rising_Edge>
							HAL_Delay(1000);
 800bfdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800bfe0:	f003 f884 	bl	800f0ec <HAL_Delay>
							Pump_On(&WashandUniversalBuffer_Pump,ANTICLOCKWISE);
 800bfe4:	2101      	movs	r1, #1
 800bfe6:	4886      	ldr	r0, [pc, #536]	@ (800c200 <processCommand+0x1768>)
 800bfe8:	f001 fcbc 	bl	800d964 <Pump_On>

							Rising_Edge(P1_P4_GATE);
 800bfec:	4b83      	ldr	r3, [pc, #524]	@ (800c1fc <processCommand+0x1764>)
 800bfee:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bff2:	f002 ff99 	bl	800ef28 <Rising_Edge>
							delay_ms(100);
 800bff6:	2064      	movs	r0, #100	@ 0x64
 800bff8:	f002 fea6 	bl	800ed48 <delay_ms>
							Pump_Off(&WashandUniversalBuffer_Pump);
 800bffc:	4880      	ldr	r0, [pc, #512]	@ (800c200 <processCommand+0x1768>)
 800bffe:	f001 fcdf 	bl	800d9c0 <Pump_Off>

							Rising_Edge(P1_P4_GATE);
 800c002:	4b7e      	ldr	r3, [pc, #504]	@ (800c1fc <processCommand+0x1764>)
 800c004:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c008:	f002 ff8e 	bl	800ef28 <Rising_Edge>
							delay_ms(100);
 800c00c:	2064      	movs	r0, #100	@ 0x64
 800c00e:	f002 fe9b 	bl	800ed48 <delay_ms>
			 			   //waste pump off
							Pump_Off(&Waste_RemovalPump);
 800c012:	4879      	ldr	r0, [pc, #484]	@ (800c1f8 <processCommand+0x1760>)
 800c014:	f001 fcd4 	bl	800d9c0 <Pump_Off>

							Rising_Edge(P1_P4_GATE);
 800c018:	4b78      	ldr	r3, [pc, #480]	@ (800c1fc <processCommand+0x1764>)
 800c01a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c01e:	f002 ff83 	bl	800ef28 <Rising_Edge>
							HAL_Delay(300);
 800c022:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800c026:	f003 f861 	bl	800f0ec <HAL_Delay>
						   // home Z
							Home_Z_Nozzle_Motor(NOZZLE_HOME_MAX_COUNT);
 800c02a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800c02e:	f7fd f989 	bl	8009344 <Home_Z_Nozzle_Motor>

			 			  }
					       module_executed();
 800c032:	f7fe fcef 	bl	800aa14 <module_executed>
 800c036:	f000 be5c 	b.w	800ccf2 <processCommand+0x225a>
					  }

	 else if(((CompareToBrace(Z_Nozzle_Aspirate))==1))//  	 char  Z_Nozzle_Aspirate[]             ="!NAS()";
 800c03a:	4872      	ldr	r0, [pc, #456]	@ (800c204 <processCommand+0x176c>)
 800c03c:	f7fe fc6c 	bl	800a918 <CompareToBrace>
 800c040:	4603      	mov	r3, r0
 800c042:	2b01      	cmp	r3, #1
 800c044:	f040 8105 	bne.w	800c252 <processCommand+0x17ba>
				 {
				 unsigned int Number_Of_Strips=0;
 800c048:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c04c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800c050:	2200      	movs	r2, #0
 800c052:	601a      	str	r2, [r3, #0]
				 unsigned int Nozzle_Aspirate_Height=0;
 800c054:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c058:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c05c:	2200      	movs	r2, #0
 800c05e:	601a      	str	r2, [r3, #0]
				 unsigned int Waste_Aspirate_Count=0;
 800c060:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c064:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800c068:	2200      	movs	r2, #0
 800c06a:	601a      	str	r2, [r3, #0]
				 unsigned int Strip_Position=2;
 800c06c:	2302      	movs	r3, #2
 800c06e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
				 unsigned int Number_Of_Aspiration=0;
 800c072:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c076:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800c07a:	2200      	movs	r2, #0
 800c07c:	601a      	str	r2, [r3, #0]
				 send_ACK();
 800c07e:	f7fe fcbf 	bl	800aa00 <send_ACK>
				   int extracted = sscanf(command, "!NAS(%d,%d,%d,%d)",&Number_Of_Strips, &Nozzle_Aspirate_Height,&Waste_Aspirate_Count,&Number_Of_Aspiration);
 800c082:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 800c086:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 800c08a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c08e:	f5a3 70c6 	sub.w	r0, r3, #396	@ 0x18c
 800c092:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800c096:	9301      	str	r3, [sp, #4]
 800c098:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800c09c:	9300      	str	r3, [sp, #0]
 800c09e:	460b      	mov	r3, r1
 800c0a0:	4959      	ldr	r1, [pc, #356]	@ (800c208 <processCommand+0x1770>)
 800c0a2:	6800      	ldr	r0, [r0, #0]
 800c0a4:	f008 ff3a 	bl	8014f1c <siscanf>
 800c0a8:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
					if (extracted != 4) {
 800c0ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800c0b0:	2b04      	cmp	r3, #4
 800c0b2:	d008      	beq.n	800c0c6 <processCommand+0x162e>
					 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c0b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c0b8:	2217      	movs	r2, #23
 800c0ba:	494d      	ldr	r1, [pc, #308]	@ (800c1f0 <processCommand+0x1758>)
 800c0bc:	484d      	ldr	r0, [pc, #308]	@ (800c1f4 <processCommand+0x175c>)
 800c0be:	f006 fe01 	bl	8012cc4 <HAL_UART_Transmit>
 800c0c2:	f000 be1b 	b.w	800ccfc <processCommand+0x2264>
					 return;
					}
			  for( int i=1;i<=Number_Of_Aspiration;i++)
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800c0cc:	e026      	b.n	800c11c <processCommand+0x1684>
			  {
				  Send_Count(Strip_Position);
 800c0ce:	f8d7 016c 	ldr.w	r0, [r7, #364]	@ 0x16c
 800c0d2:	f7fe fcc3 	bl	800aa5c <Send_Count>

				//step 2 move nozzle down
				Move_Z_Nozzle_Motor(NOZZLE_DOWN_DIR, Nozzle_Aspirate_Height);
 800c0d6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c0da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	2000      	movs	r0, #0
 800c0e4:	f7fd fa70 	bl	80095c8 <Move_Z_Nozzle_Motor>
				if(strcmp("00",Error)==0)
 800c0e8:	4b3b      	ldr	r3, [pc, #236]	@ (800c1d8 <processCommand+0x1740>)
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	483b      	ldr	r0, [pc, #236]	@ (800c1dc <processCommand+0x1744>)
 800c0f0:	f7fc f88e 	bl	8008210 <strcmp>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d10b      	bne.n	800c112 <processCommand+0x167a>
				{
					//step 3 dispaense volume

					Waste_Pump_Function(Waste_Aspirate_Count);
 800c0fa:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c0fe:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	4618      	mov	r0, r3
 800c106:	f001 fcaf 	bl	800da68 <Waste_Pump_Function>

					Home_Z_Nozzle_Motor(NOZZLE_HOME_MAX_COUNT);
 800c10a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800c10e:	f7fd f919 	bl	8009344 <Home_Z_Nozzle_Motor>
			  for( int i=1;i<=Number_Of_Aspiration;i++)
 800c112:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800c116:	3301      	adds	r3, #1
 800c118:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800c11c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800c120:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c124:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d9cf      	bls.n	800c0ce <processCommand+0x1636>
				}
			  }

			  if(strcmp("00",Error)==0)
 800c12e:	4b2a      	ldr	r3, [pc, #168]	@ (800c1d8 <processCommand+0x1740>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	4619      	mov	r1, r3
 800c134:	4829      	ldr	r0, [pc, #164]	@ (800c1dc <processCommand+0x1744>)
 800c136:	f7fc f86b 	bl	8008210 <strcmp>
 800c13a:	4603      	mov	r3, r0
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	f040 8084 	bne.w	800c24a <processCommand+0x17b2>
			  {
				while((Number_Of_Strips>1)&&(Strip_Position <=Number_Of_Strips))
 800c142:	e06f      	b.n	800c224 <processCommand+0x178c>
		    	{

					//step4 move to next strip
				 Move_X_Motor_Next_Position(STRIP_DIRECTION,300,NOZZLE);
 800c144:	2202      	movs	r2, #2
 800c146:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800c14a:	2001      	movs	r0, #1
 800c14c:	f7fe faf2 	bl	800a734 <Move_X_Motor_Next_Position>
				  if(strcmp("00",Error)==0)
 800c150:	4b21      	ldr	r3, [pc, #132]	@ (800c1d8 <processCommand+0x1740>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	4619      	mov	r1, r3
 800c156:	4821      	ldr	r0, [pc, #132]	@ (800c1dc <processCommand+0x1744>)
 800c158:	f7fc f85a 	bl	8008210 <strcmp>
 800c15c:	4603      	mov	r3, r0
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d172      	bne.n	800c248 <processCommand+0x17b0>
				  {
					  for( int i=1;i<=Number_Of_Aspiration;i++)
 800c162:	2301      	movs	r3, #1
 800c164:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800c168:	e02b      	b.n	800c1c2 <processCommand+0x172a>
					  {

						  Move_Z_Nozzle_Motor(NOZZLE_DOWN_DIR, Nozzle_Aspirate_Height);
 800c16a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c16e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4619      	mov	r1, r3
 800c176:	2000      	movs	r0, #0
 800c178:	f7fd fa26 	bl	80095c8 <Move_Z_Nozzle_Motor>
						// step 5 dispense volume
						  if(strcmp("00",Error)==0)
 800c17c:	4b16      	ldr	r3, [pc, #88]	@ (800c1d8 <processCommand+0x1740>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	4619      	mov	r1, r3
 800c182:	4816      	ldr	r0, [pc, #88]	@ (800c1dc <processCommand+0x1744>)
 800c184:	f7fc f844 	bl	8008210 <strcmp>
 800c188:	4603      	mov	r3, r0
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d13e      	bne.n	800c20c <processCommand+0x1774>
						  {

							 Waste_Pump_Function(Waste_Aspirate_Count);
 800c18e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c192:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	4618      	mov	r0, r3
 800c19a:	f001 fc65 	bl	800da68 <Waste_Pump_Function>

							 Home_Z_Nozzle_Motor(NOZZLE_HOME_MAX_COUNT);
 800c19e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800c1a2:	f7fd f8cf 	bl	8009344 <Home_Z_Nozzle_Motor>

							  if(strcmp("00",Error)!=0) break;
 800c1a6:	4b0c      	ldr	r3, [pc, #48]	@ (800c1d8 <processCommand+0x1740>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	4619      	mov	r1, r3
 800c1ac:	480b      	ldr	r0, [pc, #44]	@ (800c1dc <processCommand+0x1744>)
 800c1ae:	f7fc f82f 	bl	8008210 <strcmp>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d12b      	bne.n	800c210 <processCommand+0x1778>
					  for( int i=1;i<=Number_Of_Aspiration;i++)
 800c1b8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800c1bc:	3301      	adds	r3, #1
 800c1be:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 800c1c2:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 800c1c6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c1ca:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	429a      	cmp	r2, r3
 800c1d2:	d9ca      	bls.n	800c16a <processCommand+0x16d2>
 800c1d4:	e01d      	b.n	800c212 <processCommand+0x177a>
 800c1d6:	bf00      	nop
 800c1d8:	20000014 	.word	0x20000014
 800c1dc:	08018f60 	.word	0x08018f60
 800c1e0:	20000248 	.word	0x20000248
 800c1e4:	20000268 	.word	0x20000268
 800c1e8:	20000204 	.word	0x20000204
 800c1ec:	08019048 	.word	0x08019048
 800c1f0:	08018f84 	.word	0x08018f84
 800c1f4:	200008a8 	.word	0x200008a8
 800c1f8:	20000238 	.word	0x20000238
 800c1fc:	20000258 	.word	0x20000258
 800c200:	20000228 	.word	0x20000228
 800c204:	20000194 	.word	0x20000194
 800c208:	08019058 	.word	0x08019058
						  }
						  else
						  {
							  break;
 800c20c:	bf00      	nop
 800c20e:	e000      	b.n	800c212 <processCommand+0x177a>
							  if(strcmp("00",Error)!=0) break;
 800c210:	bf00      	nop
				  }
				  else
				  {
					  break;
				  }
				  Strip_Position++;
 800c212:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800c216:	3301      	adds	r3, #1
 800c218:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
				  Send_Count(Strip_Position);
 800c21c:	f8d7 016c 	ldr.w	r0, [r7, #364]	@ 0x16c
 800c220:	f7fe fc1c 	bl	800aa5c <Send_Count>
				while((Number_Of_Strips>1)&&(Strip_Position <=Number_Of_Strips))
 800c224:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c228:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	2b01      	cmp	r3, #1
 800c230:	d90b      	bls.n	800c24a <processCommand+0x17b2>
 800c232:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c236:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 800c240:	429a      	cmp	r2, r3
 800c242:	f67f af7f 	bls.w	800c144 <processCommand+0x16ac>
 800c246:	e000      	b.n	800c24a <processCommand+0x17b2>
					  break;
 800c248:	bf00      	nop
				}
			  }

				//step6 Nozzle home
	//			Home_Z_Nozzle_Motor(NOZZLE_HOME_MAX_COUNT);
			   module_executed();
 800c24a:	f7fe fbe3 	bl	800aa14 <module_executed>
 800c24e:	f000 bd50 	b.w	800ccf2 <processCommand+0x225a>
			  }

     else if(((CompareToBrace(Z_Probe_Home))==1))//   char  Z_Probe_Home[]		       ="!ZPHOM()";
 800c252:	48ca      	ldr	r0, [pc, #808]	@ (800c57c <processCommand+0x1ae4>)
 800c254:	f7fe fb60 	bl	800a918 <CompareToBrace>
 800c258:	4603      	mov	r3, r0
 800c25a:	2b01      	cmp	r3, #1
 800c25c:	d12c      	bne.n	800c2b8 <processCommand+0x1820>
			 {
	    	 unsigned int Maximum_Pulses=0;
 800c25e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c262:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800c266:	2200      	movs	r2, #0
 800c268:	601a      	str	r2, [r3, #0]
			 send_ACK();
 800c26a:	f7fe fbc9 	bl	800aa00 <send_ACK>
			 //Error="X";
			   int extracted = sscanf(command, "!ZPHOM(%d)",&Maximum_Pulses);
 800c26e:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800c272:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c276:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800c27a:	49c1      	ldr	r1, [pc, #772]	@ (800c580 <processCommand+0x1ae8>)
 800c27c:	6818      	ldr	r0, [r3, #0]
 800c27e:	f008 fe4d 	bl	8014f1c <siscanf>
 800c282:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
				if (extracted != 1) {
 800c286:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c28a:	2b01      	cmp	r3, #1
 800c28c:	d008      	beq.n	800c2a0 <processCommand+0x1808>
				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c28e:	f04f 33ff 	mov.w	r3, #4294967295
 800c292:	2217      	movs	r2, #23
 800c294:	49bb      	ldr	r1, [pc, #748]	@ (800c584 <processCommand+0x1aec>)
 800c296:	48bc      	ldr	r0, [pc, #752]	@ (800c588 <processCommand+0x1af0>)
 800c298:	f006 fd14 	bl	8012cc4 <HAL_UART_Transmit>
 800c29c:	f000 bd2e 	b.w	800ccfc <processCommand+0x2264>
				 return;
				}
			   Home_Z_Probe_Motor( Maximum_Pulses);
 800c2a0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c2a4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	f7fd fa3e 	bl	800972c <Home_Z_Probe_Motor>
			   module_executed();
 800c2b0:	f7fe fbb0 	bl	800aa14 <module_executed>
 800c2b4:	f000 bd1d 	b.w	800ccf2 <processCommand+0x225a>
			  }
     else if(((CompareToBrace(Z_Probe_Home_Distance))==1))//    char  Z_Probe_Home_Distance[]      ="!ZPECC()";
 800c2b8:	48b4      	ldr	r0, [pc, #720]	@ (800c58c <processCommand+0x1af4>)
 800c2ba:	f7fe fb2d 	bl	800a918 <CompareToBrace>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	2b01      	cmp	r3, #1
 800c2c2:	d12c      	bne.n	800c31e <processCommand+0x1886>
 			 {
 	    	 unsigned int Maximum_Pulses=0;
 800c2c4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c2c8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	601a      	str	r2, [r3, #0]
 			 send_ACK();
 800c2d0:	f7fe fb96 	bl	800aa00 <send_ACK>
 			   int extracted = sscanf(command, "!ZPECC(%d)",&Maximum_Pulses);
 800c2d4:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800c2d8:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c2dc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800c2e0:	49ab      	ldr	r1, [pc, #684]	@ (800c590 <processCommand+0x1af8>)
 800c2e2:	6818      	ldr	r0, [r3, #0]
 800c2e4:	f008 fe1a 	bl	8014f1c <siscanf>
 800c2e8:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
 				if (extracted != 1) {
 800c2ec:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d008      	beq.n	800c306 <processCommand+0x186e>
 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c2f4:	f04f 33ff 	mov.w	r3, #4294967295
 800c2f8:	2217      	movs	r2, #23
 800c2fa:	49a2      	ldr	r1, [pc, #648]	@ (800c584 <processCommand+0x1aec>)
 800c2fc:	48a2      	ldr	r0, [pc, #648]	@ (800c588 <processCommand+0x1af0>)
 800c2fe:	f006 fce1 	bl	8012cc4 <HAL_UART_Transmit>
 800c302:	f000 bcfb 	b.w	800ccfc <processCommand+0x2264>
 				 return;
 				}
 				Home_Z_Probe_Motor_Distance( Maximum_Pulses);
 800c306:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c30a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4618      	mov	r0, r3
 800c312:	f7fd fab1 	bl	8009878 <Home_Z_Probe_Motor_Distance>
 			   module_executed();
 800c316:	f7fe fb7d 	bl	800aa14 <module_executed>
 800c31a:	f000 bcea 	b.w	800ccf2 <processCommand+0x225a>
 			  }
     else if(((CompareToBrace(Z_Nozzle_Home_Distance))==1))//   c char  Z_Nozzle_Home_Distance[]    ="!ZNECC()";
 800c31e:	489d      	ldr	r0, [pc, #628]	@ (800c594 <processCommand+0x1afc>)
 800c320:	f7fe fafa 	bl	800a918 <CompareToBrace>
 800c324:	4603      	mov	r3, r0
 800c326:	2b01      	cmp	r3, #1
 800c328:	d12c      	bne.n	800c384 <processCommand+0x18ec>
     			 {
     	    	 unsigned int Maximum_Pulses=0;
 800c32a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c32e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800c332:	2200      	movs	r2, #0
 800c334:	601a      	str	r2, [r3, #0]
     			 send_ACK();
 800c336:	f7fe fb63 	bl	800aa00 <send_ACK>
     			   int extracted = sscanf(command, "!ZNECC(%d)",&Maximum_Pulses);
 800c33a:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800c33e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c342:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800c346:	4994      	ldr	r1, [pc, #592]	@ (800c598 <processCommand+0x1b00>)
 800c348:	6818      	ldr	r0, [r3, #0]
 800c34a:	f008 fde7 	bl	8014f1c <siscanf>
 800c34e:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
     				if (extracted != 1) {
 800c352:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c356:	2b01      	cmp	r3, #1
 800c358:	d008      	beq.n	800c36c <processCommand+0x18d4>
     				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c35a:	f04f 33ff 	mov.w	r3, #4294967295
 800c35e:	2217      	movs	r2, #23
 800c360:	4988      	ldr	r1, [pc, #544]	@ (800c584 <processCommand+0x1aec>)
 800c362:	4889      	ldr	r0, [pc, #548]	@ (800c588 <processCommand+0x1af0>)
 800c364:	f006 fcae 	bl	8012cc4 <HAL_UART_Transmit>
 800c368:	f000 bcc8 	b.w	800ccfc <processCommand+0x2264>
     				 return;
     				}
     				Home_Z_Nozzle_Motor_Distance( Maximum_Pulses);
 800c36c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c370:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4618      	mov	r0, r3
 800c378:	f7fd f882 	bl	8009480 <Home_Z_Nozzle_Motor_Distance>
     			   module_executed();
 800c37c:	f7fe fb4a 	bl	800aa14 <module_executed>
 800c380:	f000 bcb7 	b.w	800ccf2 <processCommand+0x225a>
     			  }

	 else if(((CompareToBrace(Z_Probe_Move))==1))//  	 char  Z_Probe_Move[]              ="!ZPMOV()";
 800c384:	4885      	ldr	r0, [pc, #532]	@ (800c59c <processCommand+0x1b04>)
 800c386:	f7fe fac7 	bl	800a918 <CompareToBrace>
 800c38a:	4603      	mov	r3, r0
 800c38c:	2b01      	cmp	r3, #1
 800c38e:	d13b      	bne.n	800c408 <processCommand+0x1970>
	 			 {
	 	    	 unsigned int Direction=0,Distance=0;
 800c390:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c394:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c398:	2200      	movs	r2, #0
 800c39a:	601a      	str	r2, [r3, #0]
 800c39c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c3a0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	601a      	str	r2, [r3, #0]

	 			 send_ACK();
 800c3a8:	f7fe fb2a 	bl	800aa00 <send_ACK>
	 			//Error="P";
	 			   int extracted = sscanf(command, "!ZPMOV(%d,%d)",&Direction, &Distance);
 800c3ac:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800c3b0:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 800c3b4:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c3b8:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800c3bc:	4978      	ldr	r1, [pc, #480]	@ (800c5a0 <processCommand+0x1b08>)
 800c3be:	6800      	ldr	r0, [r0, #0]
 800c3c0:	f008 fdac 	bl	8014f1c <siscanf>
 800c3c4:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
	 				if (extracted !=2) {
 800c3c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c3cc:	2b02      	cmp	r3, #2
 800c3ce:	d008      	beq.n	800c3e2 <processCommand+0x194a>
	 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c3d0:	f04f 33ff 	mov.w	r3, #4294967295
 800c3d4:	2217      	movs	r2, #23
 800c3d6:	496b      	ldr	r1, [pc, #428]	@ (800c584 <processCommand+0x1aec>)
 800c3d8:	486b      	ldr	r0, [pc, #428]	@ (800c588 <processCommand+0x1af0>)
 800c3da:	f006 fc73 	bl	8012cc4 <HAL_UART_Transmit>
 800c3de:	f000 bc8d 	b.w	800ccfc <processCommand+0x2264>
	 				 return;
	 				}
	 				Move_Z_Probe_Motor(Direction, Distance);
 800c3e2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c3e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	461a      	mov	r2, r3
 800c3ee:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c3f2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	4610      	mov	r0, r2
 800c3fc:	f7fd fae8 	bl	80099d0 <Move_Z_Probe_Motor>
	 			   module_executed();
 800c400:	f7fe fb08 	bl	800aa14 <module_executed>
 800c404:	f000 bc75 	b.w	800ccf2 <processCommand+0x225a>
	 			  }
	 else if(((CompareToBrace(Syringe_Home))==1))//  		 char  Syringe_Home[]		       ="!SHOM()";
 800c408:	4866      	ldr	r0, [pc, #408]	@ (800c5a4 <processCommand+0x1b0c>)
 800c40a:	f7fe fa85 	bl	800a918 <CompareToBrace>
 800c40e:	4603      	mov	r3, r0
 800c410:	2b01      	cmp	r3, #1
 800c412:	d12c      	bne.n	800c46e <processCommand+0x19d6>
	 			 {
		            unsigned int Maximum_Pulses=0;
 800c414:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c418:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c41c:	2200      	movs	r2, #0
 800c41e:	601a      	str	r2, [r3, #0]
					 send_ACK();
 800c420:	f7fe faee 	bl	800aa00 <send_ACK>
					   int extracted = sscanf(command, "!SHOM(%d)",&Maximum_Pulses);
 800c424:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800c428:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c42c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800c430:	495d      	ldr	r1, [pc, #372]	@ (800c5a8 <processCommand+0x1b10>)
 800c432:	6818      	ldr	r0, [r3, #0]
 800c434:	f008 fd72 	bl	8014f1c <siscanf>
 800c438:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
						if (extracted != 1) {
 800c43c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c440:	2b01      	cmp	r3, #1
 800c442:	d008      	beq.n	800c456 <processCommand+0x19be>
						 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c444:	f04f 33ff 	mov.w	r3, #4294967295
 800c448:	2217      	movs	r2, #23
 800c44a:	494e      	ldr	r1, [pc, #312]	@ (800c584 <processCommand+0x1aec>)
 800c44c:	484e      	ldr	r0, [pc, #312]	@ (800c588 <processCommand+0x1af0>)
 800c44e:	f006 fc39 	bl	8012cc4 <HAL_UART_Transmit>
 800c452:	f000 bc53 	b.w	800ccfc <processCommand+0x2264>
						 return;
						}
				   Home_Syringe_Motor( Maximum_Pulses);
 800c456:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c45a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	4618      	mov	r0, r3
 800c462:	f7fd fd01 	bl	8009e68 <Home_Syringe_Motor>
				   module_executed();
 800c466:	f7fe fad5 	bl	800aa14 <module_executed>
 800c46a:	f000 bc42 	b.w	800ccf2 <processCommand+0x225a>
	 			  }
	 else if(((CompareToBrace(Syringe_Move))==1))//  	     char  Syringe_Move[]              ="!SMOV()";
 800c46e:	484f      	ldr	r0, [pc, #316]	@ (800c5ac <processCommand+0x1b14>)
 800c470:	f7fe fa52 	bl	800a918 <CompareToBrace>
 800c474:	4603      	mov	r3, r0
 800c476:	2b01      	cmp	r3, #1
 800c478:	d13b      	bne.n	800c4f2 <processCommand+0x1a5a>
	 			 {
	 	    	 unsigned int Direction=0,Distance=0;
 800c47a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c47e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c482:	2200      	movs	r2, #0
 800c484:	601a      	str	r2, [r3, #0]
 800c486:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c48a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800c48e:	2200      	movs	r2, #0
 800c490:	601a      	str	r2, [r3, #0]

	 			 send_ACK();
 800c492:	f7fe fab5 	bl	800aa00 <send_ACK>
	 			   int extracted = sscanf(command, "!SMOV(%d,%d)",&Direction, &Distance);
 800c496:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c49a:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 800c49e:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c4a2:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800c4a6:	4942      	ldr	r1, [pc, #264]	@ (800c5b0 <processCommand+0x1b18>)
 800c4a8:	6800      	ldr	r0, [r0, #0]
 800c4aa:	f008 fd37 	bl	8014f1c <siscanf>
 800c4ae:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
	 				if (extracted != 2) {
 800c4b2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c4b6:	2b02      	cmp	r3, #2
 800c4b8:	d008      	beq.n	800c4cc <processCommand+0x1a34>
	 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c4ba:	f04f 33ff 	mov.w	r3, #4294967295
 800c4be:	2217      	movs	r2, #23
 800c4c0:	4930      	ldr	r1, [pc, #192]	@ (800c584 <processCommand+0x1aec>)
 800c4c2:	4831      	ldr	r0, [pc, #196]	@ (800c588 <processCommand+0x1af0>)
 800c4c4:	f006 fbfe 	bl	8012cc4 <HAL_UART_Transmit>
 800c4c8:	f000 bc18 	b.w	800ccfc <processCommand+0x2264>
	 				 return;
	 				}
	 				Move_Syringe_Motor(Direction, Distance);
 800c4cc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c4d0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c4dc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	4610      	mov	r0, r2
 800c4e6:	f7fd fd09 	bl	8009efc <Move_Syringe_Motor>
	 			   module_executed();
 800c4ea:	f7fe fa93 	bl	800aa14 <module_executed>
 800c4ee:	f000 bc00 	b.w	800ccf2 <processCommand+0x225a>
	 			  }
	 else if(((CompareToBrace(Air_Gap))==1))//  	     char  Air_Gap[]              ="!AIRG()";
 800c4f2:	4830      	ldr	r0, [pc, #192]	@ (800c5b4 <processCommand+0x1b1c>)
 800c4f4:	f7fe fa10 	bl	800a918 <CompareToBrace>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	2b01      	cmp	r3, #1
 800c4fc:	d162      	bne.n	800c5c4 <processCommand+0x1b2c>
	 			 {
	 	    	 unsigned int Direction=1,VolumeCount=0;
 800c4fe:	2301      	movs	r3, #1
 800c500:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800c504:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c508:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800c50c:	2200      	movs	r2, #0
 800c50e:	601a      	str	r2, [r3, #0]

	 			 send_ACK();
 800c510:	f7fe fa76 	bl	800aa00 <send_ACK>
	 			   int extracted = sscanf(command, "!AIRG(%d)", &VolumeCount);
 800c514:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800c518:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c51c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800c520:	4925      	ldr	r1, [pc, #148]	@ (800c5b8 <processCommand+0x1b20>)
 800c522:	6818      	ldr	r0, [r3, #0]
 800c524:	f008 fcfa 	bl	8014f1c <siscanf>
 800c528:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
	 				if (extracted != 1) {
 800c52c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800c530:	2b01      	cmp	r3, #1
 800c532:	d007      	beq.n	800c544 <processCommand+0x1aac>
	 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c534:	f04f 33ff 	mov.w	r3, #4294967295
 800c538:	2217      	movs	r2, #23
 800c53a:	4912      	ldr	r1, [pc, #72]	@ (800c584 <processCommand+0x1aec>)
 800c53c:	4812      	ldr	r0, [pc, #72]	@ (800c588 <processCommand+0x1af0>)
 800c53e:	f006 fbc1 	bl	8012cc4 <HAL_UART_Transmit>
 800c542:	e3db      	b.n	800ccfc <processCommand+0x2264>
	 				 return;
	 				}
	 				Valve_On(DI_Probe_Inlet);
 800c544:	4b1d      	ldr	r3, [pc, #116]	@ (800c5bc <processCommand+0x1b24>)
 800c546:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c54a:	f002 fcad 	bl	800eea8 <Valve_On>
	 				Rising_Edge(VL_EXLED_GATE);
 800c54e:	4b1c      	ldr	r3, [pc, #112]	@ (800c5c0 <processCommand+0x1b28>)
 800c550:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c554:	f002 fce8 	bl	800ef28 <Rising_Edge>
	 				HAL_Delay(500);
 800c558:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800c55c:	f002 fdc6 	bl	800f0ec <HAL_Delay>
	 				Move_Syringe_Motor(Direction, VolumeCount);
 800c560:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 800c564:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c568:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	4619      	mov	r1, r3
 800c570:	4610      	mov	r0, r2
 800c572:	f7fd fcc3 	bl	8009efc <Move_Syringe_Motor>
	 			   module_executed();
 800c576:	f7fe fa4d 	bl	800aa14 <module_executed>
 800c57a:	e3ba      	b.n	800ccf2 <processCommand+0x225a>
 800c57c:	200001a8 	.word	0x200001a8
 800c580:	0801906c 	.word	0x0801906c
 800c584:	08018f84 	.word	0x08018f84
 800c588:	200008a8 	.word	0x200008a8
 800c58c:	200001c0 	.word	0x200001c0
 800c590:	08019078 	.word	0x08019078
 800c594:	2000019c 	.word	0x2000019c
 800c598:	08019084 	.word	0x08019084
 800c59c:	200001b4 	.word	0x200001b4
 800c5a0:	08019090 	.word	0x08019090
 800c5a4:	200001d4 	.word	0x200001d4
 800c5a8:	080190a0 	.word	0x080190a0
 800c5ac:	200001dc 	.word	0x200001dc
 800c5b0:	080190ac 	.word	0x080190ac
 800c5b4:	200001e4 	.word	0x200001e4
 800c5b8:	080190bc 	.word	0x080190bc
 800c5bc:	20000248 	.word	0x20000248
 800c5c0:	20000268 	.word	0x20000268
	 			  }
	 else if(((CompareToBrace(X_Home))==1))//  	   char  X_Home[]                     ="!XHOM()";
 800c5c4:	48cc      	ldr	r0, [pc, #816]	@ (800c8f8 <processCommand+0x1e60>)
 800c5c6:	f7fe f9a7 	bl	800a918 <CompareToBrace>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	2b01      	cmp	r3, #1
 800c5ce:	d139      	bne.n	800c644 <processCommand+0x1bac>
	 			 {
		           unsigned int Maximum_Pulses=0,Direction=0;
 800c5d0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c5d4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800c5d8:	2200      	movs	r2, #0
 800c5da:	601a      	str	r2, [r3, #0]
 800c5dc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c5e0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	601a      	str	r2, [r3, #0]
					 send_ACK();
 800c5e8:	f7fe fa0a 	bl	800aa00 <send_ACK>
					   int extracted = sscanf(command, "!XHOM(%d,%d)",&Direction, &Maximum_Pulses);
 800c5ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800c5f0:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 800c5f4:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c5f8:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800c5fc:	49bf      	ldr	r1, [pc, #764]	@ (800c8fc <processCommand+0x1e64>)
 800c5fe:	6800      	ldr	r0, [r0, #0]
 800c600:	f008 fc8c 	bl	8014f1c <siscanf>
 800c604:	f8c7 0140 	str.w	r0, [r7, #320]	@ 0x140
						if (extracted != 2) {
 800c608:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800c60c:	2b02      	cmp	r3, #2
 800c60e:	d007      	beq.n	800c620 <processCommand+0x1b88>
						 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c610:	f04f 33ff 	mov.w	r3, #4294967295
 800c614:	2217      	movs	r2, #23
 800c616:	49ba      	ldr	r1, [pc, #744]	@ (800c900 <processCommand+0x1e68>)
 800c618:	48ba      	ldr	r0, [pc, #744]	@ (800c904 <processCommand+0x1e6c>)
 800c61a:	f006 fb53 	bl	8012cc4 <HAL_UART_Transmit>
 800c61e:	e36d      	b.n	800ccfc <processCommand+0x2264>
						 return;
						}
				   Home_X_Motor(Direction, Maximum_Pulses);
 800c620:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c624:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	461a      	mov	r2, r3
 800c62c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c630:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	4619      	mov	r1, r3
 800c638:	4610      	mov	r0, r2
 800c63a:	f7fd fd1d 	bl	800a078 <Home_X_Motor>
				   module_executed();
 800c63e:	f7fe f9e9 	bl	800aa14 <module_executed>
 800c642:	e356      	b.n	800ccf2 <processCommand+0x225a>
	 			  }
	 else if(((CompareToBrace(X_Move))==1))//  	     char  X_Move[]                     ="XMOV()";
 800c644:	48b0      	ldr	r0, [pc, #704]	@ (800c908 <processCommand+0x1e70>)
 800c646:	f7fe f967 	bl	800a918 <CompareToBrace>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d148      	bne.n	800c6e2 <processCommand+0x1c4a>
	 			 {
	 	    	 unsigned int Direction=0,Distance=0,position=0;
 800c650:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c654:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800c658:	2200      	movs	r2, #0
 800c65a:	601a      	str	r2, [r3, #0]
 800c65c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c660:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800c664:	2200      	movs	r2, #0
 800c666:	601a      	str	r2, [r3, #0]
 800c668:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c66c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800c670:	2200      	movs	r2, #0
 800c672:	601a      	str	r2, [r3, #0]
	 			 send_ACK();
 800c674:	f7fe f9c4 	bl	800aa00 <send_ACK>
	 			 //Error="F";
	 			    int extracted = sscanf(command, "!XMOV(%d,%d,%d)",&Direction, &Distance, &position);
 800c678:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800c67c:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800c680:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c684:	f5a3 70c6 	sub.w	r0, r3, #396	@ 0x18c
 800c688:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800c68c:	9300      	str	r3, [sp, #0]
 800c68e:	460b      	mov	r3, r1
 800c690:	499e      	ldr	r1, [pc, #632]	@ (800c90c <processCommand+0x1e74>)
 800c692:	6800      	ldr	r0, [r0, #0]
 800c694:	f008 fc42 	bl	8014f1c <siscanf>
 800c698:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
	 				if (extracted != 3) {
 800c69c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800c6a0:	2b03      	cmp	r3, #3
 800c6a2:	d007      	beq.n	800c6b4 <processCommand+0x1c1c>
	 				 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c6a4:	f04f 33ff 	mov.w	r3, #4294967295
 800c6a8:	2217      	movs	r2, #23
 800c6aa:	4995      	ldr	r1, [pc, #596]	@ (800c900 <processCommand+0x1e68>)
 800c6ac:	4895      	ldr	r0, [pc, #596]	@ (800c904 <processCommand+0x1e6c>)
 800c6ae:	f006 fb09 	bl	8012cc4 <HAL_UART_Transmit>
 800c6b2:	e323      	b.n	800ccfc <processCommand+0x2264>
	 				 return;
	 				}
	 				Move_X_Motor(Direction, Distance,position);
 800c6b4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c6b8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c6c4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c6d0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	461a      	mov	r2, r3
 800c6d8:	f7fd fe90 	bl	800a3fc <Move_X_Motor>
	 			   module_executed();
 800c6dc:	f7fe f99a 	bl	800aa14 <module_executed>
 800c6e0:	e307      	b.n	800ccf2 <processCommand+0x225a>
	 			  }
	 else if(((CompareToBrace(Check_Frequency))==1))   //  	   char  Check_Frequency[]            ="!CFREQ()"
 800c6e2:	488b      	ldr	r0, [pc, #556]	@ (800c910 <processCommand+0x1e78>)
 800c6e4:	f7fe f918 	bl	800a918 <CompareToBrace>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	2b01      	cmp	r3, #1
 800c6ec:	d128      	bne.n	800c740 <processCommand+0x1ca8>
	 {
		  float freq_in_MHZ;
		  char freq_str[32];
		  send_ACK();
 800c6ee:	f7fe f987 	bl	800aa00 <send_ACK>
		  uint32_t freq = read_frequency_tim3();
 800c6f2:	f7fc fccd 	bl	8009090 <read_frequency_tim3>
 800c6f6:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
		  freq_in_MHZ =freq/1000000.0f;
 800c6fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c6fe:	ee07 3a90 	vmov	s15, r3
 800c702:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c706:	eddf 6a83 	vldr	s13, [pc, #524]	@ 800c914 <processCommand+0x1e7c>
 800c70a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c70e:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
		  sprintf(freq_str, "%.2f \r\n", freq_in_MHZ);
 800c712:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 800c716:	f7fb ff47 	bl	80085a8 <__aeabi_f2d>
 800c71a:	4602      	mov	r2, r0
 800c71c:	460b      	mov	r3, r1
 800c71e:	f107 0008 	add.w	r0, r7, #8
 800c722:	497d      	ldr	r1, [pc, #500]	@ (800c918 <processCommand+0x1e80>)
 800c724:	f008 fbd8 	bl	8014ed8 <siprintf>
		  putstr(freq_str);
 800c728:	f107 0308 	add.w	r3, r7, #8
 800c72c:	4618      	mov	r0, r3
 800c72e:	f002 faf1 	bl	800ed14 <putstr>
		  HAL_Delay(500);
 800c732:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800c736:	f002 fcd9 	bl	800f0ec <HAL_Delay>
		 module_executed();
 800c73a:	f7fe f96b 	bl	800aa14 <module_executed>
 800c73e:	e2d8      	b.n	800ccf2 <processCommand+0x225a>
	 }

	 else if (CompareToBrace(Move_Down_Fluid_sense) == 1)  // char  Move_Down_Fluid_sense[]	    ="!MDFS()";
 800c740:	4876      	ldr	r0, [pc, #472]	@ (800c91c <processCommand+0x1e84>)
 800c742:	f7fe f8e9 	bl	800a918 <CompareToBrace>
 800c746:	4603      	mov	r3, r0
 800c748:	2b01      	cmp	r3, #1
 800c74a:	d156      	bne.n	800c7fa <processCommand+0x1d62>
	 {
	     unsigned int Unconditional_Movement = 0, Maximum_Distance = 0;
 800c74c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c750:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800c754:	2200      	movs	r2, #0
 800c756:	601a      	str	r2, [r3, #0]
 800c758:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c75c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800c760:	2200      	movs	r2, #0
 800c762:	601a      	str	r2, [r3, #0]

//	     char msg[128];

	     send_ACK();
 800c764:	f7fe f94c 	bl	800aa00 <send_ACK>

	     int extracted = sscanf(command, "!MDFS(%u,%u)", &Unconditional_Movement, &Maximum_Distance);
 800c768:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800c76c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800c770:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c774:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800c778:	4969      	ldr	r1, [pc, #420]	@ (800c920 <processCommand+0x1e88>)
 800c77a:	6800      	ldr	r0, [r0, #0]
 800c77c:	f008 fbce 	bl	8014f1c <siscanf>
 800c780:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154
	     if (extracted != 2)
 800c784:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800c788:	2b02      	cmp	r3, #2
 800c78a:	d007      	beq.n	800c79c <processCommand+0x1d04>
	     {
	         HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, HAL_MAX_DELAY);
 800c78c:	f04f 33ff 	mov.w	r3, #4294967295
 800c790:	2217      	movs	r2, #23
 800c792:	495b      	ldr	r1, [pc, #364]	@ (800c900 <processCommand+0x1e68>)
 800c794:	485b      	ldr	r0, [pc, #364]	@ (800c904 <processCommand+0x1e6c>)
 800c796:	f006 fa95 	bl	8012cc4 <HAL_UART_Transmit>
 800c79a:	e2af      	b.n	800ccfc <processCommand+0x2264>
	     snprintf(msg, sizeof(msg), "avg_frequency: %lu Hz\r\n", avg_frequency);
	     HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
*/

	     // Step 2: Move unconditionally
	     Move_Z_Probe_Motor(PROBE_DOWN_DIR, Unconditional_Movement);
 800c79c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c7a0:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	2001      	movs	r0, #1
 800c7aa:	f7fd f911 	bl	80099d0 <Move_Z_Probe_Motor>

	     // Step 3: Move and monitor frequency if no prior error
	     if (strcmp(Error, "00") == 0)
 800c7ae:	4b5d      	ldr	r3, [pc, #372]	@ (800c924 <processCommand+0x1e8c>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	495d      	ldr	r1, [pc, #372]	@ (800c928 <processCommand+0x1e90>)
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f7fb fd2b 	bl	8008210 <strcmp>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d107      	bne.n	800c7d0 <processCommand+0x1d38>
	     {
	         Move_And_Monitor_Frequency(Maximum_Distance);
 800c7c0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c7c4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f7fc fcbc 	bl	8009148 <Move_And_Monitor_Frequency>
	     }

	     // Step 4: Extra movement after detection (e.g. 50 pulses)
	    if (strcmp(Error, "00") == 0)
 800c7d0:	4b54      	ldr	r3, [pc, #336]	@ (800c924 <processCommand+0x1e8c>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	4954      	ldr	r1, [pc, #336]	@ (800c928 <processCommand+0x1e90>)
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7fb fd1a 	bl	8008210 <strcmp>
 800c7dc:	4603      	mov	r3, r0
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d108      	bne.n	800c7f4 <processCommand+0x1d5c>
	    {
	     const uint32_t Extra_Movement_Pulses = 20;
 800c7e2:	2314      	movs	r3, #20
 800c7e4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
	     Move_Z_Probe_Motor(PROBE_DOWN_DIR, Extra_Movement_Pulses);
 800c7e8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800c7ec:	4619      	mov	r1, r3
 800c7ee:	2001      	movs	r0, #1
 800c7f0:	f7fd f8ee 	bl	80099d0 <Move_Z_Probe_Motor>
	      }
	     module_executed();
 800c7f4:	f7fe f90e 	bl	800aa14 <module_executed>
 800c7f8:	e27b      	b.n	800ccf2 <processCommand+0x225a>

	 }

	  else if(((CompareToBrace(Read_Sensor_Voltage))==1))// char  Read_Sensor_Voltage[]          ="!RSEN()";
 800c7fa:	484c      	ldr	r0, [pc, #304]	@ (800c92c <processCommand+0x1e94>)
 800c7fc:	f7fe f88c 	bl	800a918 <CompareToBrace>
 800c800:	4603      	mov	r3, r0
 800c802:	2b01      	cmp	r3, #1
 800c804:	f040 809c 	bne.w	800c940 <processCommand+0x1ea8>
				 {
				 unsigned int Sensor_No  			= 0;
 800c808:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c80c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800c810:	2200      	movs	r2, #0
 800c812:	601a      	str	r2, [r3, #0]
				 char voltage_str[32];                // Buffer to store the voltage string
				 float voltage     =0.0;
 800c814:	f04f 0300 	mov.w	r3, #0
 800c818:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
				 send_ACK();
 800c81c:	f7fe f8f0 	bl	800aa00 <send_ACK>
				 int extracted = sscanf(command, "!RSEN(%d)",&Sensor_No);
 800c820:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800c824:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c828:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800c82c:	4940      	ldr	r1, [pc, #256]	@ (800c930 <processCommand+0x1e98>)
 800c82e:	6818      	ldr	r0, [r3, #0]
 800c830:	f008 fb74 	bl	8014f1c <siscanf>
 800c834:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
				 Sensor_No=7;
 800c838:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c83c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800c840:	2207      	movs	r2, #7
 800c842:	601a      	str	r2, [r3, #0]
				 if (extracted != 1) {
 800c844:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d006      	beq.n	800c85a <processCommand+0x1dc2>
					 HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid command format\n", 23, I2C_Delay_Ms);
 800c84c:	2364      	movs	r3, #100	@ 0x64
 800c84e:	2217      	movs	r2, #23
 800c850:	492b      	ldr	r1, [pc, #172]	@ (800c900 <processCommand+0x1e68>)
 800c852:	482c      	ldr	r0, [pc, #176]	@ (800c904 <processCommand+0x1e6c>)
 800c854:	f006 fa36 	bl	8012cc4 <HAL_UART_Transmit>
					 return;
 800c858:	e250      	b.n	800ccfc <processCommand+0x2264>
					}
				   if (I2C_Device_Check(ADS7828_ADDR))
 800c85a:	2090      	movs	r0, #144	@ 0x90
 800c85c:	f000 fc64 	bl	800d128 <I2C_Device_Check>
 800c860:	4603      	mov	r3, r0
 800c862:	2b00      	cmp	r3, #0
 800c864:	d042      	beq.n	800c8ec <processCommand+0x1e54>
				  {

					 {
					  voltage = Read_Sensor_Volage(Sensor_No);
 800c866:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c86a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	4618      	mov	r0, r3
 800c872:	f000 fd49 	bl	800d308 <Read_Sensor_Volage>
 800c876:	ed87 0a57 	vstr	s0, [r7, #348]	@ 0x15c
					  // Format the voltage into the string buffer
					   if(voltage<=1.0 || voltage>=4.0)
 800c87a:	edd7 7a57 	vldr	s15, [r7, #348]	@ 0x15c
 800c87e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c882:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c88a:	d908      	bls.n	800c89e <processCommand+0x1e06>
 800c88c:	edd7 7a57 	vldr	s15, [r7, #348]	@ 0x15c
 800c890:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800c894:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c89c:	db15      	blt.n	800c8ca <processCommand+0x1e32>
						 {
							 voltage=9.9;
 800c89e:	4b25      	ldr	r3, [pc, #148]	@ (800c934 <processCommand+0x1e9c>)
 800c8a0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
							 sprintf(voltage_str, "%.1f\r\n", voltage);
 800c8a4:	f8d7 015c 	ldr.w	r0, [r7, #348]	@ 0x15c
 800c8a8:	f7fb fe7e 	bl	80085a8 <__aeabi_f2d>
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	460b      	mov	r3, r1
 800c8b0:	f107 0008 	add.w	r0, r7, #8
 800c8b4:	4920      	ldr	r1, [pc, #128]	@ (800c938 <processCommand+0x1ea0>)
 800c8b6:	f008 fb0f 	bl	8014ed8 <siprintf>
							 putstr(voltage_str);
 800c8ba:	f107 0308 	add.w	r3, r7, #8
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f002 fa28 	bl	800ed14 <putstr>
					  //  	   I2C2_Recover();

							  //putchr('R');
							  module_executed();
 800c8c4:	f7fe f8a6 	bl	800aa14 <module_executed>
							 return;
 800c8c8:	e218      	b.n	800ccfc <processCommand+0x2264>
						 }
					  sprintf(voltage_str, "%.1f\r\n", voltage);
 800c8ca:	f8d7 015c 	ldr.w	r0, [r7, #348]	@ 0x15c
 800c8ce:	f7fb fe6b 	bl	80085a8 <__aeabi_f2d>
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	f107 0008 	add.w	r0, r7, #8
 800c8da:	4917      	ldr	r1, [pc, #92]	@ (800c938 <processCommand+0x1ea0>)
 800c8dc:	f008 fafc 	bl	8014ed8 <siprintf>
					  putstr(voltage_str);
 800c8e0:	f107 0308 	add.w	r3, r7, #8
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f002 fa15 	bl	800ed14 <putstr>
 800c8ea:	e002      	b.n	800c8f2 <processCommand+0x1e5a>
					 }
			   	}
				   else Error="R";
 800c8ec:	4b0d      	ldr	r3, [pc, #52]	@ (800c924 <processCommand+0x1e8c>)
 800c8ee:	4a13      	ldr	r2, [pc, #76]	@ (800c93c <processCommand+0x1ea4>)
 800c8f0:	601a      	str	r2, [r3, #0]
				  module_executed();
 800c8f2:	f7fe f88f 	bl	800aa14 <module_executed>
 800c8f6:	e1fc      	b.n	800ccf2 <processCommand+0x225a>
 800c8f8:	20000164 	.word	0x20000164
 800c8fc:	080190c8 	.word	0x080190c8
 800c900:	08018f84 	.word	0x08018f84
 800c904:	200008a8 	.word	0x200008a8
 800c908:	2000016c 	.word	0x2000016c
 800c90c:	080190d8 	.word	0x080190d8
 800c910:	20000084 	.word	0x20000084
 800c914:	49742400 	.word	0x49742400
 800c918:	080190e8 	.word	0x080190e8
 800c91c:	200001ec 	.word	0x200001ec
 800c920:	080190f0 	.word	0x080190f0
 800c924:	20000014 	.word	0x20000014
 800c928:	08018f60 	.word	0x08018f60
 800c92c:	2000020c 	.word	0x2000020c
 800c930:	08019100 	.word	0x08019100
 800c934:	411e6666 	.word	0x411e6666
 800c938:	0801910c 	.word	0x0801910c
 800c93c:	08019114 	.word	0x08019114
		 		 }
		  else if(((CompareToBrace(Write_EPOT_Resistance))==1))//  char  Write_EPOT_Resistance[]        ="!WEPOT()";
 800c940:	48ad      	ldr	r0, [pc, #692]	@ (800cbf8 <processCommand+0x2160>)
 800c942:	f7fd ffe9 	bl	800a918 <CompareToBrace>
 800c946:	4603      	mov	r3, r0
 800c948:	2b01      	cmp	r3, #1
 800c94a:	f040 81cd 	bne.w	800cce8 <processCommand+0x2250>
		  		{
			  unsigned int sensor_no = 0;
 800c94e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c952:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c956:	2200      	movs	r2, #0
 800c958:	601a      	str	r2, [r3, #0]
			  float voltage = 0.0f;
 800c95a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c95e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800c962:	f04f 0200 	mov.w	r2, #0
 800c966:	601a      	str	r2, [r3, #0]
			  char voltage_str[32];
			  uint8_t wiper_val = 0;
 800c968:	2300      	movs	r3, #0
 800c96a:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			  send_ACK();
 800c96e:	f7fe f847 	bl	800aa00 <send_ACK>
		     sscanf(command, "!WEPOT(%d,%f)", &sensor_no, &voltage);
 800c972:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c976:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800c97a:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800c97e:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 800c982:	499e      	ldr	r1, [pc, #632]	@ (800cbfc <processCommand+0x2164>)
 800c984:	6800      	ldr	r0, [r0, #0]
 800c986:	f008 fac9 	bl	8014f1c <siscanf>
//		     char msg[64];  // Buffer for UART message
		       // Print desired voltage to UART for debugging
//		       snprintf(msg, sizeof(msg), "Desired Voltage for sensor %d = %.3f V\r\n", sensor_no, voltage);
//		       HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
		     sensor_no=7;
 800c98a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c98e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c992:	2207      	movs	r2, #7
 800c994:	601a      	str	r2, [r3, #0]


		     wiper_val= voltageToStep(voltage);
 800c996:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c99a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800c99e:	edd3 7a00 	vldr	s15, [r3]
 800c9a2:	eeb0 0a67 	vmov.f32	s0, s15
 800c9a6:	f000 fd31 	bl	800d40c <voltageToStep>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
						break ;
			}*/
/////////////////////////////For testing  epot////////////////////////////////////////////////////////////////

	//		I2C_ScanBus();
			switch (sensor_no) {
 800c9b0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800c9b4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	3b01      	subs	r3, #1
 800c9bc:	2b06      	cmp	r3, #6
 800c9be:	f200 8129 	bhi.w	800cc14 <processCommand+0x217c>
 800c9c2:	a201      	add	r2, pc, #4	@ (adr r2, 800c9c8 <processCommand+0x1f30>)
 800c9c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9c8:	0800c9e5 	.word	0x0800c9e5
 800c9cc:	0800ca31 	.word	0x0800ca31
 800c9d0:	0800ca7d 	.word	0x0800ca7d
 800c9d4:	0800cac9 	.word	0x0800cac9
 800c9d8:	0800cb15 	.word	0x0800cb15
 800c9dc:	0800cb61 	.word	0x0800cb61
 800c9e0:	0800cbad 	.word	0x0800cbad
			case 1:
					   MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_5, 1); // Enable for ePot 1_1
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	2120      	movs	r1, #32
 800c9e8:	4885      	ldr	r0, [pc, #532]	@ (800cc00 <processCommand+0x2168>)
 800c9ea:	f000 fd99 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  // Write to RAM (volatile) wiper 0
					  if (MCP4661_WriteWiperRAM(&hi2c2, 0x29, 0, wiper_val) != HAL_OK)
 800c9ee:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	2129      	movs	r1, #41	@ 0x29
 800c9f6:	4883      	ldr	r0, [pc, #524]	@ (800cc04 <processCommand+0x216c>)
 800c9f8:	f000 fcda 	bl	800d3b0 <MCP4661_WriteWiperRAM>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d002      	beq.n	800ca08 <processCommand+0x1f70>
					  {
						  Error = "W";
 800ca02:	4b81      	ldr	r3, [pc, #516]	@ (800cc08 <processCommand+0x2170>)
 800ca04:	4a81      	ldr	r2, [pc, #516]	@ (800cc0c <processCommand+0x2174>)
 800ca06:	601a      	str	r2, [r3, #0]
					  }
					  // Write to EEPROM (non-volatile) wiper 0
					  if (MCP4661_WriteWiper_EEPROM(&hi2c2, 0x29, 0, wiper_val) != HAL_OK)
 800ca08:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800ca0c:	b29b      	uxth	r3, r3
 800ca0e:	2200      	movs	r2, #0
 800ca10:	2129      	movs	r1, #41	@ 0x29
 800ca12:	487c      	ldr	r0, [pc, #496]	@ (800cc04 <processCommand+0x216c>)
 800ca14:	f000 fd3c 	bl	800d490 <MCP4661_WriteWiper_EEPROM>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d002      	beq.n	800ca24 <processCommand+0x1f8c>
					  {
						  Error = "W";
 800ca1e:	4b7a      	ldr	r3, [pc, #488]	@ (800cc08 <processCommand+0x2170>)
 800ca20:	4a7a      	ldr	r2, [pc, #488]	@ (800cc0c <processCommand+0x2174>)
 800ca22:	601a      	str	r2, [r3, #0]
					  }
					  MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_5, 0); // Enable for ePot 1_1
 800ca24:	2200      	movs	r2, #0
 800ca26:	2120      	movs	r1, #32
 800ca28:	4875      	ldr	r0, [pc, #468]	@ (800cc00 <processCommand+0x2168>)
 800ca2a:	f000 fd79 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					   break ;
 800ca2e:	e0f2      	b.n	800cc16 <processCommand+0x217e>

			case 2:
					  MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_5, 1); // Enable for ePot 1_2
 800ca30:	2201      	movs	r2, #1
 800ca32:	2120      	movs	r1, #32
 800ca34:	4872      	ldr	r0, [pc, #456]	@ (800cc00 <processCommand+0x2168>)
 800ca36:	f000 fd73 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  // Write to RAM (volatile) wiper 0
					  if (MCP4661_WriteWiperRAM(&hi2c2, 0x29, 1, wiper_val) != HAL_OK)
 800ca3a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800ca3e:	2201      	movs	r2, #1
 800ca40:	2129      	movs	r1, #41	@ 0x29
 800ca42:	4870      	ldr	r0, [pc, #448]	@ (800cc04 <processCommand+0x216c>)
 800ca44:	f000 fcb4 	bl	800d3b0 <MCP4661_WriteWiperRAM>
 800ca48:	4603      	mov	r3, r0
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d002      	beq.n	800ca54 <processCommand+0x1fbc>
					  {
						  Error = "W";
 800ca4e:	4b6e      	ldr	r3, [pc, #440]	@ (800cc08 <processCommand+0x2170>)
 800ca50:	4a6e      	ldr	r2, [pc, #440]	@ (800cc0c <processCommand+0x2174>)
 800ca52:	601a      	str	r2, [r3, #0]
					  }
					  // Write to EEPROM (non-volatile) wiper 0
					  if (MCP4661_WriteWiper_EEPROM(&hi2c2, 0x29, 1, wiper_val) != HAL_OK)
 800ca54:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800ca58:	b29b      	uxth	r3, r3
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	2129      	movs	r1, #41	@ 0x29
 800ca5e:	4869      	ldr	r0, [pc, #420]	@ (800cc04 <processCommand+0x216c>)
 800ca60:	f000 fd16 	bl	800d490 <MCP4661_WriteWiper_EEPROM>
 800ca64:	4603      	mov	r3, r0
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d002      	beq.n	800ca70 <processCommand+0x1fd8>
					  {
						  Error = "W";
 800ca6a:	4b67      	ldr	r3, [pc, #412]	@ (800cc08 <processCommand+0x2170>)
 800ca6c:	4a67      	ldr	r2, [pc, #412]	@ (800cc0c <processCommand+0x2174>)
 800ca6e:	601a      	str	r2, [r3, #0]
					  }
					  MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_5, 0); // Enable for ePot 1_2
 800ca70:	2200      	movs	r2, #0
 800ca72:	2120      	movs	r1, #32
 800ca74:	4862      	ldr	r0, [pc, #392]	@ (800cc00 <processCommand+0x2168>)
 800ca76:	f000 fd53 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  break ;
 800ca7a:	e0cc      	b.n	800cc16 <processCommand+0x217e>

			case 3:
				      MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_4, 1); // Enable for ePot 2_1
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	2110      	movs	r1, #16
 800ca80:	485f      	ldr	r0, [pc, #380]	@ (800cc00 <processCommand+0x2168>)
 800ca82:	f000 fd4d 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  // Write to RAM (volatile) wiper 0
					  if (MCP4661_WriteWiperRAM(&hi2c2, 0x2B, 0, wiper_val) != HAL_OK)
 800ca86:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	212b      	movs	r1, #43	@ 0x2b
 800ca8e:	485d      	ldr	r0, [pc, #372]	@ (800cc04 <processCommand+0x216c>)
 800ca90:	f000 fc8e 	bl	800d3b0 <MCP4661_WriteWiperRAM>
 800ca94:	4603      	mov	r3, r0
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d002      	beq.n	800caa0 <processCommand+0x2008>
					  {
						  Error = "W";
 800ca9a:	4b5b      	ldr	r3, [pc, #364]	@ (800cc08 <processCommand+0x2170>)
 800ca9c:	4a5b      	ldr	r2, [pc, #364]	@ (800cc0c <processCommand+0x2174>)
 800ca9e:	601a      	str	r2, [r3, #0]
					  }
					  // Write to EEPROM (non-volatile) wiper 0
					  if (MCP4661_WriteWiper_EEPROM(&hi2c2, 0x2B, 0, wiper_val) != HAL_OK)
 800caa0:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800caa4:	b29b      	uxth	r3, r3
 800caa6:	2200      	movs	r2, #0
 800caa8:	212b      	movs	r1, #43	@ 0x2b
 800caaa:	4856      	ldr	r0, [pc, #344]	@ (800cc04 <processCommand+0x216c>)
 800caac:	f000 fcf0 	bl	800d490 <MCP4661_WriteWiper_EEPROM>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d002      	beq.n	800cabc <processCommand+0x2024>
					  {
						  Error = "W";
 800cab6:	4b54      	ldr	r3, [pc, #336]	@ (800cc08 <processCommand+0x2170>)
 800cab8:	4a54      	ldr	r2, [pc, #336]	@ (800cc0c <processCommand+0x2174>)
 800caba:	601a      	str	r2, [r3, #0]
					  }
					  MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_4, 0); // Enable for ePot 2_1
 800cabc:	2200      	movs	r2, #0
 800cabe:	2110      	movs	r1, #16
 800cac0:	484f      	ldr	r0, [pc, #316]	@ (800cc00 <processCommand+0x2168>)
 800cac2:	f000 fd2d 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  break;
 800cac6:	e0a6      	b.n	800cc16 <processCommand+0x217e>

			case 4:
					  MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_4, 1); // Enable for ePot 2_2
 800cac8:	2201      	movs	r2, #1
 800caca:	2110      	movs	r1, #16
 800cacc:	484c      	ldr	r0, [pc, #304]	@ (800cc00 <processCommand+0x2168>)
 800cace:	f000 fd27 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
						// Write to RAM (volatile) wiper 1
					  if (MCP4661_WriteWiperRAM(&hi2c2, 0x2B, 1, wiper_val) != HAL_OK)
 800cad2:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800cad6:	2201      	movs	r2, #1
 800cad8:	212b      	movs	r1, #43	@ 0x2b
 800cada:	484a      	ldr	r0, [pc, #296]	@ (800cc04 <processCommand+0x216c>)
 800cadc:	f000 fc68 	bl	800d3b0 <MCP4661_WriteWiperRAM>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d002      	beq.n	800caec <processCommand+0x2054>
					  {
						  Error = "W";
 800cae6:	4b48      	ldr	r3, [pc, #288]	@ (800cc08 <processCommand+0x2170>)
 800cae8:	4a48      	ldr	r2, [pc, #288]	@ (800cc0c <processCommand+0x2174>)
 800caea:	601a      	str	r2, [r3, #0]
					  }

					  // Write to EEPROM (non-volatile) wiper 1
					  if (MCP4661_WriteWiper_EEPROM(&hi2c2, 0x2B, 1, wiper_val) != HAL_OK)
 800caec:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800caf0:	b29b      	uxth	r3, r3
 800caf2:	2201      	movs	r2, #1
 800caf4:	212b      	movs	r1, #43	@ 0x2b
 800caf6:	4843      	ldr	r0, [pc, #268]	@ (800cc04 <processCommand+0x216c>)
 800caf8:	f000 fcca 	bl	800d490 <MCP4661_WriteWiper_EEPROM>
 800cafc:	4603      	mov	r3, r0
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d002      	beq.n	800cb08 <processCommand+0x2070>
					  {
						  Error = "W";
 800cb02:	4b41      	ldr	r3, [pc, #260]	@ (800cc08 <processCommand+0x2170>)
 800cb04:	4a41      	ldr	r2, [pc, #260]	@ (800cc0c <processCommand+0x2174>)
 800cb06:	601a      	str	r2, [r3, #0]
					  }
					  MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_4, 0); // Enable for ePot 2_2
 800cb08:	2200      	movs	r2, #0
 800cb0a:	2110      	movs	r1, #16
 800cb0c:	483c      	ldr	r0, [pc, #240]	@ (800cc00 <processCommand+0x2168>)
 800cb0e:	f000 fd07 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
						break ;
 800cb12:	e080      	b.n	800cc16 <processCommand+0x217e>

			case 5:
				      MCP4661_SetHardwareWriteProtect(GPIOD, GPIO_PIN_6, 1); // Enable for ePot 3_1
 800cb14:	2201      	movs	r2, #1
 800cb16:	2140      	movs	r1, #64	@ 0x40
 800cb18:	483d      	ldr	r0, [pc, #244]	@ (800cc10 <processCommand+0x2178>)
 800cb1a:	f000 fd01 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  // Write to RAM (volatile) wiper 0
					  if (MCP4661_WriteWiperRAM(&hi2c2, 0x2D, 0, wiper_val) != HAL_OK)
 800cb1e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800cb22:	2200      	movs	r2, #0
 800cb24:	212d      	movs	r1, #45	@ 0x2d
 800cb26:	4837      	ldr	r0, [pc, #220]	@ (800cc04 <processCommand+0x216c>)
 800cb28:	f000 fc42 	bl	800d3b0 <MCP4661_WriteWiperRAM>
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d002      	beq.n	800cb38 <processCommand+0x20a0>
					  {
						  Error = "W";
 800cb32:	4b35      	ldr	r3, [pc, #212]	@ (800cc08 <processCommand+0x2170>)
 800cb34:	4a35      	ldr	r2, [pc, #212]	@ (800cc0c <processCommand+0x2174>)
 800cb36:	601a      	str	r2, [r3, #0]
					  }
					  // Write to EEPROM (non-volatile) wiper 0
					  if (MCP4661_WriteWiper_EEPROM(&hi2c2, 0x2D, 0, wiper_val) != HAL_OK)
 800cb38:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800cb3c:	b29b      	uxth	r3, r3
 800cb3e:	2200      	movs	r2, #0
 800cb40:	212d      	movs	r1, #45	@ 0x2d
 800cb42:	4830      	ldr	r0, [pc, #192]	@ (800cc04 <processCommand+0x216c>)
 800cb44:	f000 fca4 	bl	800d490 <MCP4661_WriteWiper_EEPROM>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d002      	beq.n	800cb54 <processCommand+0x20bc>
					  {
						  Error = "W";
 800cb4e:	4b2e      	ldr	r3, [pc, #184]	@ (800cc08 <processCommand+0x2170>)
 800cb50:	4a2e      	ldr	r2, [pc, #184]	@ (800cc0c <processCommand+0x2174>)
 800cb52:	601a      	str	r2, [r3, #0]
					  }
					  MCP4661_SetHardwareWriteProtect(GPIOD, GPIO_PIN_6, 0); // Enable for ePot 3_1
 800cb54:	2200      	movs	r2, #0
 800cb56:	2140      	movs	r1, #64	@ 0x40
 800cb58:	482d      	ldr	r0, [pc, #180]	@ (800cc10 <processCommand+0x2178>)
 800cb5a:	f000 fce1 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  break ;
 800cb5e:	e05a      	b.n	800cc16 <processCommand+0x217e>

			case 6:
					  MCP4661_SetHardwareWriteProtect(GPIOD, GPIO_PIN_6, 1); // Enable for ePot 3_2
 800cb60:	2201      	movs	r2, #1
 800cb62:	2140      	movs	r1, #64	@ 0x40
 800cb64:	482a      	ldr	r0, [pc, #168]	@ (800cc10 <processCommand+0x2178>)
 800cb66:	f000 fcdb 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  if (MCP4661_WriteWiperRAM(&hi2c2, 0x2D, 1, wiper_val) != HAL_OK)
 800cb6a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800cb6e:	2201      	movs	r2, #1
 800cb70:	212d      	movs	r1, #45	@ 0x2d
 800cb72:	4824      	ldr	r0, [pc, #144]	@ (800cc04 <processCommand+0x216c>)
 800cb74:	f000 fc1c 	bl	800d3b0 <MCP4661_WriteWiperRAM>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d002      	beq.n	800cb84 <processCommand+0x20ec>
					  {
						  Error = "W";
 800cb7e:	4b22      	ldr	r3, [pc, #136]	@ (800cc08 <processCommand+0x2170>)
 800cb80:	4a22      	ldr	r2, [pc, #136]	@ (800cc0c <processCommand+0x2174>)
 800cb82:	601a      	str	r2, [r3, #0]
					  }
					  // Write to EEPROM (non-volatile) wiper 0
					  if (MCP4661_WriteWiper_EEPROM(&hi2c2, 0x2D, 1, wiper_val) != HAL_OK)
 800cb84:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800cb88:	b29b      	uxth	r3, r3
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	212d      	movs	r1, #45	@ 0x2d
 800cb8e:	481d      	ldr	r0, [pc, #116]	@ (800cc04 <processCommand+0x216c>)
 800cb90:	f000 fc7e 	bl	800d490 <MCP4661_WriteWiper_EEPROM>
 800cb94:	4603      	mov	r3, r0
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d002      	beq.n	800cba0 <processCommand+0x2108>
					  {
						  Error = "W";
 800cb9a:	4b1b      	ldr	r3, [pc, #108]	@ (800cc08 <processCommand+0x2170>)
 800cb9c:	4a1b      	ldr	r2, [pc, #108]	@ (800cc0c <processCommand+0x2174>)
 800cb9e:	601a      	str	r2, [r3, #0]
					  }
					  MCP4661_SetHardwareWriteProtect(GPIOD, GPIO_PIN_6, 0); // Enable for ePot 3_2
 800cba0:	2200      	movs	r2, #0
 800cba2:	2140      	movs	r1, #64	@ 0x40
 800cba4:	481a      	ldr	r0, [pc, #104]	@ (800cc10 <processCommand+0x2178>)
 800cba6:	f000 fcbb 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					  break ;
 800cbaa:	e034      	b.n	800cc16 <processCommand+0x217e>

			case 7:
					 MCP4661_SetHardwareWriteProtect(GPIOD, GPIO_PIN_5, 1); // Enable for ePot 4_1
 800cbac:	2201      	movs	r2, #1
 800cbae:	2120      	movs	r1, #32
 800cbb0:	4817      	ldr	r0, [pc, #92]	@ (800cc10 <processCommand+0x2178>)
 800cbb2:	f000 fcb5 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
					 if (MCP4661_WriteWiperRAM(&hi2c2, 0x2F, 0, wiper_val) != HAL_OK)
 800cbb6:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800cbba:	2200      	movs	r2, #0
 800cbbc:	212f      	movs	r1, #47	@ 0x2f
 800cbbe:	4811      	ldr	r0, [pc, #68]	@ (800cc04 <processCommand+0x216c>)
 800cbc0:	f000 fbf6 	bl	800d3b0 <MCP4661_WriteWiperRAM>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d002      	beq.n	800cbd0 <processCommand+0x2138>
					  {
	//					 putchr('1');
						  Error = "W";
 800cbca:	4b0f      	ldr	r3, [pc, #60]	@ (800cc08 <processCommand+0x2170>)
 800cbcc:	4a0f      	ldr	r2, [pc, #60]	@ (800cc0c <processCommand+0x2174>)
 800cbce:	601a      	str	r2, [r3, #0]
					  }
					  // Write to EEPROM (non-volatile) wiper 0
					  if (MCP4661_WriteWiper_EEPROM(&hi2c2, 0x2F, 0, wiper_val) != HAL_OK )
 800cbd0:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	212f      	movs	r1, #47	@ 0x2f
 800cbda:	480a      	ldr	r0, [pc, #40]	@ (800cc04 <processCommand+0x216c>)
 800cbdc:	f000 fc58 	bl	800d490 <MCP4661_WriteWiper_EEPROM>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d002      	beq.n	800cbec <processCommand+0x2154>
					  {
//					      putchr('2');
						  Error = "W";
 800cbe6:	4b08      	ldr	r3, [pc, #32]	@ (800cc08 <processCommand+0x2170>)
 800cbe8:	4a08      	ldr	r2, [pc, #32]	@ (800cc0c <processCommand+0x2174>)
 800cbea:	601a      	str	r2, [r3, #0]
					  }
					  MCP4661_SetHardwareWriteProtect(GPIOD, GPIO_PIN_5, 0); // Enable for ePot 4_1
 800cbec:	2200      	movs	r2, #0
 800cbee:	2120      	movs	r1, #32
 800cbf0:	4807      	ldr	r0, [pc, #28]	@ (800cc10 <processCommand+0x2178>)
 800cbf2:	f000 fc95 	bl	800d520 <MCP4661_SetHardwareWriteProtect>
	//				  putstr(Error);
					  break ;
 800cbf6:	e00e      	b.n	800cc16 <processCommand+0x217e>
 800cbf8:	20000214 	.word	0x20000214
 800cbfc:	08019118 	.word	0x08019118
 800cc00:	40020400 	.word	0x40020400
 800cc04:	20000574 	.word	0x20000574
 800cc08:	20000014 	.word	0x20000014
 800cc0c:	08019128 	.word	0x08019128
 800cc10:	40020c00 	.word	0x40020c00

			default:
					 break ;
 800cc14:	bf00      	nop
			}

/////////////////////////////For testing  epot////////////////////////////////////////////////////////////////
			 if(strcmp(Error, "00") == 0)
 800cc16:	4b3b      	ldr	r3, [pc, #236]	@ (800cd04 <processCommand+0x226c>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	493b      	ldr	r1, [pc, #236]	@ (800cd08 <processCommand+0x2270>)
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	f7fb faf7 	bl	8008210 <strcmp>
 800cc22:	4603      	mov	r3, r0
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d15a      	bne.n	800ccde <processCommand+0x2246>
			{
		          voltage = Read_Sensor_Volage(sensor_no);
 800cc28:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800cc2c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	4618      	mov	r0, r3
 800cc34:	f000 fb68 	bl	800d308 <Read_Sensor_Volage>
 800cc38:	eef0 7a40 	vmov.f32	s15, s0
 800cc3c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800cc40:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800cc44:	edc3 7a00 	vstr	s15, [r3]
				  // Format the voltage into the string buffer
		//          putstr(Error);
		          if(voltage<=1.0 || voltage>=4.0)
 800cc48:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800cc4c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800cc50:	edd3 7a00 	vldr	s15, [r3]
 800cc54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc58:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc60:	d90c      	bls.n	800cc7c <processCommand+0x21e4>
 800cc62:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800cc66:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800cc6a:	edd3 7a00 	vldr	s15, [r3]
 800cc6e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800cc72:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc7a:	db1c      	blt.n	800ccb6 <processCommand+0x221e>
		     		     {
		     		    	 voltage=9.9;
 800cc7c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800cc80:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800cc84:	4a21      	ldr	r2, [pc, #132]	@ (800cd0c <processCommand+0x2274>)
 800cc86:	601a      	str	r2, [r3, #0]
		     		    	 sprintf(voltage_str, "%.1f\r\n", voltage);
 800cc88:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800cc8c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	4618      	mov	r0, r3
 800cc94:	f7fb fc88 	bl	80085a8 <__aeabi_f2d>
 800cc98:	4602      	mov	r2, r0
 800cc9a:	460b      	mov	r3, r1
 800cc9c:	f107 0008 	add.w	r0, r7, #8
 800cca0:	491b      	ldr	r1, [pc, #108]	@ (800cd10 <processCommand+0x2278>)
 800cca2:	f008 f919 	bl	8014ed8 <siprintf>
		     		    	 putstr(voltage_str);
 800cca6:	f107 0308 	add.w	r3, r7, #8
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f002 f832 	bl	800ed14 <putstr>
		     		  //  	   I2C2_Recover();

		     				  //putchr('R');
		     				  module_executed();
 800ccb0:	f7fd feb0 	bl	800aa14 <module_executed>
 800ccb4:	e022      	b.n	800ccfc <processCommand+0x2264>
		     		    	 return;
		     		     }

		          sprintf(voltage_str, "%.1f\n", voltage);
 800ccb6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800ccba:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7fb fc71 	bl	80085a8 <__aeabi_f2d>
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	460b      	mov	r3, r1
 800ccca:	f107 0008 	add.w	r0, r7, #8
 800ccce:	4911      	ldr	r1, [pc, #68]	@ (800cd14 <processCommand+0x227c>)
 800ccd0:	f008 f902 	bl	8014ed8 <siprintf>
				  putstr(voltage_str);
 800ccd4:	f107 0308 	add.w	r3, r7, #8
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f002 f81b 	bl	800ed14 <putstr>
			 }
			      I2C2_Recover();
 800ccde:	f000 fc37 	bl	800d550 <I2C2_Recover>
	//		      putstr(Error);
			  //putchr('R');
			  module_executed();
 800cce2:	f7fd fe97 	bl	800aa14 <module_executed>
 800cce6:	e004      	b.n	800ccf2 <processCommand+0x225a>


		  }
	   else
	       {
		     send_ACK();
 800cce8:	f7fd fe8a 	bl	800aa00 <send_ACK>
	         putchr('W');
 800ccec:	2057      	movs	r0, #87	@ 0x57
 800ccee:	f001 ffff 	bl	800ecf0 <putchr>
           }

	// Restart UART reception for continuous data flow
	   HAL_UART_Receive_IT(&huart3, &rxByte, 1);
 800ccf2:	2201      	movs	r2, #1
 800ccf4:	4908      	ldr	r1, [pc, #32]	@ (800cd18 <processCommand+0x2280>)
 800ccf6:	4809      	ldr	r0, [pc, #36]	@ (800cd1c <processCommand+0x2284>)
 800ccf8:	f006 f86f 	bl	8012dda <HAL_UART_Receive_IT>
}
 800ccfc:	f507 77c8 	add.w	r7, r7, #400	@ 0x190
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}
 800cd04:	20000014 	.word	0x20000014
 800cd08:	08018f60 	.word	0x08018f60
 800cd0c:	411e6666 	.word	0x411e6666
 800cd10:	0801910c 	.word	0x0801910c
 800cd14:	0801912c 	.word	0x0801912c
 800cd18:	200004f4 	.word	0x200004f4
 800cd1c:	200008a8 	.word	0x200008a8

0800cd20 <MX_GPIO_Init>:

/** Configure pins
     PC6   ------> S_TIM8_CH1
*/
void MX_GPIO_Init(void)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b08a      	sub	sp, #40	@ 0x28
 800cd24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cd26:	f107 0314 	add.w	r3, r7, #20
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	601a      	str	r2, [r3, #0]
 800cd2e:	605a      	str	r2, [r3, #4]
 800cd30:	609a      	str	r2, [r3, #8]
 800cd32:	60da      	str	r2, [r3, #12]
 800cd34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800cd36:	2300      	movs	r3, #0
 800cd38:	613b      	str	r3, [r7, #16]
 800cd3a:	4b96      	ldr	r3, [pc, #600]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd3e:	4a95      	ldr	r2, [pc, #596]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd40:	f043 0310 	orr.w	r3, r3, #16
 800cd44:	6313      	str	r3, [r2, #48]	@ 0x30
 800cd46:	4b93      	ldr	r3, [pc, #588]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd4a:	f003 0310 	and.w	r3, r3, #16
 800cd4e:	613b      	str	r3, [r7, #16]
 800cd50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800cd52:	2300      	movs	r3, #0
 800cd54:	60fb      	str	r3, [r7, #12]
 800cd56:	4b8f      	ldr	r3, [pc, #572]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd5a:	4a8e      	ldr	r2, [pc, #568]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd5c:	f043 0304 	orr.w	r3, r3, #4
 800cd60:	6313      	str	r3, [r2, #48]	@ 0x30
 800cd62:	4b8c      	ldr	r3, [pc, #560]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd66:	f003 0304 	and.w	r3, r3, #4
 800cd6a:	60fb      	str	r3, [r7, #12]
 800cd6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800cd6e:	2300      	movs	r3, #0
 800cd70:	60bb      	str	r3, [r7, #8]
 800cd72:	4b88      	ldr	r3, [pc, #544]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd76:	4a87      	ldr	r2, [pc, #540]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd78:	f043 0301 	orr.w	r3, r3, #1
 800cd7c:	6313      	str	r3, [r2, #48]	@ 0x30
 800cd7e:	4b85      	ldr	r3, [pc, #532]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd82:	f003 0301 	and.w	r3, r3, #1
 800cd86:	60bb      	str	r3, [r7, #8]
 800cd88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	607b      	str	r3, [r7, #4]
 800cd8e:	4b81      	ldr	r3, [pc, #516]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd92:	4a80      	ldr	r2, [pc, #512]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd94:	f043 0302 	orr.w	r3, r3, #2
 800cd98:	6313      	str	r3, [r2, #48]	@ 0x30
 800cd9a:	4b7e      	ldr	r3, [pc, #504]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cd9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd9e:	f003 0302 	and.w	r3, r3, #2
 800cda2:	607b      	str	r3, [r7, #4]
 800cda4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800cda6:	2300      	movs	r3, #0
 800cda8:	603b      	str	r3, [r7, #0]
 800cdaa:	4b7a      	ldr	r3, [pc, #488]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cdac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdae:	4a79      	ldr	r2, [pc, #484]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cdb0:	f043 0308 	orr.w	r3, r3, #8
 800cdb4:	6313      	str	r3, [r2, #48]	@ 0x30
 800cdb6:	4b77      	ldr	r3, [pc, #476]	@ (800cf94 <MX_GPIO_Init+0x274>)
 800cdb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdba:	f003 0308 	and.w	r3, r3, #8
 800cdbe:	603b      	str	r3, [r7, #0]
 800cdc0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	f64b 711f 	movw	r1, #48927	@ 0xbf1f
 800cdc8:	4873      	ldr	r0, [pc, #460]	@ (800cf98 <MX_GPIO_Init+0x278>)
 800cdca:	f002 fdf7 	bl	800f9bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_1
 800cdce:	2200      	movs	r2, #0
 800cdd0:	f246 013f 	movw	r1, #24639	@ 0x603f
 800cdd4:	4871      	ldr	r0, [pc, #452]	@ (800cf9c <MX_GPIO_Init+0x27c>)
 800cdd6:	f002 fdf1 	bl	800f9bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800cdda:	2200      	movs	r2, #0
 800cddc:	21f9      	movs	r1, #249	@ 0xf9
 800cdde:	4870      	ldr	r0, [pc, #448]	@ (800cfa0 <MX_GPIO_Init+0x280>)
 800cde0:	f002 fdec 	bl	800f9bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13
 800cde4:	2200      	movs	r2, #0
 800cde6:	f243 0133 	movw	r1, #12339	@ 0x3033
 800cdea:	486e      	ldr	r0, [pc, #440]	@ (800cfa4 <MX_GPIO_Init+0x284>)
 800cdec:	f002 fde6 	bl	800f9bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_5
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	f642 4160 	movw	r1, #11360	@ 0x2c60
 800cdf6:	486c      	ldr	r0, [pc, #432]	@ (800cfa8 <MX_GPIO_Init+0x288>)
 800cdf8:	f002 fde0 	bl	800f9bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE8
                           PE9 PE10 PE11 PE12
                           PE13 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8
 800cdfc:	f64b 731f 	movw	r3, #48927	@ 0xbf1f
 800ce00:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ce02:	2301      	movs	r3, #1
 800ce04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce06:	2300      	movs	r3, #0
 800ce08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ce0e:	f107 0314 	add.w	r3, r7, #20
 800ce12:	4619      	mov	r1, r3
 800ce14:	4860      	ldr	r0, [pc, #384]	@ (800cf98 <MX_GPIO_Init+0x278>)
 800ce16:	f002 fb31 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ce1a:	2340      	movs	r3, #64	@ 0x40
 800ce1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800ce1e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800ce22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800ce24:	2302      	movs	r3, #2
 800ce26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ce28:	f107 0314 	add.w	r3, r7, #20
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	485a      	ldr	r0, [pc, #360]	@ (800cf98 <MX_GPIO_Init+0x278>)
 800ce30:	f002 fb24 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC0 PC1
                           PC2 PC3 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_1
 800ce34:	f246 033f 	movw	r3, #24639	@ 0x603f
 800ce38:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce42:	2300      	movs	r3, #0
 800ce44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ce46:	f107 0314 	add.w	r3, r7, #20
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	4853      	ldr	r0, [pc, #332]	@ (800cf9c <MX_GPIO_Init+0x27c>)
 800ce4e:	f002 fb15 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800ce52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ce60:	f107 0314 	add.w	r3, r7, #20
 800ce64:	4619      	mov	r1, r3
 800ce66:	484d      	ldr	r0, [pc, #308]	@ (800cf9c <MX_GPIO_Init+0x27c>)
 800ce68:	f002 fb08 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA4 PA5
                           PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800ce6c:	23f9      	movs	r3, #249	@ 0xf9
 800ce6e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ce70:	2301      	movs	r3, #1
 800ce72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce74:	2300      	movs	r3, #0
 800ce76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce78:	2300      	movs	r3, #0
 800ce7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce7c:	f107 0314 	add.w	r3, r7, #20
 800ce80:	4619      	mov	r1, r3
 800ce82:	4847      	ldr	r0, [pc, #284]	@ (800cfa0 <MX_GPIO_Init+0x280>)
 800ce84:	f002 fafa 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB12 PB13
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13
 800ce88:	f243 0333 	movw	r3, #12339	@ 0x3033
 800ce8c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ce8e:	2301      	movs	r3, #1
 800ce90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce92:	2300      	movs	r3, #0
 800ce94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce96:	2300      	movs	r3, #0
 800ce98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ce9a:	f107 0314 	add.w	r3, r7, #20
 800ce9e:	4619      	mov	r1, r3
 800cea0:	4840      	ldr	r0, [pc, #256]	@ (800cfa4 <MX_GPIO_Init+0x284>)
 800cea2:	f002 faeb 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800cea6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ceaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ceac:	2300      	movs	r3, #0
 800ceae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ceb4:	f107 0314 	add.w	r3, r7, #20
 800ceb8:	4619      	mov	r1, r3
 800ceba:	4837      	ldr	r0, [pc, #220]	@ (800cf98 <MX_GPIO_Init+0x278>)
 800cebc:	f002 fade 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD13 PD5
                           PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_5
 800cec0:	f642 4360 	movw	r3, #11360	@ 0x2c60
 800cec4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800cec6:	2301      	movs	r3, #1
 800cec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ceca:	2300      	movs	r3, #0
 800cecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cece:	2300      	movs	r3, #0
 800ced0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ced2:	f107 0314 	add.w	r3, r7, #20
 800ced6:	4619      	mov	r1, r3
 800ced8:	4833      	ldr	r0, [pc, #204]	@ (800cfa8 <MX_GPIO_Init+0x288>)
 800ceda:	f002 facf 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD15 PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 800cede:	f249 0303 	movw	r3, #36867	@ 0x9003
 800cee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cee4:	2300      	movs	r3, #0
 800cee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800cee8:	2302      	movs	r3, #2
 800ceea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ceec:	f107 0314 	add.w	r3, r7, #20
 800cef0:	4619      	mov	r1, r3
 800cef2:	482d      	ldr	r0, [pc, #180]	@ (800cfa8 <MX_GPIO_Init+0x288>)
 800cef4:	f002 fac2 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800cef8:	2340      	movs	r3, #64	@ 0x40
 800cefa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cefc:	2302      	movs	r3, #2
 800cefe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf00:	2300      	movs	r3, #0
 800cf02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cf04:	2300      	movs	r3, #0
 800cf06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800cf08:	2303      	movs	r3, #3
 800cf0a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cf0c:	f107 0314 	add.w	r3, r7, #20
 800cf10:	4619      	mov	r1, r3
 800cf12:	4822      	ldr	r0, [pc, #136]	@ (800cf9c <MX_GPIO_Init+0x27c>)
 800cf14:	f002 fab2 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800cf18:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800cf1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800cf22:	2302      	movs	r3, #2
 800cf24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cf26:	f107 0314 	add.w	r3, r7, #20
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	481b      	ldr	r0, [pc, #108]	@ (800cf9c <MX_GPIO_Init+0x27c>)
 800cf2e:	f002 faa5 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 800cf32:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 800cf36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cf38:	2300      	movs	r3, #0
 800cf3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf40:	f107 0314 	add.w	r3, r7, #20
 800cf44:	4619      	mov	r1, r3
 800cf46:	4816      	ldr	r0, [pc, #88]	@ (800cfa0 <MX_GPIO_Init+0x280>)
 800cf48:	f002 fa98 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7;
 800cf4c:	2398      	movs	r3, #152	@ 0x98
 800cf4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cf50:	2300      	movs	r3, #0
 800cf52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf54:	2300      	movs	r3, #0
 800cf56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cf58:	f107 0314 	add.w	r3, r7, #20
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	4812      	ldr	r0, [pc, #72]	@ (800cfa8 <MX_GPIO_Init+0x288>)
 800cf60:	f002 fa8c 	bl	800f47c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cf64:	23c0      	movs	r3, #192	@ 0xc0
 800cf66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cf68:	2300      	movs	r3, #0
 800cf6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cf70:	f107 0314 	add.w	r3, r7, #20
 800cf74:	4619      	mov	r1, r3
 800cf76:	480b      	ldr	r0, [pc, #44]	@ (800cfa4 <MX_GPIO_Init+0x284>)
 800cf78:	f002 fa80 	bl	800f47c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	2100      	movs	r1, #0
 800cf80:	2017      	movs	r0, #23
 800cf82:	f002 f9b2 	bl	800f2ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800cf86:	2017      	movs	r0, #23
 800cf88:	f002 f9cb 	bl	800f322 <HAL_NVIC_EnableIRQ>

}
 800cf8c:	bf00      	nop
 800cf8e:	3728      	adds	r7, #40	@ 0x28
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}
 800cf94:	40023800 	.word	0x40023800
 800cf98:	40021000 	.word	0x40021000
 800cf9c:	40020800 	.word	0x40020800
 800cfa0:	40020000 	.word	0x40020000
 800cfa4:	40020400 	.word	0x40020400
 800cfa8:	40020c00 	.word	0x40020c00

0800cfac <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800cfb0:	4b12      	ldr	r3, [pc, #72]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfb2:	4a13      	ldr	r2, [pc, #76]	@ (800d000 <MX_I2C2_Init+0x54>)
 800cfb4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800cfb6:	4b11      	ldr	r3, [pc, #68]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfb8:	4a12      	ldr	r2, [pc, #72]	@ (800d004 <MX_I2C2_Init+0x58>)
 800cfba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800cfbc:	4b0f      	ldr	r3, [pc, #60]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800cfc2:	4b0e      	ldr	r3, [pc, #56]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800cfc8:	4b0c      	ldr	r3, [pc, #48]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800cfce:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800cfd0:	4b0a      	ldr	r3, [pc, #40]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800cfd6:	4b09      	ldr	r3, [pc, #36]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfd8:	2200      	movs	r2, #0
 800cfda:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800cfdc:	4b07      	ldr	r3, [pc, #28]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfde:	2200      	movs	r2, #0
 800cfe0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800cfe2:	4b06      	ldr	r3, [pc, #24]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800cfe8:	4804      	ldr	r0, [pc, #16]	@ (800cffc <MX_I2C2_Init+0x50>)
 800cfea:	f002 fd25 	bl	800fa38 <HAL_I2C_Init>
 800cfee:	4603      	mov	r3, r0
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d001      	beq.n	800cff8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800cff4:	f000 fcb0 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800cff8:	bf00      	nop
 800cffa:	bd80      	pop	{r7, pc}
 800cffc:	20000574 	.word	0x20000574
 800d000:	40005800 	.word	0x40005800
 800d004:	00061a80 	.word	0x00061a80

0800d008 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b08a      	sub	sp, #40	@ 0x28
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d010:	f107 0314 	add.w	r3, r7, #20
 800d014:	2200      	movs	r2, #0
 800d016:	601a      	str	r2, [r3, #0]
 800d018:	605a      	str	r2, [r3, #4]
 800d01a:	609a      	str	r2, [r3, #8]
 800d01c:	60da      	str	r2, [r3, #12]
 800d01e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	4a29      	ldr	r2, [pc, #164]	@ (800d0cc <HAL_I2C_MspInit+0xc4>)
 800d026:	4293      	cmp	r3, r2
 800d028:	d14b      	bne.n	800d0c2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d02a:	2300      	movs	r3, #0
 800d02c:	613b      	str	r3, [r7, #16]
 800d02e:	4b28      	ldr	r3, [pc, #160]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d032:	4a27      	ldr	r2, [pc, #156]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d034:	f043 0302 	orr.w	r3, r3, #2
 800d038:	6313      	str	r3, [r2, #48]	@ 0x30
 800d03a:	4b25      	ldr	r3, [pc, #148]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d03c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d03e:	f003 0302 	and.w	r3, r3, #2
 800d042:	613b      	str	r3, [r7, #16]
 800d044:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d046:	2300      	movs	r3, #0
 800d048:	60fb      	str	r3, [r7, #12]
 800d04a:	4b21      	ldr	r3, [pc, #132]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d04c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d04e:	4a20      	ldr	r2, [pc, #128]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d050:	f043 0304 	orr.w	r3, r3, #4
 800d054:	6313      	str	r3, [r2, #48]	@ 0x30
 800d056:	4b1e      	ldr	r3, [pc, #120]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d05a:	f003 0304 	and.w	r3, r3, #4
 800d05e:	60fb      	str	r3, [r7, #12]
 800d060:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800d062:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d066:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d068:	2312      	movs	r3, #18
 800d06a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d06c:	2300      	movs	r3, #0
 800d06e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d070:	2303      	movs	r3, #3
 800d072:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800d074:	2304      	movs	r3, #4
 800d076:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d078:	f107 0314 	add.w	r3, r7, #20
 800d07c:	4619      	mov	r1, r3
 800d07e:	4815      	ldr	r0, [pc, #84]	@ (800d0d4 <HAL_I2C_MspInit+0xcc>)
 800d080:	f002 f9fc 	bl	800f47c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800d084:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d08a:	2312      	movs	r3, #18
 800d08c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d08e:	2300      	movs	r3, #0
 800d090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d092:	2303      	movs	r3, #3
 800d094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800d096:	2304      	movs	r3, #4
 800d098:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d09a:	f107 0314 	add.w	r3, r7, #20
 800d09e:	4619      	mov	r1, r3
 800d0a0:	480d      	ldr	r0, [pc, #52]	@ (800d0d8 <HAL_I2C_MspInit+0xd0>)
 800d0a2:	f002 f9eb 	bl	800f47c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	60bb      	str	r3, [r7, #8]
 800d0aa:	4b09      	ldr	r3, [pc, #36]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d0ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0ae:	4a08      	ldr	r2, [pc, #32]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d0b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d0b4:	6413      	str	r3, [r2, #64]	@ 0x40
 800d0b6:	4b06      	ldr	r3, [pc, #24]	@ (800d0d0 <HAL_I2C_MspInit+0xc8>)
 800d0b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d0be:	60bb      	str	r3, [r7, #8]
 800d0c0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800d0c2:	bf00      	nop
 800d0c4:	3728      	adds	r7, #40	@ 0x28
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}
 800d0ca:	bf00      	nop
 800d0cc:	40005800 	.word	0x40005800
 800d0d0:	40023800 	.word	0x40023800
 800d0d4:	40020400 	.word	0x40020400
 800d0d8:	40020800 	.word	0x40020800

0800d0dc <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b082      	sub	sp, #8
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	4a0b      	ldr	r2, [pc, #44]	@ (800d118 <HAL_I2C_MspDeInit+0x3c>)
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	d10f      	bne.n	800d10e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800d0ee:	4b0b      	ldr	r3, [pc, #44]	@ (800d11c <HAL_I2C_MspDeInit+0x40>)
 800d0f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0f2:	4a0a      	ldr	r2, [pc, #40]	@ (800d11c <HAL_I2C_MspDeInit+0x40>)
 800d0f4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800d0f8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800d0fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d0fe:	4808      	ldr	r0, [pc, #32]	@ (800d120 <HAL_I2C_MspDeInit+0x44>)
 800d100:	f002 fb50 	bl	800f7a4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 800d104:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d108:	4806      	ldr	r0, [pc, #24]	@ (800d124 <HAL_I2C_MspDeInit+0x48>)
 800d10a:	f002 fb4b 	bl	800f7a4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 800d10e:	bf00      	nop
 800d110:	3708      	adds	r7, #8
 800d112:	46bd      	mov	sp, r7
 800d114:	bd80      	pop	{r7, pc}
 800d116:	bf00      	nop
 800d118:	40005800 	.word	0x40005800
 800d11c:	40023800 	.word	0x40023800
 800d120:	40020400 	.word	0x40020400
 800d124:	40020800 	.word	0x40020800

0800d128 <I2C_Device_Check>:
 * @brief  Check if an I2C device is responding.
 * @param  dev_addr: 7-bit I2C device address (not shifted)
 * @retval 1 if device is present and responding, 0 otherwise
 **/
uint8_t I2C_Device_Check(uint8_t dev_addr)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b082      	sub	sp, #8
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	4603      	mov	r3, r0
 800d130:	71fb      	strb	r3, [r7, #7]
	if(MCP4661_BASE_ADDR==dev_addr)
 800d132:	79fb      	ldrb	r3, [r7, #7]
 800d134:	2b2c      	cmp	r3, #44	@ 0x2c
 800d136:	d10d      	bne.n	800d154 <I2C_Device_Check+0x2c>
	{
		if (HAL_I2C_IsDeviceReady(&hi2c2, dev_addr, 3, 100) == HAL_OK) {
 800d138:	79fb      	ldrb	r3, [r7, #7]
 800d13a:	b299      	uxth	r1, r3
 800d13c:	2364      	movs	r3, #100	@ 0x64
 800d13e:	2203      	movs	r2, #3
 800d140:	480f      	ldr	r0, [pc, #60]	@ (800d180 <I2C_Device_Check+0x58>)
 800d142:	f003 f91d 	bl	8010380 <HAL_I2C_IsDeviceReady>
 800d146:	4603      	mov	r3, r0
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d101      	bne.n	800d150 <I2C_Device_Check+0x28>
			// ACK received
			return 1;
 800d14c:	2301      	movs	r3, #1
 800d14e:	e013      	b.n	800d178 <I2C_Device_Check+0x50>
		} else {
			// NACK received or timeout
			return 0;
 800d150:	2300      	movs	r3, #0
 800d152:	e011      	b.n	800d178 <I2C_Device_Check+0x50>
		}
	}
	else if(ADS7828_ADDR==dev_addr)
 800d154:	79fb      	ldrb	r3, [r7, #7]
 800d156:	2b90      	cmp	r3, #144	@ 0x90
 800d158:	d10d      	bne.n	800d176 <I2C_Device_Check+0x4e>
	{
		if (HAL_I2C_IsDeviceReady(&hi2c2, dev_addr, 3, 100) == HAL_OK) {
 800d15a:	79fb      	ldrb	r3, [r7, #7]
 800d15c:	b299      	uxth	r1, r3
 800d15e:	2364      	movs	r3, #100	@ 0x64
 800d160:	2203      	movs	r2, #3
 800d162:	4807      	ldr	r0, [pc, #28]	@ (800d180 <I2C_Device_Check+0x58>)
 800d164:	f003 f90c 	bl	8010380 <HAL_I2C_IsDeviceReady>
 800d168:	4603      	mov	r3, r0
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d101      	bne.n	800d172 <I2C_Device_Check+0x4a>
			// ACK received
			return 1;
 800d16e:	2301      	movs	r3, #1
 800d170:	e002      	b.n	800d178 <I2C_Device_Check+0x50>
		} else {
			// NACK received or timeout
			return 0;
 800d172:	2300      	movs	r3, #0
 800d174:	e000      	b.n	800d178 <I2C_Device_Check+0x50>
		}
    }
	else
	{
	//	debug_print("Invalid device or device not found\r\n");
		return 0;
 800d176:	2300      	movs	r3, #0
	}
}
 800d178:	4618      	mov	r0, r3
 800d17a:	3708      	adds	r7, #8
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}
 800d180:	20000574 	.word	0x20000574

0800d184 <ADS7828_ReadChannel>:
// Function to read a single-ended channel (AIN0 to AIN7)
uint16_t ADS7828_ReadChannel(uint8_t channel) {
 800d184:	b580      	push	{r7, lr}
 800d186:	b086      	sub	sp, #24
 800d188:	af02      	add	r7, sp, #8
 800d18a:	4603      	mov	r3, r0
 800d18c:	71fb      	strb	r3, [r7, #7]
    if (channel > 7) return 0xFFFF; // Invalid channel index, return error code
 800d18e:	79fb      	ldrb	r3, [r7, #7]
 800d190:	2b07      	cmp	r3, #7
 800d192:	d902      	bls.n	800d19a <ADS7828_ReadChannel+0x16>
 800d194:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d198:	e048      	b.n	800d22c <ADS7828_ReadChannel+0xa8>

//       char msg[50];
//       snprintf(msg, sizeof(msg), "channel: %d\r\n", channel);
//       HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), I2C_Delay_Ms);

    uint8_t ctrl_byte = 0;  // Control byte to be sent to ADS7828
 800d19a:	2300      	movs	r3, #0
 800d19c:	737b      	strb	r3, [r7, #13]
    // Construct control byte:
    // Bit 7: Always 1 (Start bit)
    // Bits 6-4: Channel selection bits (channel << 4)
    // Bit 3: Single-ended mode (1)
    // Bits 2-0: Power-down selection (PD)
    ctrl_byte |= (1 << 7);                        // Start bit = 1
 800d19e:	7b7b      	ldrb	r3, [r7, #13]
 800d1a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d1a4:	b2db      	uxtb	r3, r3
 800d1a6:	737b      	strb	r3, [r7, #13]
    ctrl_byte |= (channel & 0x07) << 4;           // Channel selection
 800d1a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d1ac:	011b      	lsls	r3, r3, #4
 800d1ae:	b25b      	sxtb	r3, r3
 800d1b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d1b4:	b25a      	sxtb	r2, r3
 800d1b6:	7b7b      	ldrb	r3, [r7, #13]
 800d1b8:	b25b      	sxtb	r3, r3
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	b25b      	sxtb	r3, r3
 800d1be:	b2db      	uxtb	r3, r3
 800d1c0:	737b      	strb	r3, [r7, #13]
    ctrl_byte |= (1 << 3);                        // Single-ended mode
 800d1c2:	7b7b      	ldrb	r3, [r7, #13]
 800d1c4:	f043 0308 	orr.w	r3, r3, #8
 800d1c8:	b2db      	uxtb	r3, r3
 800d1ca:	737b      	strb	r3, [r7, #13]
    ctrl_byte |= (PD_ALL_ON & 0x03); // Power-down mode
 800d1cc:	7b7b      	ldrb	r3, [r7, #13]
 800d1ce:	f043 0303 	orr.w	r3, r3, #3
 800d1d2:	b2db      	uxtb	r3, r3
 800d1d4:	737b      	strb	r3, [r7, #13]
//    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), I2C_Delay_Ms);

    uint8_t raw[2];  // Buffer to store received data (2 bytes)

    // Send control byte to initiate conversion for the selected channel
    if (HAL_I2C_Master_Transmit(&hi2c2, ADS7828_ADDR, &ctrl_byte, 1, I2C_Delay_Ms) != HAL_OK) {
 800d1d6:	f107 020d 	add.w	r2, r7, #13
 800d1da:	2364      	movs	r3, #100	@ 0x64
 800d1dc:	9300      	str	r3, [sp, #0]
 800d1de:	2301      	movs	r3, #1
 800d1e0:	2190      	movs	r1, #144	@ 0x90
 800d1e2:	4814      	ldr	r0, [pc, #80]	@ (800d234 <ADS7828_ReadChannel+0xb0>)
 800d1e4:	f002 fd9c 	bl	800fd20 <HAL_I2C_Master_Transmit>
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d002      	beq.n	800d1f4 <ADS7828_ReadChannel+0x70>
        return 0xFFFF; // Transmission failed
 800d1ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d1f2:	e01b      	b.n	800d22c <ADS7828_ReadChannel+0xa8>
    }
    HAL_Delay(1);
 800d1f4:	2001      	movs	r0, #1
 800d1f6:	f001 ff79 	bl	800f0ec <HAL_Delay>
    // Read 2-byte ADC result from ADS7828
    if (HAL_I2C_Master_Receive(&hi2c2, ADS7828_ADDR, raw, 2, I2C_Delay_Ms) != HAL_OK) {
 800d1fa:	f107 0208 	add.w	r2, r7, #8
 800d1fe:	2364      	movs	r3, #100	@ 0x64
 800d200:	9300      	str	r3, [sp, #0]
 800d202:	2302      	movs	r3, #2
 800d204:	2190      	movs	r1, #144	@ 0x90
 800d206:	480b      	ldr	r0, [pc, #44]	@ (800d234 <ADS7828_ReadChannel+0xb0>)
 800d208:	f002 fe88 	bl	800ff1c <HAL_I2C_Master_Receive>
 800d20c:	4603      	mov	r3, r0
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d002      	beq.n	800d218 <ADS7828_ReadChannel+0x94>
        return 0xFFFF; // Reception failed
 800d212:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d216:	e009      	b.n	800d22c <ADS7828_ReadChannel+0xa8>

    // Combine the 12-bit result from 2 bytes (raw[0]: high 8 bits, raw[1]: low 4 bits)
 //   uint16_t result = (raw[0] << 4) | (raw[1] >> 4);

 //   uint16_t result = ((uint16_t)raw[0] << 4) | (raw[1] >> 4);
    uint16_t result = (((uint16_t)raw[0] << 8) | raw[1]);
 800d218:	7a3b      	ldrb	r3, [r7, #8]
 800d21a:	b21b      	sxth	r3, r3
 800d21c:	021b      	lsls	r3, r3, #8
 800d21e:	b21a      	sxth	r2, r3
 800d220:	7a7b      	ldrb	r3, [r7, #9]
 800d222:	b21b      	sxth	r3, r3
 800d224:	4313      	orrs	r3, r2
 800d226:	b21b      	sxth	r3, r3
 800d228:	81fb      	strh	r3, [r7, #14]
 //   char debug[50];
 //   snprintf(debug, sizeof(debug), "ADC Raw: %02X %02X, Value: %u\r\n", raw[0], raw[1], result);
//    HAL_UART_Transmit(&huart3, (uint8_t*)debug, strlen(debug), I2C_Delay_Ms);
    return result; // Return 12-bit ADC value
 800d22a:	89fb      	ldrh	r3, [r7, #14]
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3710      	adds	r7, #16
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}
 800d234:	20000574 	.word	0x20000574

0800d238 <ADS7828_ConvertToVoltage>:

float ADS7828_ConvertToVoltage(uint16_t adc_val) {
 800d238:	b580      	push	{r7, lr}
 800d23a:	b084      	sub	sp, #16
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	4603      	mov	r3, r0
 800d240:	80fb      	strh	r3, [r7, #6]

       // 1. Convert ADC value to float and divide by 1000 to normalize
          float normalized_adc = (float)adc_val / 1000.0f;
 800d242:	88fb      	ldrh	r3, [r7, #6]
 800d244:	ee07 3a90 	vmov	s15, r3
 800d248:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d24c:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 800d2bc <ADS7828_ConvertToVoltage+0x84>
 800d250:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d254:	edc7 7a02 	vstr	s15, [r7, #8]

          // 2. Round to 2 decimal places (e.g., 1.2345 -> 1.23, 1.2367 -> 1.24)
          float voltage = roundf(normalized_adc * 100.0f) / 100.0f;
 800d258:	edd7 7a02 	vldr	s15, [r7, #8]
 800d25c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800d2c0 <ADS7828_ConvertToVoltage+0x88>
 800d260:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d264:	eeb0 0a67 	vmov.f32	s0, s15
 800d268:	f00b fe1e 	bl	8018ea8 <roundf>
 800d26c:	eeb0 7a40 	vmov.f32	s14, s0
 800d270:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800d2c0 <ADS7828_ConvertToVoltage+0x88>
 800d274:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d278:	edc7 7a03 	vstr	s15, [r7, #12]

       if (voltage <  0.9f)
 800d27c:	edd7 7a03 	vldr	s15, [r7, #12]
 800d280:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800d2c4 <ADS7828_ConvertToVoltage+0x8c>
 800d284:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d28c:	d502      	bpl.n	800d294 <ADS7828_ConvertToVoltage+0x5c>
           voltage = -0.0f;
 800d28e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d292:	60fb      	str	r3, [r7, #12]
       if (voltage > 4.0f)
 800d294:	edd7 7a03 	vldr	s15, [r7, #12]
 800d298:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800d29c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d2a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2a4:	dd01      	ble.n	800d2aa <ADS7828_ConvertToVoltage+0x72>
           voltage = -5.0f;
 800d2a6:	4b08      	ldr	r3, [pc, #32]	@ (800d2c8 <ADS7828_ConvertToVoltage+0x90>)
 800d2a8:	60fb      	str	r3, [r7, #12]
  //  snprintf(msg, sizeof(msg), "ADC Value: %u, Voltage: %.3f V\r\n", adc_val, voltage);

    // Transmit message over UART
  //  HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), 1000);

    return voltage;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	ee07 3a90 	vmov	s15, r3
}
 800d2b0:	eeb0 0a67 	vmov.f32	s0, s15
 800d2b4:	3710      	adds	r7, #16
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}
 800d2ba:	bf00      	nop
 800d2bc:	447a0000 	.word	0x447a0000
 800d2c0:	42c80000 	.word	0x42c80000
 800d2c4:	3f666666 	.word	0x3f666666
 800d2c8:	c0a00000 	.word	0xc0a00000

0800d2cc <ADS7828_ReadChannelVoltage>:

// Function to read and return the voltage of a specific channel
float ADS7828_ReadChannelVoltage(uint8_t channel) {
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b084      	sub	sp, #16
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	71fb      	strb	r3, [r7, #7]
    uint16_t adc_val = ADS7828_ReadChannel(channel); // Get raw ADC value
 800d2d6:	79fb      	ldrb	r3, [r7, #7]
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f7ff ff53 	bl	800d184 <ADS7828_ReadChannel>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	81fb      	strh	r3, [r7, #14]
    if (adc_val == 0xFFFF) {
 800d2e2:	89fb      	ldrh	r3, [r7, #14]
 800d2e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d2e8:	4293      	cmp	r3, r2
 800d2ea:	d102      	bne.n	800d2f2 <ADS7828_ReadChannelVoltage+0x26>
        return -1.0f; // Return error indicator (negative voltage not possible)
 800d2ec:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 800d2f0:	e005      	b.n	800d2fe <ADS7828_ReadChannelVoltage+0x32>
    }

    return ADS7828_ConvertToVoltage(adc_val); // Return converted voltage
 800d2f2:	89fb      	ldrh	r3, [r7, #14]
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f7ff ff9f 	bl	800d238 <ADS7828_ConvertToVoltage>
 800d2fa:	eef0 7a40 	vmov.f32	s15, s0
}
 800d2fe:	eeb0 0a67 	vmov.f32	s0, s15
 800d302:	3710      	adds	r7, #16
 800d304:	46bd      	mov	sp, r7
 800d306:	bd80      	pop	{r7, pc}

0800d308 <Read_Sensor_Volage>:
    }

    return adc_val; // Return converted voltage
}
float Read_Sensor_Volage(int Sensor_No)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b082      	sub	sp, #8
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
		            return -1.0f; // Invalid channel
		    }*/

     //* For all EPOT Testing

	switch (Sensor_No) {
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	3b01      	subs	r3, #1
 800d314:	2b07      	cmp	r3, #7
 800d316:	d843      	bhi.n	800d3a0 <Read_Sensor_Volage+0x98>
 800d318:	a201      	add	r2, pc, #4	@ (adr r2, 800d320 <Read_Sensor_Volage+0x18>)
 800d31a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d31e:	bf00      	nop
 800d320:	0800d341 	.word	0x0800d341
 800d324:	0800d34d 	.word	0x0800d34d
 800d328:	0800d359 	.word	0x0800d359
 800d32c:	0800d365 	.word	0x0800d365
 800d330:	0800d371 	.word	0x0800d371
 800d334:	0800d37d 	.word	0x0800d37d
 800d338:	0800d389 	.word	0x0800d389
 800d33c:	0800d395 	.word	0x0800d395
	       case 1:
	            return ADS7828_ReadChannelVoltage(SampleOrBlocking_Buffer_ADC); // Reads CH0
 800d340:	2000      	movs	r0, #0
 800d342:	f7ff ffc3 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d346:	eef0 7a40 	vmov.f32	s15, s0
 800d34a:	e02b      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        case 2:
	            return ADS7828_ReadChannelVoltage(WashOrUniversal_Buffer_ADC); // Reads CH1
 800d34c:	2004      	movs	r0, #4
 800d34e:	f7ff ffbd 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d352:	eef0 7a40 	vmov.f32	s15, s0
 800d356:	e025      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        case 3:
	            return ADS7828_ReadChannelVoltage(Conjugate_IgG_ADC); // Reads CH2
 800d358:	2001      	movs	r0, #1
 800d35a:	f7ff ffb7 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d35e:	eef0 7a40 	vmov.f32	s15, s0
 800d362:	e01f      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        case 4:
	            return ADS7828_ReadChannelVoltage(Conjugate_IgMOrIgE_ADC); // Reads CH3
 800d364:	2005      	movs	r0, #5
 800d366:	f7ff ffb1 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d36a:	eef0 7a40 	vmov.f32	s15, s0
 800d36e:	e019      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        case 5:
	            return ADS7828_ReadChannelVoltage(Subsrtrate_ADC); // Reads CH4
 800d370:	2002      	movs	r0, #2
 800d372:	f7ff ffab 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d376:	eef0 7a40 	vmov.f32	s15, s0
 800d37a:	e013      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        case 6:
	            return ADS7828_ReadChannelVoltage(DI_Water_ADC); // Reads CH5
 800d37c:	2006      	movs	r0, #6
 800d37e:	f7ff ffa5 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d382:	eef0 7a40 	vmov.f32	s15, s0
 800d386:	e00d      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        case 7:
	            return ADS7828_ReadChannelVoltage(Waste_Full_ADC); // Reads CH6
 800d388:	2003      	movs	r0, #3
 800d38a:	f7ff ff9f 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d38e:	eef0 7a40 	vmov.f32	s15, s0
 800d392:	e007      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        case 8:
	            return ADS7828_ReadChannelVoltage(Vaccum_Sensor_ADC); // Reads CH7
 800d394:	2007      	movs	r0, #7
 800d396:	f7ff ff99 	bl	800d2cc <ADS7828_ReadChannelVoltage>
 800d39a:	eef0 7a40 	vmov.f32	s15, s0
 800d39e:	e001      	b.n	800d3a4 <Read_Sensor_Volage+0x9c>
	        default:
	            return -1.0f; // Invalid channel
 800d3a0:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
	    }


}
 800d3a4:	eeb0 0a67 	vmov.f32	s0, s15
 800d3a8:	3708      	adds	r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	bf00      	nop

0800d3b0 <MCP4661_WriteWiperRAM>:
 * @param wiper 0 for WIPER0, 1 for WIPER1
 * @param value 8-bit wiper value (0–255)
 * @return HAL status
 */
HAL_StatusTypeDef MCP4661_WriteWiperRAM(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t wiper, uint8_t value)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b086      	sub	sp, #24
 800d3b4:	af02      	add	r7, sp, #8
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	4608      	mov	r0, r1
 800d3ba:	4611      	mov	r1, r2
 800d3bc:	461a      	mov	r2, r3
 800d3be:	4603      	mov	r3, r0
 800d3c0:	70fb      	strb	r3, [r7, #3]
 800d3c2:	460b      	mov	r3, r1
 800d3c4:	70bb      	strb	r3, [r7, #2]
 800d3c6:	4613      	mov	r3, r2
 800d3c8:	707b      	strb	r3, [r7, #1]
    uint8_t reg = (wiper == 0) ? 0x00 : 0x01;  // 0x00 = WIPER0_VOL, 0x01 = WIPER1_VOL
 800d3ca:	78bb      	ldrb	r3, [r7, #2]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	bf14      	ite	ne
 800d3d0:	2301      	movne	r3, #1
 800d3d2:	2300      	moveq	r3, #0
 800d3d4:	b2db      	uxtb	r3, r3
 800d3d6:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[2];

    // Command byte:
    // C1:C0 = 00 (write), AD3:AD0 = reg, D9 = 0, D8 = (value >> 8) & 0x01
    uint8_t command = (reg << 4) | (0x0 << 2) | ((value >> 8) & 0x03);
 800d3d8:	7bfb      	ldrb	r3, [r7, #15]
 800d3da:	011b      	lsls	r3, r3, #4
 800d3dc:	73bb      	strb	r3, [r7, #14]

    cmd[0] = command;          // High byte: command + bits 9:8 of value
 800d3de:	7bbb      	ldrb	r3, [r7, #14]
 800d3e0:	723b      	strb	r3, [r7, #8]
    cmd[1] = value & 0xFF;     // Low byte: D7–D0
 800d3e2:	787b      	ldrb	r3, [r7, #1]
 800d3e4:	727b      	strb	r3, [r7, #9]

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1), cmd, 2, I2C_Delay_Ms);
 800d3e6:	78fb      	ldrb	r3, [r7, #3]
 800d3e8:	b29b      	uxth	r3, r3
 800d3ea:	005b      	lsls	r3, r3, #1
 800d3ec:	b299      	uxth	r1, r3
 800d3ee:	f107 0208 	add.w	r2, r7, #8
 800d3f2:	2364      	movs	r3, #100	@ 0x64
 800d3f4:	9300      	str	r3, [sp, #0]
 800d3f6:	2302      	movs	r3, #2
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f002 fc91 	bl	800fd20 <HAL_I2C_Master_Transmit>
 800d3fe:	4603      	mov	r3, r0
 800d400:	737b      	strb	r3, [r7, #13]
//        char msg[64];
//        snprintf(msg, sizeof(msg), err, dev_addr);
//        HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), I2C_Delay_Ms);
//    }

    return status;
 800d402:	7b7b      	ldrb	r3, [r7, #13]
}
 800d404:	4618      	mov	r0, r3
 800d406:	3710      	adds	r7, #16
 800d408:	46bd      	mov	sp, r7
 800d40a:	bd80      	pop	{r7, pc}

0800d40c <voltageToStep>:

    return HAL_OK;
}

uint8_t voltageToStep(float voltage)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b084      	sub	sp, #16
 800d410:	af00      	add	r7, sp, #0
 800d412:	ed87 0a01 	vstr	s0, [r7, #4]

    // Print the voltage value
//    snprintf(msg, sizeof(msg), "Voltage = %.3f V\r\n", voltage);
//    HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), 1000);

    if (voltage <= V_LOW) return 0;
 800d416:	edd7 7a01 	vldr	s15, [r7, #4]
 800d41a:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800d484 <voltageToStep+0x78>
 800d41e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d426:	d801      	bhi.n	800d42c <voltageToStep+0x20>
 800d428:	2300      	movs	r3, #0
 800d42a:	e027      	b.n	800d47c <voltageToStep+0x70>
    if (voltage >= V_MAX) return MAX_STEP;
 800d42c:	edd7 7a01 	vldr	s15, [r7, #4]
 800d430:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d434:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d43c:	db01      	blt.n	800d442 <voltageToStep+0x36>
 800d43e:	2326      	movs	r3, #38	@ 0x26
 800d440:	e01c      	b.n	800d47c <voltageToStep+0x70>

    float step = MAX_STEP * (voltage - V_LOW) / (V_MAX - V_LOW);
 800d442:	edd7 7a01 	vldr	s15, [r7, #4]
 800d446:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800d484 <voltageToStep+0x78>
 800d44a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d44e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800d488 <voltageToStep+0x7c>
 800d452:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d456:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800d48c <voltageToStep+0x80>
 800d45a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d45e:	edc7 7a03 	vstr	s15, [r7, #12]
    // Print the step value (float)
//    snprintf(msg, sizeof(msg), "Step (float) = %.3f\r\n", step);
 //   HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), 1000);

    // Print the step value (rounded integer)
    uint8_t step_int = (uint8_t)roundf(step);
 800d462:	ed97 0a03 	vldr	s0, [r7, #12]
 800d466:	f00b fd1f 	bl	8018ea8 <roundf>
 800d46a:	eef0 7a40 	vmov.f32	s15, s0
 800d46e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d472:	edc7 7a00 	vstr	s15, [r7]
 800d476:	783b      	ldrb	r3, [r7, #0]
 800d478:	72fb      	strb	r3, [r7, #11]
 //   snprintf(msg, sizeof(msg), "Step (rounded) = %u\r\n", step_int);
//    HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), 1000);

    return step_int;
 800d47a:	7afb      	ldrb	r3, [r7, #11]
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	3710      	adds	r7, #16
 800d480:	46bd      	mov	sp, r7
 800d482:	bd80      	pop	{r7, pc}
 800d484:	3f3851ec 	.word	0x3f3851ec
 800d488:	42180000 	.word	0x42180000
 800d48c:	4088f5c2 	.word	0x4088f5c2

0800d490 <MCP4661_WriteWiper_EEPROM>:
HAL_StatusTypeDef MCP4661_WriteWiper_EEPROM(
    I2C_HandleTypeDef *hi2c,
    uint8_t dev_addr,
    uint8_t wiper_index,
    uint16_t wiper_value)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b086      	sub	sp, #24
 800d494:	af02      	add	r7, sp, #8
 800d496:	6078      	str	r0, [r7, #4]
 800d498:	4608      	mov	r0, r1
 800d49a:	4611      	mov	r1, r2
 800d49c:	461a      	mov	r2, r3
 800d49e:	4603      	mov	r3, r0
 800d4a0:	70fb      	strb	r3, [r7, #3]
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	70bb      	strb	r3, [r7, #2]
 800d4a6:	4613      	mov	r3, r2
 800d4a8:	803b      	strh	r3, [r7, #0]
    uint8_t cmd[2];
 //   char msg[64];
    MCP4661_SetHardwareWriteProtect(GPIOB, GPIO_PIN_5, 1); // Enable for ePot 1
 800d4aa:	2201      	movs	r2, #1
 800d4ac:	2120      	movs	r1, #32
 800d4ae:	481b      	ldr	r0, [pc, #108]	@ (800d51c <MCP4661_WriteWiper_EEPROM+0x8c>)
 800d4b0:	f000 f836 	bl	800d520 <MCP4661_SetHardwareWriteProtect>

    // Limit wiper_value to 9 bits (0–256 for MCP4661)
    wiper_value &= 0x01FF;
 800d4b4:	883b      	ldrh	r3, [r7, #0]
 800d4b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4ba:	803b      	strh	r3, [r7, #0]

    // EEPROM Wiper address: 0x02 (W0), 0x03 (W1)
    uint8_t address = 0x02 + (wiper_index & 0x01);
 800d4bc:	78bb      	ldrb	r3, [r7, #2]
 800d4be:	f003 0301 	and.w	r3, r3, #1
 800d4c2:	b2db      	uxtb	r3, r3
 800d4c4:	3302      	adds	r3, #2
 800d4c6:	73fb      	strb	r3, [r7, #15]

    // Command byte: [AD3:AD0][C1:C0=00][D8]
    cmd[0] = (address << 4) | (0x00 << 2) | ((wiper_value >> 8) & 0x01);
 800d4c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d4cc:	011b      	lsls	r3, r3, #4
 800d4ce:	b25a      	sxtb	r2, r3
 800d4d0:	883b      	ldrh	r3, [r7, #0]
 800d4d2:	0a1b      	lsrs	r3, r3, #8
 800d4d4:	b29b      	uxth	r3, r3
 800d4d6:	b25b      	sxtb	r3, r3
 800d4d8:	f003 0301 	and.w	r3, r3, #1
 800d4dc:	b25b      	sxtb	r3, r3
 800d4de:	4313      	orrs	r3, r2
 800d4e0:	b25b      	sxtb	r3, r3
 800d4e2:	b2db      	uxtb	r3, r3
 800d4e4:	733b      	strb	r3, [r7, #12]
    cmd[1] = wiper_value & 0xFF;
 800d4e6:	883b      	ldrh	r3, [r7, #0]
 800d4e8:	b2db      	uxtb	r3, r3
 800d4ea:	737b      	strb	r3, [r7, #13]

    // Optional: Check/disable WP and WL bits first as needed (see status register docs)

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1), cmd, 2, 1000);
 800d4ec:	78fb      	ldrb	r3, [r7, #3]
 800d4ee:	b29b      	uxth	r3, r3
 800d4f0:	005b      	lsls	r3, r3, #1
 800d4f2:	b299      	uxth	r1, r3
 800d4f4:	f107 020c 	add.w	r2, r7, #12
 800d4f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d4fc:	9300      	str	r3, [sp, #0]
 800d4fe:	2302      	movs	r3, #2
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f002 fc0d 	bl	800fd20 <HAL_I2C_Master_Transmit>
 800d506:	4603      	mov	r3, r0
 800d508:	73bb      	strb	r3, [r7, #14]
//        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 1000);
//        return status;
//    }

    // Delay for EEPROM write cycle (datasheet: tWR = 5–15ms)
    HAL_Delay(15);
 800d50a:	200f      	movs	r0, #15
 800d50c:	f001 fdee 	bl	800f0ec <HAL_Delay>

//    snprintf(msg, sizeof(msg), "EEPROM write OK: Wiper%d = %u\r\n", wiper_index, wiper_value);
//    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 1000);

    return status;
 800d510:	7bbb      	ldrb	r3, [r7, #14]
}
 800d512:	4618      	mov	r0, r3
 800d514:	3710      	adds	r7, #16
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}
 800d51a:	bf00      	nop
 800d51c:	40020400 	.word	0x40020400

0800d520 <MCP4661_SetHardwareWriteProtect>:
 * @param hw_wp_pin   GPIO pin number (e.g., GPIO_PIN_5)
 * @param enable      1 to disable HW WP (set pin HIGH, allows EEPROM writes)
 *                    0 to enable HW WP (set pin LOW, blocks EEPROM writes)
 */
void MCP4661_SetHardwareWriteProtect(GPIO_TypeDef* hw_wp_port, uint16_t hw_wp_pin, uint8_t enable)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b082      	sub	sp, #8
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
 800d528:	460b      	mov	r3, r1
 800d52a:	807b      	strh	r3, [r7, #2]
 800d52c:	4613      	mov	r3, r2
 800d52e:	707b      	strb	r3, [r7, #1]
    // Set HW WP pin: HIGH (GPIO_PIN_SET) disables hardware write protection
    //                LOW  (GPIO_PIN_RESET) enables hardware write protection
    HAL_GPIO_WritePin(hw_wp_port, hw_wp_pin, enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800d530:	787b      	ldrb	r3, [r7, #1]
 800d532:	2b00      	cmp	r3, #0
 800d534:	bf14      	ite	ne
 800d536:	2301      	movne	r3, #1
 800d538:	2300      	moveq	r3, #0
 800d53a:	b2db      	uxtb	r3, r3
 800d53c:	461a      	mov	r2, r3
 800d53e:	887b      	ldrh	r3, [r7, #2]
 800d540:	4619      	mov	r1, r3
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f002 fa3a 	bl	800f9bc <HAL_GPIO_WritePin>
}
 800d548:	bf00      	nop
 800d54a:	3708      	adds	r7, #8
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}

0800d550 <I2C2_Recover>:



void I2C2_Recover(void)
{
 800d550:	b580      	push	{r7, lr}
 800d552:	b088      	sub	sp, #32
 800d554:	af00      	add	r7, sp, #0

	    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d556:	f107 0308 	add.w	r3, r7, #8
 800d55a:	2200      	movs	r2, #0
 800d55c:	601a      	str	r2, [r3, #0]
 800d55e:	605a      	str	r2, [r3, #4]
 800d560:	609a      	str	r2, [r3, #8]
 800d562:	60da      	str	r2, [r3, #12]
 800d564:	611a      	str	r2, [r3, #16]

	    // 1. DeInit I2C to gain control over pins
	    HAL_I2C_DeInit(&hi2c2);
 800d566:	483a      	ldr	r0, [pc, #232]	@ (800d650 <I2C2_Recover+0x100>)
 800d568:	f002 fbaa 	bl	800fcc0 <HAL_I2C_DeInit>

	    // 2. Enable GPIO clocks if not already enabled
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d56c:	2300      	movs	r3, #0
 800d56e:	607b      	str	r3, [r7, #4]
 800d570:	4b38      	ldr	r3, [pc, #224]	@ (800d654 <I2C2_Recover+0x104>)
 800d572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d574:	4a37      	ldr	r2, [pc, #220]	@ (800d654 <I2C2_Recover+0x104>)
 800d576:	f043 0302 	orr.w	r3, r3, #2
 800d57a:	6313      	str	r3, [r2, #48]	@ 0x30
 800d57c:	4b35      	ldr	r3, [pc, #212]	@ (800d654 <I2C2_Recover+0x104>)
 800d57e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d580:	f003 0302 	and.w	r3, r3, #2
 800d584:	607b      	str	r3, [r7, #4]
 800d586:	687b      	ldr	r3, [r7, #4]

	    // 3. Configure SCL and SDA as GPIO Output Open Drain
	    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800d588:	2311      	movs	r3, #17
 800d58a:	60fb      	str	r3, [r7, #12]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d58c:	2300      	movs	r3, #0
 800d58e:	613b      	str	r3, [r7, #16]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d590:	2302      	movs	r3, #2
 800d592:	617b      	str	r3, [r7, #20]

	    GPIO_InitStruct.Pin = I2C2_SCL_PIN;
 800d594:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d598:	60bb      	str	r3, [r7, #8]
	    HAL_GPIO_Init(I2C2_SCL_PORT, &GPIO_InitStruct);
 800d59a:	f107 0308 	add.w	r3, r7, #8
 800d59e:	4619      	mov	r1, r3
 800d5a0:	482d      	ldr	r0, [pc, #180]	@ (800d658 <I2C2_Recover+0x108>)
 800d5a2:	f001 ff6b 	bl	800f47c <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = I2C2_SDA_PIN;
 800d5a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d5aa:	60bb      	str	r3, [r7, #8]
	    HAL_GPIO_Init(I2C2_SDA_PORT, &GPIO_InitStruct);
 800d5ac:	f107 0308 	add.w	r3, r7, #8
 800d5b0:	4619      	mov	r1, r3
 800d5b2:	482a      	ldr	r0, [pc, #168]	@ (800d65c <I2C2_Recover+0x10c>)
 800d5b4:	f001 ff62 	bl	800f47c <HAL_GPIO_Init>

	    // 4. Manually clock SCL to free SDA if stuck
	    for (int i = 0; i < 9; i++) {
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	61fb      	str	r3, [r7, #28]
 800d5bc:	e014      	b.n	800d5e8 <I2C2_Recover+0x98>
	        HAL_GPIO_WritePin(I2C2_SCL_PORT, I2C2_SCL_PIN, GPIO_PIN_SET);
 800d5be:	2201      	movs	r2, #1
 800d5c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d5c4:	4824      	ldr	r0, [pc, #144]	@ (800d658 <I2C2_Recover+0x108>)
 800d5c6:	f002 f9f9 	bl	800f9bc <HAL_GPIO_WritePin>
	        HAL_Delay(1);
 800d5ca:	2001      	movs	r0, #1
 800d5cc:	f001 fd8e 	bl	800f0ec <HAL_Delay>
	        HAL_GPIO_WritePin(I2C2_SCL_PORT, I2C2_SCL_PIN, GPIO_PIN_RESET);
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d5d6:	4820      	ldr	r0, [pc, #128]	@ (800d658 <I2C2_Recover+0x108>)
 800d5d8:	f002 f9f0 	bl	800f9bc <HAL_GPIO_WritePin>
	        HAL_Delay(1);
 800d5dc:	2001      	movs	r0, #1
 800d5de:	f001 fd85 	bl	800f0ec <HAL_Delay>
	    for (int i = 0; i < 9; i++) {
 800d5e2:	69fb      	ldr	r3, [r7, #28]
 800d5e4:	3301      	adds	r3, #1
 800d5e6:	61fb      	str	r3, [r7, #28]
 800d5e8:	69fb      	ldr	r3, [r7, #28]
 800d5ea:	2b08      	cmp	r3, #8
 800d5ec:	dde7      	ble.n	800d5be <I2C2_Recover+0x6e>
	    }

	    // 5. Generate manual STOP
	    HAL_GPIO_WritePin(I2C2_SDA_PORT, I2C2_SDA_PIN, GPIO_PIN_RESET);
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d5f4:	4819      	ldr	r0, [pc, #100]	@ (800d65c <I2C2_Recover+0x10c>)
 800d5f6:	f002 f9e1 	bl	800f9bc <HAL_GPIO_WritePin>
	    HAL_Delay(1);
 800d5fa:	2001      	movs	r0, #1
 800d5fc:	f001 fd76 	bl	800f0ec <HAL_Delay>
	    HAL_GPIO_WritePin(I2C2_SCL_PORT, I2C2_SCL_PIN, GPIO_PIN_SET);
 800d600:	2201      	movs	r2, #1
 800d602:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d606:	4814      	ldr	r0, [pc, #80]	@ (800d658 <I2C2_Recover+0x108>)
 800d608:	f002 f9d8 	bl	800f9bc <HAL_GPIO_WritePin>
	    HAL_Delay(1);
 800d60c:	2001      	movs	r0, #1
 800d60e:	f001 fd6d 	bl	800f0ec <HAL_Delay>
	    HAL_GPIO_WritePin(I2C2_SDA_PORT, I2C2_SDA_PIN, GPIO_PIN_SET);
 800d612:	2201      	movs	r2, #1
 800d614:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d618:	4810      	ldr	r0, [pc, #64]	@ (800d65c <I2C2_Recover+0x10c>)
 800d61a:	f002 f9cf 	bl	800f9bc <HAL_GPIO_WritePin>
	    HAL_Delay(1);
 800d61e:	2001      	movs	r0, #1
 800d620:	f001 fd64 	bl	800f0ec <HAL_Delay>

	    // 6. Reset I2C2 peripheral
	    __HAL_RCC_I2C2_FORCE_RESET();
 800d624:	4b0b      	ldr	r3, [pc, #44]	@ (800d654 <I2C2_Recover+0x104>)
 800d626:	6a1b      	ldr	r3, [r3, #32]
 800d628:	4a0a      	ldr	r2, [pc, #40]	@ (800d654 <I2C2_Recover+0x104>)
 800d62a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d62e:	6213      	str	r3, [r2, #32]
	    HAL_Delay(2);
 800d630:	2002      	movs	r0, #2
 800d632:	f001 fd5b 	bl	800f0ec <HAL_Delay>
	    __HAL_RCC_I2C2_RELEASE_RESET();
 800d636:	4b07      	ldr	r3, [pc, #28]	@ (800d654 <I2C2_Recover+0x104>)
 800d638:	6a1b      	ldr	r3, [r3, #32]
 800d63a:	4a06      	ldr	r2, [pc, #24]	@ (800d654 <I2C2_Recover+0x104>)
 800d63c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800d640:	6213      	str	r3, [r2, #32]

	    // 7. Reconfigure pins back to I2C mode and reinit peripheral
	    MX_I2C2_Init();  // Must be CubeMX-generated function
 800d642:	f7ff fcb3 	bl	800cfac <MX_I2C2_Init>

}
 800d646:	bf00      	nop
 800d648:	3720      	adds	r7, #32
 800d64a:	46bd      	mov	sp, r7
 800d64c:	bd80      	pop	{r7, pc}
 800d64e:	bf00      	nop
 800d650:	20000574 	.word	0x20000574
 800d654:	40023800 	.word	0x40023800
 800d658:	40020400 	.word	0x40020400
 800d65c:	40020800 	.word	0x40020800

0800d660 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d664:	f001 fcd0 	bl	800f008 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d668:	f000 f90a 	bl	800d880 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d66c:	f7ff fb58 	bl	800cd20 <MX_GPIO_Init>
  MX_I2C2_Init();
 800d670:	f7ff fc9c 	bl	800cfac <MX_I2C2_Init>
  MX_TIM5_Init();
 800d674:	f000 fca2 	bl	800dfbc <MX_TIM5_Init>
  MX_TIM9_Init();
 800d678:	f000 fd16 	bl	800e0a8 <MX_TIM9_Init>
  MX_TIM10_Init();
 800d67c:	f000 fd76 	bl	800e16c <MX_TIM10_Init>
  MX_TIM11_Init();
 800d680:	f000 fdc2 	bl	800e208 <MX_TIM11_Init>
  MX_TIM12_Init();
 800d684:	f000 fe0e 	bl	800e2a4 <MX_TIM12_Init>
  MX_TIM13_Init();
 800d688:	f000 fe7a 	bl	800e380 <MX_TIM13_Init>
  MX_UART4_Init();
 800d68c:	f001 f9ec 	bl	800ea68 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800d690:	f001 fa14 	bl	800eabc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800d694:	f001 fa3c 	bl	800eb10 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 800d698:	f000 fc42 	bl	800df20 <MX_TIM4_Init>
  MX_TIM3_Init();
 800d69c:	f000 fbea 	bl	800de74 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800d6a0:	2201      	movs	r2, #1
 800d6a2:	2110      	movs	r1, #16
 800d6a4:	4867      	ldr	r0, [pc, #412]	@ (800d844 <main+0x1e4>)
 800d6a6:	f002 f989 	bl	800f9bc <HAL_GPIO_WritePin>
	Rising_Edge(VL_EXLED_GATE);
 800d6aa:	4b67      	ldr	r3, [pc, #412]	@ (800d848 <main+0x1e8>)
 800d6ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d6b0:	f001 fc3a 	bl	800ef28 <Rising_Edge>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	2102      	movs	r1, #2
 800d6b8:	4862      	ldr	r0, [pc, #392]	@ (800d844 <main+0x1e4>)
 800d6ba:	f002 f97f 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_RESET);
 800d6be:	2200      	movs	r2, #0
 800d6c0:	2104      	movs	r1, #4
 800d6c2:	4860      	ldr	r0, [pc, #384]	@ (800d844 <main+0x1e4>)
 800d6c4:	f002 f97a 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_RESET);
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	2108      	movs	r1, #8
 800d6cc:	485d      	ldr	r0, [pc, #372]	@ (800d844 <main+0x1e4>)
 800d6ce:	f002 f975 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_RESET);
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d6d8:	485c      	ldr	r0, [pc, #368]	@ (800d84c <main+0x1ec>)
 800d6da:	f002 f96f 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_8,GPIO_PIN_RESET);
 800d6de:	2200      	movs	r2, #0
 800d6e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d6e4:	4859      	ldr	r0, [pc, #356]	@ (800d84c <main+0x1ec>)
 800d6e6:	f002 f969 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_7,GPIO_PIN_RESET);
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	2180      	movs	r1, #128	@ 0x80
 800d6ee:	4857      	ldr	r0, [pc, #348]	@ (800d84c <main+0x1ec>)
 800d6f0:	f002 f964 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	2102      	movs	r1, #2
 800d6f8:	4855      	ldr	r0, [pc, #340]	@ (800d850 <main+0x1f0>)
 800d6fa:	f002 f95f 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,GPIO_PIN_RESET);
 800d6fe:	2200      	movs	r2, #0
 800d700:	2101      	movs	r1, #1
 800d702:	4853      	ldr	r0, [pc, #332]	@ (800d850 <main+0x1f0>)
 800d704:	f002 f95a 	bl	800f9bc <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_12,GPIO_PIN_RESET);
 800d708:	2200      	movs	r2, #0
 800d70a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d70e:	484f      	ldr	r0, [pc, #316]	@ (800d84c <main+0x1ec>)
 800d710:	f002 f954 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_11,GPIO_PIN_RESET);
 800d714:	2200      	movs	r2, #0
 800d716:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800d71a:	484c      	ldr	r0, [pc, #304]	@ (800d84c <main+0x1ec>)
 800d71c:	f002 f94e 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,GPIO_PIN_RESET);
 800d720:	2200      	movs	r2, #0
 800d722:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d726:	4849      	ldr	r0, [pc, #292]	@ (800d84c <main+0x1ec>)
 800d728:	f002 f948 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_13,GPIO_PIN_RESET);
 800d72c:	2200      	movs	r2, #0
 800d72e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800d732:	4846      	ldr	r0, [pc, #280]	@ (800d84c <main+0x1ec>)
 800d734:	f002 f942 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,GPIO_PIN_RESET);
 800d738:	2200      	movs	r2, #0
 800d73a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d73e:	4843      	ldr	r0, [pc, #268]	@ (800d84c <main+0x1ec>)
 800d740:	f002 f93c 	bl	800f9bc <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_5,GPIO_PIN_RESET);
 800d744:	2200      	movs	r2, #0
 800d746:	2120      	movs	r1, #32
 800d748:	483e      	ldr	r0, [pc, #248]	@ (800d844 <main+0x1e4>)
 800d74a:	f002 f937 	bl	800f9bc <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 800d74e:	2200      	movs	r2, #0
 800d750:	2180      	movs	r1, #128	@ 0x80
 800d752:	4840      	ldr	r0, [pc, #256]	@ (800d854 <main+0x1f4>)
 800d754:	f002 f932 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,GPIO_PIN_RESET);
 800d758:	2200      	movs	r2, #0
 800d75a:	2140      	movs	r1, #64	@ 0x40
 800d75c:	483d      	ldr	r0, [pc, #244]	@ (800d854 <main+0x1f4>)
 800d75e:	f002 f92d 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 800d762:	2200      	movs	r2, #0
 800d764:	2120      	movs	r1, #32
 800d766:	483b      	ldr	r0, [pc, #236]	@ (800d854 <main+0x1f4>)
 800d768:	f002 f928 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 800d76c:	2200      	movs	r2, #0
 800d76e:	2110      	movs	r1, #16
 800d770:	4838      	ldr	r0, [pc, #224]	@ (800d854 <main+0x1f4>)
 800d772:	f002 f923 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_3,GPIO_PIN_RESET);
 800d776:	2200      	movs	r2, #0
 800d778:	2108      	movs	r1, #8
 800d77a:	4836      	ldr	r0, [pc, #216]	@ (800d854 <main+0x1f4>)
 800d77c:	f002 f91e 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_RESET);
 800d780:	2200      	movs	r2, #0
 800d782:	2101      	movs	r1, #1
 800d784:	4833      	ldr	r0, [pc, #204]	@ (800d854 <main+0x1f4>)
 800d786:	f002 f919 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,GPIO_PIN_RESET);// for epot 1 -write protect
 800d78a:	2200      	movs	r2, #0
 800d78c:	2120      	movs	r1, #32
 800d78e:	4830      	ldr	r0, [pc, #192]	@ (800d850 <main+0x1f0>)
 800d790:	f002 f914 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_RESET);// for epot 2- write protect
 800d794:	2200      	movs	r2, #0
 800d796:	2110      	movs	r1, #16
 800d798:	482d      	ldr	r0, [pc, #180]	@ (800d850 <main+0x1f0>)
 800d79a:	f002 f90f 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6,GPIO_PIN_RESET);// for epot 3- write protect
 800d79e:	2200      	movs	r2, #0
 800d7a0:	2140      	movs	r1, #64	@ 0x40
 800d7a2:	482d      	ldr	r0, [pc, #180]	@ (800d858 <main+0x1f8>)
 800d7a4:	f002 f90a 	bl	800f9bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,GPIO_PIN_RESET);// for epot 4- write protect
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	2120      	movs	r1, #32
 800d7ac:	482a      	ldr	r0, [pc, #168]	@ (800d858 <main+0x1f8>)
 800d7ae:	f002 f905 	bl	800f9bc <HAL_GPIO_WritePin>
	Rising_Edge(P1_P4_GATE);
 800d7b2:	4b2a      	ldr	r3, [pc, #168]	@ (800d85c <main+0x1fc>)
 800d7b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d7b8:	f001 fbb6 	bl	800ef28 <Rising_Edge>
	Rising_Edge(P5_P7_GATE);
 800d7bc:	4b28      	ldr	r3, [pc, #160]	@ (800d860 <main+0x200>)
 800d7be:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d7c2:	f001 fbb1 	bl	800ef28 <Rising_Edge>
	Rising_Edge(VL_EXLED_GATE);
 800d7c6:	4b20      	ldr	r3, [pc, #128]	@ (800d848 <main+0x1e8>)
 800d7c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d7cc:	f001 fbac 	bl	800ef28 <Rising_Edge>

	Syringe_Motor_Dis;   //if it is enabled, the 2.5 ml keyto syring will produce humming noise
 800d7d0:	2201      	movs	r2, #1
 800d7d2:	2101      	movs	r1, #1
 800d7d4:	481d      	ldr	r0, [pc, #116]	@ (800d84c <main+0x1ec>)
 800d7d6:	f002 f8f1 	bl	800f9bc <HAL_GPIO_WritePin>





	HAL_UART_Transmit(&huart3, (uint8_t *)"PLexMAT 4  V1.0\n",strlen("PLexMAT 4  V1.0\n"), 100);
 800d7da:	2364      	movs	r3, #100	@ 0x64
 800d7dc:	2210      	movs	r2, #16
 800d7de:	4921      	ldr	r1, [pc, #132]	@ (800d864 <main+0x204>)
 800d7e0:	4821      	ldr	r0, [pc, #132]	@ (800d868 <main+0x208>)
 800d7e2:	f005 fa6f 	bl	8012cc4 <HAL_UART_Transmit>
	// Start UART reception (1 byte at a time)
	HAL_UART_Receive_IT(&huart3, &rxByte, 1);
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	4920      	ldr	r1, [pc, #128]	@ (800d86c <main+0x20c>)
 800d7ea:	481f      	ldr	r0, [pc, #124]	@ (800d868 <main+0x208>)
 800d7ec:	f005 faf5 	bl	8012dda <HAL_UART_Receive_IT>
	// Start TIM2 Input Capture with interrupt on channel 1
	//HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);

// Make Z Home -during power up

	 LED_Off(RedLED);
 800d7f0:	4b1f      	ldr	r3, [pc, #124]	@ (800d870 <main+0x210>)
 800d7f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d7f6:	f001 fb87 	bl	800ef08 <LED_Off>
	 Rising_Edge(VL_EXLED_GATE);
 800d7fa:	4b13      	ldr	r3, [pc, #76]	@ (800d848 <main+0x1e8>)
 800d7fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d800:	f001 fb92 	bl	800ef28 <Rising_Edge>
	 LED_Off(YellowLED);
 800d804:	4b1b      	ldr	r3, [pc, #108]	@ (800d874 <main+0x214>)
 800d806:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d80a:	f001 fb7d 	bl	800ef08 <LED_Off>
	 Rising_Edge(VL_EXLED_GATE);
 800d80e:	4b0e      	ldr	r3, [pc, #56]	@ (800d848 <main+0x1e8>)
 800d810:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d814:	f001 fb88 	bl	800ef28 <Rising_Edge>
	 LED_On(GreenLED);
 800d818:	4b17      	ldr	r3, [pc, #92]	@ (800d878 <main+0x218>)
 800d81a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d81e:	f001 fb63 	bl	800eee8 <LED_On>
	 Rising_Edge(VL_EXLED_GATE);
 800d822:	4b09      	ldr	r3, [pc, #36]	@ (800d848 <main+0x1e8>)
 800d824:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d828:	f001 fb7e 	bl	800ef28 <Rising_Edge>
	 HAL_Delay(10);
 800d82c:	200a      	movs	r0, #10
 800d82e:	f001 fc5d 	bl	800f0ec <HAL_Delay>
	// Initialize last capture tick to current tick
//	last_capture_tick = HAL_GetTick();

		last_capture_tick = HAL_GetTick();
 800d832:	f001 fc4f 	bl	800f0d4 <HAL_GetTick>
 800d836:	4603      	mov	r3, r0
 800d838:	4a10      	ldr	r2, [pc, #64]	@ (800d87c <main+0x21c>)
 800d83a:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Start_Process();
 800d83c:	f7fd f85a 	bl	800a8f4 <Start_Process>
 800d840:	e7fc      	b.n	800d83c <main+0x1dc>
 800d842:	bf00      	nop
 800d844:	40020800 	.word	0x40020800
 800d848:	20000268 	.word	0x20000268
 800d84c:	40021000 	.word	0x40021000
 800d850:	40020400 	.word	0x40020400
 800d854:	40020000 	.word	0x40020000
 800d858:	40020c00 	.word	0x40020c00
 800d85c:	20000258 	.word	0x20000258
 800d860:	20000260 	.word	0x20000260
 800d864:	0801913c 	.word	0x0801913c
 800d868:	200008a8 	.word	0x200008a8
 800d86c:	200004f4 	.word	0x200004f4
 800d870:	200002d0 	.word	0x200002d0
 800d874:	200002d8 	.word	0x200002d8
 800d878:	200002c8 	.word	0x200002c8
 800d87c:	20000570 	.word	0x20000570

0800d880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b094      	sub	sp, #80	@ 0x50
 800d884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d886:	f107 031c 	add.w	r3, r7, #28
 800d88a:	2234      	movs	r2, #52	@ 0x34
 800d88c:	2100      	movs	r1, #0
 800d88e:	4618      	mov	r0, r3
 800d890:	f007 fc4a 	bl	8015128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d894:	f107 0308 	add.w	r3, r7, #8
 800d898:	2200      	movs	r2, #0
 800d89a:	601a      	str	r2, [r3, #0]
 800d89c:	605a      	str	r2, [r3, #4]
 800d89e:	609a      	str	r2, [r3, #8]
 800d8a0:	60da      	str	r2, [r3, #12]
 800d8a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	607b      	str	r3, [r7, #4]
 800d8a8:	4b29      	ldr	r3, [pc, #164]	@ (800d950 <SystemClock_Config+0xd0>)
 800d8aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ac:	4a28      	ldr	r2, [pc, #160]	@ (800d950 <SystemClock_Config+0xd0>)
 800d8ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d8b2:	6413      	str	r3, [r2, #64]	@ 0x40
 800d8b4:	4b26      	ldr	r3, [pc, #152]	@ (800d950 <SystemClock_Config+0xd0>)
 800d8b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d8bc:	607b      	str	r3, [r7, #4]
 800d8be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	603b      	str	r3, [r7, #0]
 800d8c4:	4b23      	ldr	r3, [pc, #140]	@ (800d954 <SystemClock_Config+0xd4>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800d8cc:	4a21      	ldr	r2, [pc, #132]	@ (800d954 <SystemClock_Config+0xd4>)
 800d8ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d8d2:	6013      	str	r3, [r2, #0]
 800d8d4:	4b1f      	ldr	r3, [pc, #124]	@ (800d954 <SystemClock_Config+0xd4>)
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d8dc:	603b      	str	r3, [r7, #0]
 800d8de:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800d8e0:	2302      	movs	r3, #2
 800d8e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800d8e8:	2310      	movs	r3, #16
 800d8ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d8ec:	2302      	movs	r3, #2
 800d8ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800d8f4:	2308      	movs	r3, #8
 800d8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 800d8f8:	2354      	movs	r3, #84	@ 0x54
 800d8fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d8fc:	2302      	movs	r3, #2
 800d8fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800d900:	2302      	movs	r3, #2
 800d902:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800d904:	2302      	movs	r3, #2
 800d906:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d908:	f107 031c 	add.w	r3, r7, #28
 800d90c:	4618      	mov	r0, r3
 800d90e:	f003 fcaf 	bl	8011270 <HAL_RCC_OscConfig>
 800d912:	4603      	mov	r3, r0
 800d914:	2b00      	cmp	r3, #0
 800d916:	d001      	beq.n	800d91c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800d918:	f000 f81e 	bl	800d958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d91c:	230f      	movs	r3, #15
 800d91e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d920:	2302      	movs	r3, #2
 800d922:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d924:	2300      	movs	r3, #0
 800d926:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800d928:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d92c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800d92e:	2300      	movs	r3, #0
 800d930:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800d932:	f107 0308 	add.w	r3, r7, #8
 800d936:	2102      	movs	r1, #2
 800d938:	4618      	mov	r0, r3
 800d93a:	f003 f9d5 	bl	8010ce8 <HAL_RCC_ClockConfig>
 800d93e:	4603      	mov	r3, r0
 800d940:	2b00      	cmp	r3, #0
 800d942:	d001      	beq.n	800d948 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800d944:	f000 f808 	bl	800d958 <Error_Handler>
  }
}
 800d948:	bf00      	nop
 800d94a:	3750      	adds	r7, #80	@ 0x50
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}
 800d950:	40023800 	.word	0x40023800
 800d954:	40007000 	.word	0x40007000

0800d958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d958:	b480      	push	{r7}
 800d95a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d95c:	b672      	cpsid	i
}
 800d95e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d960:	bf00      	nop
 800d962:	e7fd      	b.n	800d960 <Error_Handler+0x8>

0800d964 <Pump_On>:
 */

#include "pump.h"

void Pump_On(Pump* pump, PumpDirection direction)
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b082      	sub	sp, #8
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
 800d96c:	460b      	mov	r3, r1
 800d96e:	70fb      	strb	r3, [r7, #3]
    if (direction == CLOCKWISE) {
 800d970:	78fb      	ldrb	r3, [r7, #3]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d110      	bne.n	800d998 <Pump_On+0x34>
        HAL_GPIO_WritePin(pump->pin1_port, pump->pin1, GPIO_PIN_SET);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	6818      	ldr	r0, [r3, #0]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	889b      	ldrh	r3, [r3, #4]
 800d97e:	2201      	movs	r2, #1
 800d980:	4619      	mov	r1, r3
 800d982:	f002 f81b 	bl	800f9bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(pump->pin2_port, pump->pin2, GPIO_PIN_RESET);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6898      	ldr	r0, [r3, #8]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	899b      	ldrh	r3, [r3, #12]
 800d98e:	2200      	movs	r2, #0
 800d990:	4619      	mov	r1, r3
 800d992:	f002 f813 	bl	800f9bc <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(pump->pin1_port, pump->pin1, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(pump->pin2_port, pump->pin2, GPIO_PIN_SET);
    }
}
 800d996:	e00f      	b.n	800d9b8 <Pump_On+0x54>
        HAL_GPIO_WritePin(pump->pin1_port, pump->pin1, GPIO_PIN_RESET);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	6818      	ldr	r0, [r3, #0]
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	889b      	ldrh	r3, [r3, #4]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	4619      	mov	r1, r3
 800d9a4:	f002 f80a 	bl	800f9bc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(pump->pin2_port, pump->pin2, GPIO_PIN_SET);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6898      	ldr	r0, [r3, #8]
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	899b      	ldrh	r3, [r3, #12]
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	4619      	mov	r1, r3
 800d9b4:	f002 f802 	bl	800f9bc <HAL_GPIO_WritePin>
}
 800d9b8:	bf00      	nop
 800d9ba:	3708      	adds	r7, #8
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}

0800d9c0 <Pump_Off>:


void Pump_Off(Pump* pump)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b082      	sub	sp, #8
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(pump->pin1_port, pump->pin1, GPIO_PIN_RESET);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6818      	ldr	r0, [r3, #0]
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	889b      	ldrh	r3, [r3, #4]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	4619      	mov	r1, r3
 800d9d4:	f001 fff2 	bl	800f9bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(pump->pin2_port, pump->pin2, GPIO_PIN_RESET);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6898      	ldr	r0, [r3, #8]
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	899b      	ldrh	r3, [r3, #12]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	4619      	mov	r1, r3
 800d9e4:	f001 ffea 	bl	800f9bc <HAL_GPIO_WritePin>
}
 800d9e8:	bf00      	nop
 800d9ea:	3708      	adds	r7, #8
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}

0800d9f0 <WashOrUniversal_Buffer_Pump_Function>:



void WashOrUniversal_Buffer_Pump_Function(unsigned int volume)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b082      	sub	sp, #8
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
	Pump_On(&WashandUniversalBuffer_Pump,CLOCKWISE);
 800d9f8:	2100      	movs	r1, #0
 800d9fa:	4819      	ldr	r0, [pc, #100]	@ (800da60 <WashOrUniversal_Buffer_Pump_Function+0x70>)
 800d9fc:	f7ff ffb2 	bl	800d964 <Pump_On>
	Rising_Edge(P1_P4_GATE);
 800da00:	4b18      	ldr	r3, [pc, #96]	@ (800da64 <WashOrUniversal_Buffer_Pump_Function+0x74>)
 800da02:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da06:	f001 fa8f 	bl	800ef28 <Rising_Edge>
	delay_ms(volume);
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f001 f99c 	bl	800ed48 <delay_ms>
	Pump_Off(&WashandUniversalBuffer_Pump);
 800da10:	4813      	ldr	r0, [pc, #76]	@ (800da60 <WashOrUniversal_Buffer_Pump_Function+0x70>)
 800da12:	f7ff ffd5 	bl	800d9c0 <Pump_Off>
	Rising_Edge(P1_P4_GATE);
 800da16:	4b13      	ldr	r3, [pc, #76]	@ (800da64 <WashOrUniversal_Buffer_Pump_Function+0x74>)
 800da18:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da1c:	f001 fa84 	bl	800ef28 <Rising_Edge>
	HAL_Delay(1000);
 800da20:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800da24:	f001 fb62 	bl	800f0ec <HAL_Delay>
	Pump_On(&WashandUniversalBuffer_Pump,ANTICLOCKWISE);
 800da28:	2101      	movs	r1, #1
 800da2a:	480d      	ldr	r0, [pc, #52]	@ (800da60 <WashOrUniversal_Buffer_Pump_Function+0x70>)
 800da2c:	f7ff ff9a 	bl	800d964 <Pump_On>
	Rising_Edge(P1_P4_GATE);
 800da30:	4b0c      	ldr	r3, [pc, #48]	@ (800da64 <WashOrUniversal_Buffer_Pump_Function+0x74>)
 800da32:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da36:	f001 fa77 	bl	800ef28 <Rising_Edge>
	delay_ms(PUMP_REVERSE_COUNT);
 800da3a:	2064      	movs	r0, #100	@ 0x64
 800da3c:	f001 f984 	bl	800ed48 <delay_ms>
	Pump_Off(&WashandUniversalBuffer_Pump);
 800da40:	4807      	ldr	r0, [pc, #28]	@ (800da60 <WashOrUniversal_Buffer_Pump_Function+0x70>)
 800da42:	f7ff ffbd 	bl	800d9c0 <Pump_Off>
	Rising_Edge(P1_P4_GATE);
 800da46:	4b07      	ldr	r3, [pc, #28]	@ (800da64 <WashOrUniversal_Buffer_Pump_Function+0x74>)
 800da48:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da4c:	f001 fa6c 	bl	800ef28 <Rising_Edge>
	HAL_Delay(300);
 800da50:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800da54:	f001 fb4a 	bl	800f0ec <HAL_Delay>
}
 800da58:	bf00      	nop
 800da5a:	3708      	adds	r7, #8
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}
 800da60:	20000228 	.word	0x20000228
 800da64:	20000258 	.word	0x20000258

0800da68 <Waste_Pump_Function>:

void Waste_Pump_Function(unsigned int volume)
{
 800da68:	b580      	push	{r7, lr}
 800da6a:	b082      	sub	sp, #8
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]
	Valve_On(Waste_Outlet);
 800da70:	4b16      	ldr	r3, [pc, #88]	@ (800dacc <Waste_Pump_Function+0x64>)
 800da72:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da76:	f001 fa17 	bl	800eea8 <Valve_On>
	HAL_Delay(300);
 800da7a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800da7e:	f001 fb35 	bl	800f0ec <HAL_Delay>
	Pump_On(&Waste_RemovalPump,CLOCKWISE);
 800da82:	2100      	movs	r1, #0
 800da84:	4812      	ldr	r0, [pc, #72]	@ (800dad0 <Waste_Pump_Function+0x68>)
 800da86:	f7ff ff6d 	bl	800d964 <Pump_On>
	Rising_Edge(P1_P4_GATE);
 800da8a:	4b12      	ldr	r3, [pc, #72]	@ (800dad4 <Waste_Pump_Function+0x6c>)
 800da8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da90:	f001 fa4a 	bl	800ef28 <Rising_Edge>
	HAL_Delay(volume);
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	f001 fb29 	bl	800f0ec <HAL_Delay>
	Pump_Off(&Waste_RemovalPump);
 800da9a:	480d      	ldr	r0, [pc, #52]	@ (800dad0 <Waste_Pump_Function+0x68>)
 800da9c:	f7ff ff90 	bl	800d9c0 <Pump_Off>
	Rising_Edge(P1_P4_GATE);
 800daa0:	4b0c      	ldr	r3, [pc, #48]	@ (800dad4 <Waste_Pump_Function+0x6c>)
 800daa2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800daa6:	f001 fa3f 	bl	800ef28 <Rising_Edge>
	HAL_Delay(300);
 800daaa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800daae:	f001 fb1d 	bl	800f0ec <HAL_Delay>
	Valve_Off(Waste_Outlet);
 800dab2:	4b06      	ldr	r3, [pc, #24]	@ (800dacc <Waste_Pump_Function+0x64>)
 800dab4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800dab8:	f001 fa06 	bl	800eec8 <Valve_Off>
	HAL_Delay(100);
 800dabc:	2064      	movs	r0, #100	@ 0x64
 800dabe:	f001 fb15 	bl	800f0ec <HAL_Delay>

}
 800dac2:	bf00      	nop
 800dac4:	3708      	adds	r7, #8
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}
 800daca:	bf00      	nop
 800dacc:	20000250 	.word	0x20000250
 800dad0:	20000238 	.word	0x20000238
 800dad4:	20000258 	.word	0x20000258

0800dad8 <Sensor_Read>:
 *  Created on: May 9, 2025
 *      Author: RAGHUL
 */
#include"sensors.h"

uint8_t Sensor_Read(Sensor sensor) {
 800dad8:	b580      	push	{r7, lr}
 800dada:	b082      	sub	sp, #8
 800dadc:	af00      	add	r7, sp, #0
 800dade:	463b      	mov	r3, r7
 800dae0:	e883 0003 	stmia.w	r3, {r0, r1}
    return (!HAL_GPIO_ReadPin(sensor.port, sensor.pin)); //inverted the output because we want 1 when interuupted. To change at all instance we changed here
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	88ba      	ldrh	r2, [r7, #4]
 800dae8:	4611      	mov	r1, r2
 800daea:	4618      	mov	r0, r3
 800daec:	f001 ff4e 	bl	800f98c <HAL_GPIO_ReadPin>
 800daf0:	4603      	mov	r3, r0
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	bf0c      	ite	eq
 800daf6:	2301      	moveq	r3, #1
 800daf8:	2300      	movne	r3, #0
 800dafa:	b2db      	uxtb	r3, r3
}
 800dafc:	4618      	mov	r0, r3
 800dafe:	3708      	adds	r7, #8
 800db00:	46bd      	mov	sp, r7
 800db02:	bd80      	pop	{r7, pc}

0800db04 <Liquid_Sensor_Check>:

void Liquid_Sensor_Check(uint8_t sensor_no)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b082      	sub	sp, #8
 800db08:	af00      	add	r7, sp, #0
 800db0a:	4603      	mov	r3, r0
 800db0c:	71fb      	strb	r3, [r7, #7]

    switch (sensor_no)
 800db0e:	79fb      	ldrb	r3, [r7, #7]
 800db10:	2b01      	cmp	r3, #1
 800db12:	d002      	beq.n	800db1a <Liquid_Sensor_Check+0x16>
 800db14:	2b02      	cmp	r3, #2
 800db16:	d00c      	beq.n	800db32 <Liquid_Sensor_Check+0x2e>
               	  if(Sensor_Read(DI_Water_Sensor)==0)  putchr('M');
                   break;

        default:

            return;
 800db18:	e01a      	b.n	800db50 <Liquid_Sensor_Check+0x4c>
                if(Sensor_Read(WashOrUniversal_Buffer_Sensor)==0)  putchr('M');
 800db1a:	4b0f      	ldr	r3, [pc, #60]	@ (800db58 <Liquid_Sensor_Check+0x54>)
 800db1c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800db20:	f7ff ffda 	bl	800dad8 <Sensor_Read>
 800db24:	4603      	mov	r3, r0
 800db26:	2b00      	cmp	r3, #0
 800db28:	d10f      	bne.n	800db4a <Liquid_Sensor_Check+0x46>
 800db2a:	204d      	movs	r0, #77	@ 0x4d
 800db2c:	f001 f8e0 	bl	800ecf0 <putchr>
                 break;
 800db30:	e00b      	b.n	800db4a <Liquid_Sensor_Check+0x46>
               	  if(Sensor_Read(DI_Water_Sensor)==0)  putchr('M');
 800db32:	4b0a      	ldr	r3, [pc, #40]	@ (800db5c <Liquid_Sensor_Check+0x58>)
 800db34:	e893 0003 	ldmia.w	r3, {r0, r1}
 800db38:	f7ff ffce 	bl	800dad8 <Sensor_Read>
 800db3c:	4603      	mov	r3, r0
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d105      	bne.n	800db4e <Liquid_Sensor_Check+0x4a>
 800db42:	204d      	movs	r0, #77	@ 0x4d
 800db44:	f001 f8d4 	bl	800ecf0 <putchr>
                   break;
 800db48:	e001      	b.n	800db4e <Liquid_Sensor_Check+0x4a>
                 break;
 800db4a:	bf00      	nop
 800db4c:	e000      	b.n	800db50 <Liquid_Sensor_Check+0x4c>
                   break;
 800db4e:	bf00      	nop
    }
}
 800db50:	3708      	adds	r7, #8
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}
 800db56:	bf00      	nop
 800db58:	200002b8 	.word	0x200002b8
 800db5c:	200002c0 	.word	0x200002c0

0800db60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800db60:	b480      	push	{r7}
 800db62:	b083      	sub	sp, #12
 800db64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800db66:	2300      	movs	r3, #0
 800db68:	607b      	str	r3, [r7, #4]
 800db6a:	4b10      	ldr	r3, [pc, #64]	@ (800dbac <HAL_MspInit+0x4c>)
 800db6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db6e:	4a0f      	ldr	r2, [pc, #60]	@ (800dbac <HAL_MspInit+0x4c>)
 800db70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800db74:	6453      	str	r3, [r2, #68]	@ 0x44
 800db76:	4b0d      	ldr	r3, [pc, #52]	@ (800dbac <HAL_MspInit+0x4c>)
 800db78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db7e:	607b      	str	r3, [r7, #4]
 800db80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800db82:	2300      	movs	r3, #0
 800db84:	603b      	str	r3, [r7, #0]
 800db86:	4b09      	ldr	r3, [pc, #36]	@ (800dbac <HAL_MspInit+0x4c>)
 800db88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db8a:	4a08      	ldr	r2, [pc, #32]	@ (800dbac <HAL_MspInit+0x4c>)
 800db8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800db90:	6413      	str	r3, [r2, #64]	@ 0x40
 800db92:	4b06      	ldr	r3, [pc, #24]	@ (800dbac <HAL_MspInit+0x4c>)
 800db94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db9a:	603b      	str	r3, [r7, #0]
 800db9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800db9e:	bf00      	nop
 800dba0:	370c      	adds	r7, #12
 800dba2:	46bd      	mov	sp, r7
 800dba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba8:	4770      	bx	lr
 800dbaa:	bf00      	nop
 800dbac:	40023800 	.word	0x40023800

0800dbb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800dbb0:	b480      	push	{r7}
 800dbb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800dbb4:	bf00      	nop
 800dbb6:	e7fd      	b.n	800dbb4 <NMI_Handler+0x4>

0800dbb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800dbb8:	b480      	push	{r7}
 800dbba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800dbbc:	bf00      	nop
 800dbbe:	e7fd      	b.n	800dbbc <HardFault_Handler+0x4>

0800dbc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800dbc0:	b480      	push	{r7}
 800dbc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800dbc4:	bf00      	nop
 800dbc6:	e7fd      	b.n	800dbc4 <MemManage_Handler+0x4>

0800dbc8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800dbcc:	bf00      	nop
 800dbce:	e7fd      	b.n	800dbcc <BusFault_Handler+0x4>

0800dbd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800dbd0:	b480      	push	{r7}
 800dbd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800dbd4:	bf00      	nop
 800dbd6:	e7fd      	b.n	800dbd4 <UsageFault_Handler+0x4>

0800dbd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800dbd8:	b480      	push	{r7}
 800dbda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800dbdc:	bf00      	nop
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe4:	4770      	bx	lr

0800dbe6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800dbe6:	b480      	push	{r7}
 800dbe8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800dbea:	bf00      	nop
 800dbec:	46bd      	mov	sp, r7
 800dbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf2:	4770      	bx	lr

0800dbf4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800dbf4:	b480      	push	{r7}
 800dbf6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800dbf8:	bf00      	nop
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc00:	4770      	bx	lr

0800dc02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800dc02:	b580      	push	{r7, lr}
 800dc04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800dc06:	f001 fa51 	bl	800f0ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800dc0a:	bf00      	nop
 800dc0c:	bd80      	pop	{r7, pc}

0800dc0e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800dc0e:	b580      	push	{r7, lr}
 800dc10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800dc12:	2040      	movs	r0, #64	@ 0x40
 800dc14:	f001 feec 	bl	800f9f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800dc18:	bf00      	nop
 800dc1a:	bd80      	pop	{r7, pc}

0800dc1c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800dc20:	4802      	ldr	r0, [pc, #8]	@ (800dc2c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800dc22:	f004 f8ab 	bl	8011d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800dc26:	bf00      	nop
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	200006b0 	.word	0x200006b0

0800dc30 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800dc34:	4802      	ldr	r0, [pc, #8]	@ (800dc40 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800dc36:	f004 f8a1 	bl	8011d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800dc3a:	bf00      	nop
 800dc3c:	bd80      	pop	{r7, pc}
 800dc3e:	bf00      	nop
 800dc40:	200006f8 	.word	0x200006f8

0800dc44 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800dc48:	4802      	ldr	r0, [pc, #8]	@ (800dc54 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800dc4a:	f004 f897 	bl	8011d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800dc4e:	bf00      	nop
 800dc50:	bd80      	pop	{r7, pc}
 800dc52:	bf00      	nop
 800dc54:	20000740 	.word	0x20000740

0800dc58 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800dc5c:	4802      	ldr	r0, [pc, #8]	@ (800dc68 <TIM3_IRQHandler+0x10>)
 800dc5e:	f004 f88d 	bl	8011d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800dc62:	bf00      	nop
 800dc64:	bd80      	pop	{r7, pc}
 800dc66:	bf00      	nop
 800dc68:	200005d8 	.word	0x200005d8

0800dc6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800dc70:	4802      	ldr	r0, [pc, #8]	@ (800dc7c <USART1_IRQHandler+0x10>)
 800dc72:	f005 f989 	bl	8012f88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800dc76:	bf00      	nop
 800dc78:	bd80      	pop	{r7, pc}
 800dc7a:	bf00      	nop
 800dc7c:	20000860 	.word	0x20000860

0800dc80 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800dc84:	4802      	ldr	r0, [pc, #8]	@ (800dc90 <USART3_IRQHandler+0x10>)
 800dc86:	f005 f97f 	bl	8012f88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800dc8a:	bf00      	nop
 800dc8c:	bd80      	pop	{r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	200008a8 	.word	0x200008a8

0800dc94 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 800dc98:	4802      	ldr	r0, [pc, #8]	@ (800dca4 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800dc9a:	f004 f86f 	bl	8011d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800dc9e:	bf00      	nop
 800dca0:	bd80      	pop	{r7, pc}
 800dca2:	bf00      	nop
 800dca4:	20000788 	.word	0x20000788

0800dca8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800dcac:	4802      	ldr	r0, [pc, #8]	@ (800dcb8 <TIM5_IRQHandler+0x10>)
 800dcae:	f004 f865 	bl	8011d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800dcb2:	bf00      	nop
 800dcb4:	bd80      	pop	{r7, pc}
 800dcb6:	bf00      	nop
 800dcb8:	20000668 	.word	0x20000668

0800dcbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800dcbc:	b480      	push	{r7}
 800dcbe:	af00      	add	r7, sp, #0
  return 1;
 800dcc0:	2301      	movs	r3, #1
}
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcca:	4770      	bx	lr

0800dccc <_kill>:

int _kill(int pid, int sig)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b082      	sub	sp, #8
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	6078      	str	r0, [r7, #4]
 800dcd4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800dcd6:	f007 faa9 	bl	801522c <__errno>
 800dcda:	4603      	mov	r3, r0
 800dcdc:	2216      	movs	r2, #22
 800dcde:	601a      	str	r2, [r3, #0]
  return -1;
 800dce0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3708      	adds	r7, #8
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}

0800dcec <_exit>:

void _exit (int status)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b082      	sub	sp, #8
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800dcf4:	f04f 31ff 	mov.w	r1, #4294967295
 800dcf8:	6878      	ldr	r0, [r7, #4]
 800dcfa:	f7ff ffe7 	bl	800dccc <_kill>
  while (1) {}    /* Make sure we hang here */
 800dcfe:	bf00      	nop
 800dd00:	e7fd      	b.n	800dcfe <_exit+0x12>

0800dd02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800dd02:	b580      	push	{r7, lr}
 800dd04:	b086      	sub	sp, #24
 800dd06:	af00      	add	r7, sp, #0
 800dd08:	60f8      	str	r0, [r7, #12]
 800dd0a:	60b9      	str	r1, [r7, #8]
 800dd0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dd0e:	2300      	movs	r3, #0
 800dd10:	617b      	str	r3, [r7, #20]
 800dd12:	e00a      	b.n	800dd2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800dd14:	f3af 8000 	nop.w
 800dd18:	4601      	mov	r1, r0
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	1c5a      	adds	r2, r3, #1
 800dd1e:	60ba      	str	r2, [r7, #8]
 800dd20:	b2ca      	uxtb	r2, r1
 800dd22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dd24:	697b      	ldr	r3, [r7, #20]
 800dd26:	3301      	adds	r3, #1
 800dd28:	617b      	str	r3, [r7, #20]
 800dd2a:	697a      	ldr	r2, [r7, #20]
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	429a      	cmp	r2, r3
 800dd30:	dbf0      	blt.n	800dd14 <_read+0x12>
  }

  return len;
 800dd32:	687b      	ldr	r3, [r7, #4]
}
 800dd34:	4618      	mov	r0, r3
 800dd36:	3718      	adds	r7, #24
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	bd80      	pop	{r7, pc}

0800dd3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b086      	sub	sp, #24
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	60f8      	str	r0, [r7, #12]
 800dd44:	60b9      	str	r1, [r7, #8]
 800dd46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dd48:	2300      	movs	r3, #0
 800dd4a:	617b      	str	r3, [r7, #20]
 800dd4c:	e009      	b.n	800dd62 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	1c5a      	adds	r2, r3, #1
 800dd52:	60ba      	str	r2, [r7, #8]
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	4618      	mov	r0, r3
 800dd58:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dd5c:	697b      	ldr	r3, [r7, #20]
 800dd5e:	3301      	adds	r3, #1
 800dd60:	617b      	str	r3, [r7, #20]
 800dd62:	697a      	ldr	r2, [r7, #20]
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	429a      	cmp	r2, r3
 800dd68:	dbf1      	blt.n	800dd4e <_write+0x12>
  }
  return len;
 800dd6a:	687b      	ldr	r3, [r7, #4]
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	3718      	adds	r7, #24
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}

0800dd74 <_close>:

int _close(int file)
{
 800dd74:	b480      	push	{r7}
 800dd76:	b083      	sub	sp, #12
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800dd7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	370c      	adds	r7, #12
 800dd84:	46bd      	mov	sp, r7
 800dd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8a:	4770      	bx	lr

0800dd8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b083      	sub	sp, #12
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
 800dd94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800dd9c:	605a      	str	r2, [r3, #4]
  return 0;
 800dd9e:	2300      	movs	r3, #0
}
 800dda0:	4618      	mov	r0, r3
 800dda2:	370c      	adds	r7, #12
 800dda4:	46bd      	mov	sp, r7
 800dda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddaa:	4770      	bx	lr

0800ddac <_isatty>:

int _isatty(int file)
{
 800ddac:	b480      	push	{r7}
 800ddae:	b083      	sub	sp, #12
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800ddb4:	2301      	movs	r3, #1
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	370c      	adds	r7, #12
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc0:	4770      	bx	lr

0800ddc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800ddc2:	b480      	push	{r7}
 800ddc4:	b085      	sub	sp, #20
 800ddc6:	af00      	add	r7, sp, #0
 800ddc8:	60f8      	str	r0, [r7, #12]
 800ddca:	60b9      	str	r1, [r7, #8]
 800ddcc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800ddce:	2300      	movs	r3, #0
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	3714      	adds	r7, #20
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr

0800dddc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b086      	sub	sp, #24
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800dde4:	4a14      	ldr	r2, [pc, #80]	@ (800de38 <_sbrk+0x5c>)
 800dde6:	4b15      	ldr	r3, [pc, #84]	@ (800de3c <_sbrk+0x60>)
 800dde8:	1ad3      	subs	r3, r2, r3
 800ddea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800ddf0:	4b13      	ldr	r3, [pc, #76]	@ (800de40 <_sbrk+0x64>)
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d102      	bne.n	800ddfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800ddf8:	4b11      	ldr	r3, [pc, #68]	@ (800de40 <_sbrk+0x64>)
 800ddfa:	4a12      	ldr	r2, [pc, #72]	@ (800de44 <_sbrk+0x68>)
 800ddfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800ddfe:	4b10      	ldr	r3, [pc, #64]	@ (800de40 <_sbrk+0x64>)
 800de00:	681a      	ldr	r2, [r3, #0]
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	4413      	add	r3, r2
 800de06:	693a      	ldr	r2, [r7, #16]
 800de08:	429a      	cmp	r2, r3
 800de0a:	d207      	bcs.n	800de1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800de0c:	f007 fa0e 	bl	801522c <__errno>
 800de10:	4603      	mov	r3, r0
 800de12:	220c      	movs	r2, #12
 800de14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800de16:	f04f 33ff 	mov.w	r3, #4294967295
 800de1a:	e009      	b.n	800de30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800de1c:	4b08      	ldr	r3, [pc, #32]	@ (800de40 <_sbrk+0x64>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800de22:	4b07      	ldr	r3, [pc, #28]	@ (800de40 <_sbrk+0x64>)
 800de24:	681a      	ldr	r2, [r3, #0]
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	4413      	add	r3, r2
 800de2a:	4a05      	ldr	r2, [pc, #20]	@ (800de40 <_sbrk+0x64>)
 800de2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800de2e:	68fb      	ldr	r3, [r7, #12]
}
 800de30:	4618      	mov	r0, r3
 800de32:	3718      	adds	r7, #24
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	20020000 	.word	0x20020000
 800de3c:	00000400 	.word	0x00000400
 800de40:	200005c8 	.word	0x200005c8
 800de44:	20000a40 	.word	0x20000a40

0800de48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800de48:	b480      	push	{r7}
 800de4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800de4c:	4b07      	ldr	r3, [pc, #28]	@ (800de6c <SystemInit+0x24>)
 800de4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de52:	4a06      	ldr	r2, [pc, #24]	@ (800de6c <SystemInit+0x24>)
 800de54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800de58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800de5c:	4b03      	ldr	r3, [pc, #12]	@ (800de6c <SystemInit+0x24>)
 800de5e:	4a04      	ldr	r2, [pc, #16]	@ (800de70 <SystemInit+0x28>)
 800de60:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800de62:	bf00      	nop
 800de64:	46bd      	mov	sp, r7
 800de66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6a:	4770      	bx	lr
 800de6c:	e000ed00 	.word	0xe000ed00
 800de70:	08008000 	.word	0x08008000

0800de74 <MX_TIM3_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim13;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b088      	sub	sp, #32
 800de78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800de7a:	f107 030c 	add.w	r3, r7, #12
 800de7e:	2200      	movs	r2, #0
 800de80:	601a      	str	r2, [r3, #0]
 800de82:	605a      	str	r2, [r3, #4]
 800de84:	609a      	str	r2, [r3, #8]
 800de86:	60da      	str	r2, [r3, #12]
 800de88:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800de8a:	1d3b      	adds	r3, r7, #4
 800de8c:	2200      	movs	r2, #0
 800de8e:	601a      	str	r2, [r3, #0]
 800de90:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800de92:	4b21      	ldr	r3, [pc, #132]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800de94:	4a21      	ldr	r2, [pc, #132]	@ (800df1c <MX_TIM3_Init+0xa8>)
 800de96:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800de98:	4b1f      	ldr	r3, [pc, #124]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800de9a:	2200      	movs	r2, #0
 800de9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de9e:	4b1e      	ldr	r3, [pc, #120]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800dea0:	2200      	movs	r2, #0
 800dea2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800dea4:	4b1c      	ldr	r3, [pc, #112]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800dea6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800deaa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800deac:	4b1a      	ldr	r3, [pc, #104]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800deae:	2200      	movs	r2, #0
 800deb0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800deb2:	4b19      	ldr	r3, [pc, #100]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800deb4:	2200      	movs	r2, #0
 800deb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800deb8:	4817      	ldr	r0, [pc, #92]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800deba:	f003 fc77 	bl	80117ac <HAL_TIM_Base_Init>
 800debe:	4603      	mov	r3, r0
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d001      	beq.n	800dec8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800dec4:	f7ff fd48 	bl	800d958 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800dec8:	2307      	movs	r3, #7
 800deca:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 800decc:	2370      	movs	r3, #112	@ 0x70
 800dece:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 800ded0:	2300      	movs	r3, #0
 800ded2:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800ded4:	2300      	movs	r3, #0
 800ded6:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerFilter = 2;
 800ded8:	2302      	movs	r3, #2
 800deda:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800dedc:	f107 030c 	add.w	r3, r7, #12
 800dee0:	4619      	mov	r1, r3
 800dee2:	480d      	ldr	r0, [pc, #52]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800dee4:	f004 f9c3 	bl	801226e <HAL_TIM_SlaveConfigSynchro>
 800dee8:	4603      	mov	r3, r0
 800deea:	2b00      	cmp	r3, #0
 800deec:	d001      	beq.n	800def2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800deee:	f7ff fd33 	bl	800d958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800def2:	2300      	movs	r3, #0
 800def4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800def6:	2300      	movs	r3, #0
 800def8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800defa:	1d3b      	adds	r3, r7, #4
 800defc:	4619      	mov	r1, r3
 800defe:	4806      	ldr	r0, [pc, #24]	@ (800df18 <MX_TIM3_Init+0xa4>)
 800df00:	f004 fe00 	bl	8012b04 <HAL_TIMEx_MasterConfigSynchronization>
 800df04:	4603      	mov	r3, r0
 800df06:	2b00      	cmp	r3, #0
 800df08:	d001      	beq.n	800df0e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800df0a:	f7ff fd25 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800df0e:	bf00      	nop
 800df10:	3720      	adds	r7, #32
 800df12:	46bd      	mov	sp, r7
 800df14:	bd80      	pop	{r7, pc}
 800df16:	bf00      	nop
 800df18:	200005d8 	.word	0x200005d8
 800df1c:	40000400 	.word	0x40000400

0800df20 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b086      	sub	sp, #24
 800df24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800df26:	f107 0308 	add.w	r3, r7, #8
 800df2a:	2200      	movs	r2, #0
 800df2c:	601a      	str	r2, [r3, #0]
 800df2e:	605a      	str	r2, [r3, #4]
 800df30:	609a      	str	r2, [r3, #8]
 800df32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800df34:	463b      	mov	r3, r7
 800df36:	2200      	movs	r2, #0
 800df38:	601a      	str	r2, [r3, #0]
 800df3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800df3c:	4b1d      	ldr	r3, [pc, #116]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df3e:	4a1e      	ldr	r2, [pc, #120]	@ (800dfb8 <MX_TIM4_Init+0x98>)
 800df40:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800df42:	4b1c      	ldr	r3, [pc, #112]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df44:	2200      	movs	r2, #0
 800df46:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800df48:	4b1a      	ldr	r3, [pc, #104]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df4a:	2200      	movs	r2, #0
 800df4c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800df4e:	4b19      	ldr	r3, [pc, #100]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800df54:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800df56:	4b17      	ldr	r3, [pc, #92]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df58:	2200      	movs	r2, #0
 800df5a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800df5c:	4b15      	ldr	r3, [pc, #84]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df5e:	2200      	movs	r2, #0
 800df60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800df62:	4814      	ldr	r0, [pc, #80]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df64:	f003 fc22 	bl	80117ac <HAL_TIM_Base_Init>
 800df68:	4603      	mov	r3, r0
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d001      	beq.n	800df72 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800df6e:	f7ff fcf3 	bl	800d958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800df72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800df76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800df78:	f107 0308 	add.w	r3, r7, #8
 800df7c:	4619      	mov	r1, r3
 800df7e:	480d      	ldr	r0, [pc, #52]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df80:	f004 f8ae 	bl	80120e0 <HAL_TIM_ConfigClockSource>
 800df84:	4603      	mov	r3, r0
 800df86:	2b00      	cmp	r3, #0
 800df88:	d001      	beq.n	800df8e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800df8a:	f7ff fce5 	bl	800d958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800df8e:	2300      	movs	r3, #0
 800df90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800df92:	2300      	movs	r3, #0
 800df94:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800df96:	463b      	mov	r3, r7
 800df98:	4619      	mov	r1, r3
 800df9a:	4806      	ldr	r0, [pc, #24]	@ (800dfb4 <MX_TIM4_Init+0x94>)
 800df9c:	f004 fdb2 	bl	8012b04 <HAL_TIMEx_MasterConfigSynchronization>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d001      	beq.n	800dfaa <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800dfa6:	f7ff fcd7 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800dfaa:	bf00      	nop
 800dfac:	3718      	adds	r7, #24
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	bf00      	nop
 800dfb4:	20000620 	.word	0x20000620
 800dfb8:	40000800 	.word	0x40000800

0800dfbc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b08e      	sub	sp, #56	@ 0x38
 800dfc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dfc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	601a      	str	r2, [r3, #0]
 800dfca:	605a      	str	r2, [r3, #4]
 800dfcc:	609a      	str	r2, [r3, #8]
 800dfce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dfd0:	f107 0320 	add.w	r3, r7, #32
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	601a      	str	r2, [r3, #0]
 800dfd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dfda:	1d3b      	adds	r3, r7, #4
 800dfdc:	2200      	movs	r2, #0
 800dfde:	601a      	str	r2, [r3, #0]
 800dfe0:	605a      	str	r2, [r3, #4]
 800dfe2:	609a      	str	r2, [r3, #8]
 800dfe4:	60da      	str	r2, [r3, #12]
 800dfe6:	611a      	str	r2, [r3, #16]
 800dfe8:	615a      	str	r2, [r3, #20]
 800dfea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800dfec:	4b2c      	ldr	r3, [pc, #176]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800dfee:	4a2d      	ldr	r2, [pc, #180]	@ (800e0a4 <MX_TIM5_Init+0xe8>)
 800dff0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800dff2:	4b2b      	ldr	r3, [pc, #172]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800dff4:	2200      	movs	r2, #0
 800dff6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dff8:	4b29      	ldr	r3, [pc, #164]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800dffa:	2200      	movs	r2, #0
 800dffc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800dffe:	4b28      	ldr	r3, [pc, #160]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e000:	f04f 32ff 	mov.w	r2, #4294967295
 800e004:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e006:	4b26      	ldr	r3, [pc, #152]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e008:	2200      	movs	r2, #0
 800e00a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e00c:	4b24      	ldr	r3, [pc, #144]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e00e:	2200      	movs	r2, #0
 800e010:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800e012:	4823      	ldr	r0, [pc, #140]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e014:	f003 fbca 	bl	80117ac <HAL_TIM_Base_Init>
 800e018:	4603      	mov	r3, r0
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d001      	beq.n	800e022 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800e01e:	f7ff fc9b 	bl	800d958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e022:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e026:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800e028:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e02c:	4619      	mov	r1, r3
 800e02e:	481c      	ldr	r0, [pc, #112]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e030:	f004 f856 	bl	80120e0 <HAL_TIM_ConfigClockSource>
 800e034:	4603      	mov	r3, r0
 800e036:	2b00      	cmp	r3, #0
 800e038:	d001      	beq.n	800e03e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800e03a:	f7ff fc8d 	bl	800d958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800e03e:	4818      	ldr	r0, [pc, #96]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e040:	f003 fd0b 	bl	8011a5a <HAL_TIM_PWM_Init>
 800e044:	4603      	mov	r3, r0
 800e046:	2b00      	cmp	r3, #0
 800e048:	d001      	beq.n	800e04e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800e04a:	f7ff fc85 	bl	800d958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e04e:	2300      	movs	r3, #0
 800e050:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e052:	2300      	movs	r3, #0
 800e054:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800e056:	f107 0320 	add.w	r3, r7, #32
 800e05a:	4619      	mov	r1, r3
 800e05c:	4810      	ldr	r0, [pc, #64]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e05e:	f004 fd51 	bl	8012b04 <HAL_TIMEx_MasterConfigSynchronization>
 800e062:	4603      	mov	r3, r0
 800e064:	2b00      	cmp	r3, #0
 800e066:	d001      	beq.n	800e06c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800e068:	f7ff fc76 	bl	800d958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e06c:	2360      	movs	r3, #96	@ 0x60
 800e06e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e070:	2300      	movs	r3, #0
 800e072:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e074:	2300      	movs	r3, #0
 800e076:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e078:	2300      	movs	r3, #0
 800e07a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800e07c:	1d3b      	adds	r3, r7, #4
 800e07e:	2208      	movs	r2, #8
 800e080:	4619      	mov	r1, r3
 800e082:	4807      	ldr	r0, [pc, #28]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e084:	f003 ff6a 	bl	8011f5c <HAL_TIM_PWM_ConfigChannel>
 800e088:	4603      	mov	r3, r0
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d001      	beq.n	800e092 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800e08e:	f7ff fc63 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800e092:	4803      	ldr	r0, [pc, #12]	@ (800e0a0 <MX_TIM5_Init+0xe4>)
 800e094:	f000 faaa 	bl	800e5ec <HAL_TIM_MspPostInit>

}
 800e098:	bf00      	nop
 800e09a:	3738      	adds	r7, #56	@ 0x38
 800e09c:	46bd      	mov	sp, r7
 800e09e:	bd80      	pop	{r7, pc}
 800e0a0:	20000668 	.word	0x20000668
 800e0a4:	40000c00 	.word	0x40000c00

0800e0a8 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b08c      	sub	sp, #48	@ 0x30
 800e0ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e0ae:	f107 0320 	add.w	r3, r7, #32
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	601a      	str	r2, [r3, #0]
 800e0b6:	605a      	str	r2, [r3, #4]
 800e0b8:	609a      	str	r2, [r3, #8]
 800e0ba:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e0bc:	1d3b      	adds	r3, r7, #4
 800e0be:	2200      	movs	r2, #0
 800e0c0:	601a      	str	r2, [r3, #0]
 800e0c2:	605a      	str	r2, [r3, #4]
 800e0c4:	609a      	str	r2, [r3, #8]
 800e0c6:	60da      	str	r2, [r3, #12]
 800e0c8:	611a      	str	r2, [r3, #16]
 800e0ca:	615a      	str	r2, [r3, #20]
 800e0cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800e0ce:	4b25      	ldr	r3, [pc, #148]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e0d0:	4a25      	ldr	r2, [pc, #148]	@ (800e168 <MX_TIM9_Init+0xc0>)
 800e0d2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800e0d4:	4b23      	ldr	r3, [pc, #140]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e0d6:	2200      	movs	r2, #0
 800e0d8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e0da:	4b22      	ldr	r3, [pc, #136]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e0dc:	2200      	movs	r2, #0
 800e0de:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800e0e0:	4b20      	ldr	r3, [pc, #128]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e0e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e0e6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e0e8:	4b1e      	ldr	r3, [pc, #120]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e0ee:	4b1d      	ldr	r3, [pc, #116]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800e0f4:	481b      	ldr	r0, [pc, #108]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e0f6:	f003 fb59 	bl	80117ac <HAL_TIM_Base_Init>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d001      	beq.n	800e104 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 800e100:	f7ff fc2a 	bl	800d958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e104:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e108:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800e10a:	f107 0320 	add.w	r3, r7, #32
 800e10e:	4619      	mov	r1, r3
 800e110:	4814      	ldr	r0, [pc, #80]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e112:	f003 ffe5 	bl	80120e0 <HAL_TIM_ConfigClockSource>
 800e116:	4603      	mov	r3, r0
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d001      	beq.n	800e120 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800e11c:	f7ff fc1c 	bl	800d958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800e120:	4810      	ldr	r0, [pc, #64]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e122:	f003 fc9a 	bl	8011a5a <HAL_TIM_PWM_Init>
 800e126:	4603      	mov	r3, r0
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d001      	beq.n	800e130 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800e12c:	f7ff fc14 	bl	800d958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e130:	2360      	movs	r3, #96	@ 0x60
 800e132:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e134:	2300      	movs	r3, #0
 800e136:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e138:	2300      	movs	r3, #0
 800e13a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e13c:	2300      	movs	r3, #0
 800e13e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e140:	1d3b      	adds	r3, r7, #4
 800e142:	2200      	movs	r2, #0
 800e144:	4619      	mov	r1, r3
 800e146:	4807      	ldr	r0, [pc, #28]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e148:	f003 ff08 	bl	8011f5c <HAL_TIM_PWM_ConfigChannel>
 800e14c:	4603      	mov	r3, r0
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d001      	beq.n	800e156 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 800e152:	f7ff fc01 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800e156:	4803      	ldr	r0, [pc, #12]	@ (800e164 <MX_TIM9_Init+0xbc>)
 800e158:	f000 fa48 	bl	800e5ec <HAL_TIM_MspPostInit>

}
 800e15c:	bf00      	nop
 800e15e:	3730      	adds	r7, #48	@ 0x30
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}
 800e164:	200006b0 	.word	0x200006b0
 800e168:	40014000 	.word	0x40014000

0800e16c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b088      	sub	sp, #32
 800e170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800e172:	1d3b      	adds	r3, r7, #4
 800e174:	2200      	movs	r2, #0
 800e176:	601a      	str	r2, [r3, #0]
 800e178:	605a      	str	r2, [r3, #4]
 800e17a:	609a      	str	r2, [r3, #8]
 800e17c:	60da      	str	r2, [r3, #12]
 800e17e:	611a      	str	r2, [r3, #16]
 800e180:	615a      	str	r2, [r3, #20]
 800e182:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800e184:	4b1e      	ldr	r3, [pc, #120]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e186:	4a1f      	ldr	r2, [pc, #124]	@ (800e204 <MX_TIM10_Init+0x98>)
 800e188:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 84;
 800e18a:	4b1d      	ldr	r3, [pc, #116]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e18c:	2254      	movs	r2, #84	@ 0x54
 800e18e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e190:	4b1b      	ldr	r3, [pc, #108]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e192:	2200      	movs	r2, #0
 800e194:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800e196:	4b1a      	ldr	r3, [pc, #104]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e198:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e19c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e19e:	4b18      	ldr	r3, [pc, #96]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e1a0:	2200      	movs	r2, #0
 800e1a2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800e1a4:	4b16      	ldr	r3, [pc, #88]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e1a6:	2280      	movs	r2, #128	@ 0x80
 800e1a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800e1aa:	4815      	ldr	r0, [pc, #84]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e1ac:	f003 fafe 	bl	80117ac <HAL_TIM_Base_Init>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d001      	beq.n	800e1ba <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800e1b6:	f7ff fbcf 	bl	800d958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800e1ba:	4811      	ldr	r0, [pc, #68]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e1bc:	f003 fc4d 	bl	8011a5a <HAL_TIM_PWM_Init>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d001      	beq.n	800e1ca <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800e1c6:	f7ff fbc7 	bl	800d958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e1ca:	2360      	movs	r3, #96	@ 0x60
 800e1cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e1da:	1d3b      	adds	r3, r7, #4
 800e1dc:	2200      	movs	r2, #0
 800e1de:	4619      	mov	r1, r3
 800e1e0:	4807      	ldr	r0, [pc, #28]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e1e2:	f003 febb 	bl	8011f5c <HAL_TIM_PWM_ConfigChannel>
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d001      	beq.n	800e1f0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 800e1ec:	f7ff fbb4 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800e1f0:	4803      	ldr	r0, [pc, #12]	@ (800e200 <MX_TIM10_Init+0x94>)
 800e1f2:	f000 f9fb 	bl	800e5ec <HAL_TIM_MspPostInit>

}
 800e1f6:	bf00      	nop
 800e1f8:	3720      	adds	r7, #32
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}
 800e1fe:	bf00      	nop
 800e200:	200006f8 	.word	0x200006f8
 800e204:	40014400 	.word	0x40014400

0800e208 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800e208:	b580      	push	{r7, lr}
 800e20a:	b088      	sub	sp, #32
 800e20c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800e20e:	1d3b      	adds	r3, r7, #4
 800e210:	2200      	movs	r2, #0
 800e212:	601a      	str	r2, [r3, #0]
 800e214:	605a      	str	r2, [r3, #4]
 800e216:	609a      	str	r2, [r3, #8]
 800e218:	60da      	str	r2, [r3, #12]
 800e21a:	611a      	str	r2, [r3, #16]
 800e21c:	615a      	str	r2, [r3, #20]
 800e21e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800e220:	4b1e      	ldr	r3, [pc, #120]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e222:	4a1f      	ldr	r2, [pc, #124]	@ (800e2a0 <MX_TIM11_Init+0x98>)
 800e224:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 84;
 800e226:	4b1d      	ldr	r3, [pc, #116]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e228:	2254      	movs	r2, #84	@ 0x54
 800e22a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e22c:	4b1b      	ldr	r3, [pc, #108]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e22e:	2200      	movs	r2, #0
 800e230:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 999;
 800e232:	4b1a      	ldr	r3, [pc, #104]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e234:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800e238:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e23a:	4b18      	ldr	r3, [pc, #96]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e23c:	2200      	movs	r2, #0
 800e23e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800e240:	4b16      	ldr	r3, [pc, #88]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e242:	2280      	movs	r2, #128	@ 0x80
 800e244:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800e246:	4815      	ldr	r0, [pc, #84]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e248:	f003 fab0 	bl	80117ac <HAL_TIM_Base_Init>
 800e24c:	4603      	mov	r3, r0
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d001      	beq.n	800e256 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800e252:	f7ff fb81 	bl	800d958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800e256:	4811      	ldr	r0, [pc, #68]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e258:	f003 fbff 	bl	8011a5a <HAL_TIM_PWM_Init>
 800e25c:	4603      	mov	r3, r0
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d001      	beq.n	800e266 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800e262:	f7ff fb79 	bl	800d958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e266:	2360      	movs	r3, #96	@ 0x60
 800e268:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e26a:	2300      	movs	r3, #0
 800e26c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e26e:	2300      	movs	r3, #0
 800e270:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e272:	2300      	movs	r3, #0
 800e274:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e276:	1d3b      	adds	r3, r7, #4
 800e278:	2200      	movs	r2, #0
 800e27a:	4619      	mov	r1, r3
 800e27c:	4807      	ldr	r0, [pc, #28]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e27e:	f003 fe6d 	bl	8011f5c <HAL_TIM_PWM_ConfigChannel>
 800e282:	4603      	mov	r3, r0
 800e284:	2b00      	cmp	r3, #0
 800e286:	d001      	beq.n	800e28c <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 800e288:	f7ff fb66 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800e28c:	4803      	ldr	r0, [pc, #12]	@ (800e29c <MX_TIM11_Init+0x94>)
 800e28e:	f000 f9ad 	bl	800e5ec <HAL_TIM_MspPostInit>

}
 800e292:	bf00      	nop
 800e294:	3720      	adds	r7, #32
 800e296:	46bd      	mov	sp, r7
 800e298:	bd80      	pop	{r7, pc}
 800e29a:	bf00      	nop
 800e29c:	20000740 	.word	0x20000740
 800e2a0:	40014800 	.word	0x40014800

0800e2a4 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b08c      	sub	sp, #48	@ 0x30
 800e2a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e2aa:	f107 0320 	add.w	r3, r7, #32
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	601a      	str	r2, [r3, #0]
 800e2b2:	605a      	str	r2, [r3, #4]
 800e2b4:	609a      	str	r2, [r3, #8]
 800e2b6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e2b8:	1d3b      	adds	r3, r7, #4
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	601a      	str	r2, [r3, #0]
 800e2be:	605a      	str	r2, [r3, #4]
 800e2c0:	609a      	str	r2, [r3, #8]
 800e2c2:	60da      	str	r2, [r3, #12]
 800e2c4:	611a      	str	r2, [r3, #16]
 800e2c6:	615a      	str	r2, [r3, #20]
 800e2c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800e2ca:	4b2b      	ldr	r3, [pc, #172]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e2cc:	4a2b      	ldr	r2, [pc, #172]	@ (800e37c <MX_TIM12_Init+0xd8>)
 800e2ce:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 800e2d0:	4b29      	ldr	r3, [pc, #164]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e2d6:	4b28      	ldr	r3, [pc, #160]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e2d8:	2200      	movs	r2, #0
 800e2da:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 800e2dc:	4b26      	ldr	r3, [pc, #152]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e2de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e2e2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e2e4:	4b24      	ldr	r3, [pc, #144]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e2ea:	4b23      	ldr	r3, [pc, #140]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800e2f0:	4821      	ldr	r0, [pc, #132]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e2f2:	f003 fa5b 	bl	80117ac <HAL_TIM_Base_Init>
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d001      	beq.n	800e300 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 800e2fc:	f7ff fb2c 	bl	800d958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e304:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800e306:	f107 0320 	add.w	r3, r7, #32
 800e30a:	4619      	mov	r1, r3
 800e30c:	481a      	ldr	r0, [pc, #104]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e30e:	f003 fee7 	bl	80120e0 <HAL_TIM_ConfigClockSource>
 800e312:	4603      	mov	r3, r0
 800e314:	2b00      	cmp	r3, #0
 800e316:	d001      	beq.n	800e31c <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 800e318:	f7ff fb1e 	bl	800d958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800e31c:	4816      	ldr	r0, [pc, #88]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e31e:	f003 fb9c 	bl	8011a5a <HAL_TIM_PWM_Init>
 800e322:	4603      	mov	r3, r0
 800e324:	2b00      	cmp	r3, #0
 800e326:	d001      	beq.n	800e32c <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 800e328:	f7ff fb16 	bl	800d958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e32c:	2360      	movs	r3, #96	@ 0x60
 800e32e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e330:	2300      	movs	r3, #0
 800e332:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e334:	2300      	movs	r3, #0
 800e336:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e338:	2300      	movs	r3, #0
 800e33a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e33c:	1d3b      	adds	r3, r7, #4
 800e33e:	2200      	movs	r2, #0
 800e340:	4619      	mov	r1, r3
 800e342:	480d      	ldr	r0, [pc, #52]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e344:	f003 fe0a 	bl	8011f5c <HAL_TIM_PWM_ConfigChannel>
 800e348:	4603      	mov	r3, r0
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d001      	beq.n	800e352 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 800e34e:	f7ff fb03 	bl	800d958 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e352:	1d3b      	adds	r3, r7, #4
 800e354:	2204      	movs	r2, #4
 800e356:	4619      	mov	r1, r3
 800e358:	4807      	ldr	r0, [pc, #28]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e35a:	f003 fdff 	bl	8011f5c <HAL_TIM_PWM_ConfigChannel>
 800e35e:	4603      	mov	r3, r0
 800e360:	2b00      	cmp	r3, #0
 800e362:	d001      	beq.n	800e368 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 800e364:	f7ff faf8 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800e368:	4803      	ldr	r0, [pc, #12]	@ (800e378 <MX_TIM12_Init+0xd4>)
 800e36a:	f000 f93f 	bl	800e5ec <HAL_TIM_MspPostInit>

}
 800e36e:	bf00      	nop
 800e370:	3730      	adds	r7, #48	@ 0x30
 800e372:	46bd      	mov	sp, r7
 800e374:	bd80      	pop	{r7, pc}
 800e376:	bf00      	nop
 800e378:	20000788 	.word	0x20000788
 800e37c:	40001800 	.word	0x40001800

0800e380 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800e384:	4b0e      	ldr	r3, [pc, #56]	@ (800e3c0 <MX_TIM13_Init+0x40>)
 800e386:	4a0f      	ldr	r2, [pc, #60]	@ (800e3c4 <MX_TIM13_Init+0x44>)
 800e388:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 800e38a:	4b0d      	ldr	r3, [pc, #52]	@ (800e3c0 <MX_TIM13_Init+0x40>)
 800e38c:	2200      	movs	r2, #0
 800e38e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e390:	4b0b      	ldr	r3, [pc, #44]	@ (800e3c0 <MX_TIM13_Init+0x40>)
 800e392:	2200      	movs	r2, #0
 800e394:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 800e396:	4b0a      	ldr	r3, [pc, #40]	@ (800e3c0 <MX_TIM13_Init+0x40>)
 800e398:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e39c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e39e:	4b08      	ldr	r3, [pc, #32]	@ (800e3c0 <MX_TIM13_Init+0x40>)
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e3a4:	4b06      	ldr	r3, [pc, #24]	@ (800e3c0 <MX_TIM13_Init+0x40>)
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800e3aa:	4805      	ldr	r0, [pc, #20]	@ (800e3c0 <MX_TIM13_Init+0x40>)
 800e3ac:	f003 f9fe 	bl	80117ac <HAL_TIM_Base_Init>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d001      	beq.n	800e3ba <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 800e3b6:	f7ff facf 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800e3ba:	bf00      	nop
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	200007d0 	.word	0x200007d0
 800e3c4:	40001c00 	.word	0x40001c00

0800e3c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	b090      	sub	sp, #64	@ 0x40
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e3d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	601a      	str	r2, [r3, #0]
 800e3d8:	605a      	str	r2, [r3, #4]
 800e3da:	609a      	str	r2, [r3, #8]
 800e3dc:	60da      	str	r2, [r3, #12]
 800e3de:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	4a77      	ldr	r2, [pc, #476]	@ (800e5c4 <HAL_TIM_Base_MspInit+0x1fc>)
 800e3e6:	4293      	cmp	r3, r2
 800e3e8:	d134      	bne.n	800e454 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e3ee:	4b76      	ldr	r3, [pc, #472]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e3f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3f2:	4a75      	ldr	r2, [pc, #468]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e3f4:	f043 0302 	orr.w	r3, r3, #2
 800e3f8:	6413      	str	r3, [r2, #64]	@ 0x40
 800e3fa:	4b73      	ldr	r3, [pc, #460]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e3fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3fe:	f003 0302 	and.w	r3, r3, #2
 800e402:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e404:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800e406:	2300      	movs	r3, #0
 800e408:	627b      	str	r3, [r7, #36]	@ 0x24
 800e40a:	4b6f      	ldr	r3, [pc, #444]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e40c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e40e:	4a6e      	ldr	r2, [pc, #440]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e410:	f043 0308 	orr.w	r3, r3, #8
 800e414:	6313      	str	r3, [r2, #48]	@ 0x30
 800e416:	4b6c      	ldr	r3, [pc, #432]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e41a:	f003 0308 	and.w	r3, r3, #8
 800e41e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM3 GPIO Configuration
    PD2     ------> TIM3_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e422:	2304      	movs	r3, #4
 800e424:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e426:	2302      	movs	r3, #2
 800e428:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e42a:	2300      	movs	r3, #0
 800e42c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e42e:	2300      	movs	r3, #0
 800e430:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e432:	2302      	movs	r3, #2
 800e434:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e436:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e43a:	4619      	mov	r1, r3
 800e43c:	4863      	ldr	r0, [pc, #396]	@ (800e5cc <HAL_TIM_Base_MspInit+0x204>)
 800e43e:	f001 f81d 	bl	800f47c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800e442:	2200      	movs	r2, #0
 800e444:	2100      	movs	r1, #0
 800e446:	201d      	movs	r0, #29
 800e448:	f000 ff4f 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800e44c:	201d      	movs	r0, #29
 800e44e:	f000 ff68 	bl	800f322 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 800e452:	e0b2      	b.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
  else if(tim_baseHandle->Instance==TIM4)
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	4a5d      	ldr	r2, [pc, #372]	@ (800e5d0 <HAL_TIM_Base_MspInit+0x208>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d10e      	bne.n	800e47c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800e45e:	2300      	movs	r3, #0
 800e460:	623b      	str	r3, [r7, #32]
 800e462:	4b59      	ldr	r3, [pc, #356]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e466:	4a58      	ldr	r2, [pc, #352]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e468:	f043 0304 	orr.w	r3, r3, #4
 800e46c:	6413      	str	r3, [r2, #64]	@ 0x40
 800e46e:	4b56      	ldr	r3, [pc, #344]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e472:	f003 0304 	and.w	r3, r3, #4
 800e476:	623b      	str	r3, [r7, #32]
 800e478:	6a3b      	ldr	r3, [r7, #32]
}
 800e47a:	e09e      	b.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
  else if(tim_baseHandle->Instance==TIM5)
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	4a54      	ldr	r2, [pc, #336]	@ (800e5d4 <HAL_TIM_Base_MspInit+0x20c>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d116      	bne.n	800e4b4 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800e486:	2300      	movs	r3, #0
 800e488:	61fb      	str	r3, [r7, #28]
 800e48a:	4b4f      	ldr	r3, [pc, #316]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e48c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e48e:	4a4e      	ldr	r2, [pc, #312]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e490:	f043 0308 	orr.w	r3, r3, #8
 800e494:	6413      	str	r3, [r2, #64]	@ 0x40
 800e496:	4b4c      	ldr	r3, [pc, #304]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e49a:	f003 0308 	and.w	r3, r3, #8
 800e49e:	61fb      	str	r3, [r7, #28]
 800e4a0:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	2100      	movs	r1, #0
 800e4a6:	2032      	movs	r0, #50	@ 0x32
 800e4a8:	f000 ff1f 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800e4ac:	2032      	movs	r0, #50	@ 0x32
 800e4ae:	f000 ff38 	bl	800f322 <HAL_NVIC_EnableIRQ>
}
 800e4b2:	e082      	b.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
  else if(tim_baseHandle->Instance==TIM9)
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	4a47      	ldr	r2, [pc, #284]	@ (800e5d8 <HAL_TIM_Base_MspInit+0x210>)
 800e4ba:	4293      	cmp	r3, r2
 800e4bc:	d116      	bne.n	800e4ec <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800e4be:	2300      	movs	r3, #0
 800e4c0:	61bb      	str	r3, [r7, #24]
 800e4c2:	4b41      	ldr	r3, [pc, #260]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e4c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4c6:	4a40      	ldr	r2, [pc, #256]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e4c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e4cc:	6453      	str	r3, [r2, #68]	@ 0x44
 800e4ce:	4b3e      	ldr	r3, [pc, #248]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e4d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e4d6:	61bb      	str	r3, [r7, #24]
 800e4d8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800e4da:	2200      	movs	r2, #0
 800e4dc:	2100      	movs	r1, #0
 800e4de:	2018      	movs	r0, #24
 800e4e0:	f000 ff03 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800e4e4:	2018      	movs	r0, #24
 800e4e6:	f000 ff1c 	bl	800f322 <HAL_NVIC_EnableIRQ>
}
 800e4ea:	e066      	b.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
  else if(tim_baseHandle->Instance==TIM10)
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	4a3a      	ldr	r2, [pc, #232]	@ (800e5dc <HAL_TIM_Base_MspInit+0x214>)
 800e4f2:	4293      	cmp	r3, r2
 800e4f4:	d116      	bne.n	800e524 <HAL_TIM_Base_MspInit+0x15c>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	617b      	str	r3, [r7, #20]
 800e4fa:	4b33      	ldr	r3, [pc, #204]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e4fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4fe:	4a32      	ldr	r2, [pc, #200]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e504:	6453      	str	r3, [r2, #68]	@ 0x44
 800e506:	4b30      	ldr	r3, [pc, #192]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e50a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e50e:	617b      	str	r3, [r7, #20]
 800e510:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800e512:	2200      	movs	r2, #0
 800e514:	2100      	movs	r1, #0
 800e516:	2019      	movs	r0, #25
 800e518:	f000 fee7 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800e51c:	2019      	movs	r0, #25
 800e51e:	f000 ff00 	bl	800f322 <HAL_NVIC_EnableIRQ>
}
 800e522:	e04a      	b.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
  else if(tim_baseHandle->Instance==TIM11)
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	4a2d      	ldr	r2, [pc, #180]	@ (800e5e0 <HAL_TIM_Base_MspInit+0x218>)
 800e52a:	4293      	cmp	r3, r2
 800e52c:	d116      	bne.n	800e55c <HAL_TIM_Base_MspInit+0x194>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800e52e:	2300      	movs	r3, #0
 800e530:	613b      	str	r3, [r7, #16]
 800e532:	4b25      	ldr	r3, [pc, #148]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e536:	4a24      	ldr	r2, [pc, #144]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e538:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e53c:	6453      	str	r3, [r2, #68]	@ 0x44
 800e53e:	4b22      	ldr	r3, [pc, #136]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e542:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e546:	613b      	str	r3, [r7, #16]
 800e548:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800e54a:	2200      	movs	r2, #0
 800e54c:	2100      	movs	r1, #0
 800e54e:	201a      	movs	r0, #26
 800e550:	f000 fecb 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800e554:	201a      	movs	r0, #26
 800e556:	f000 fee4 	bl	800f322 <HAL_NVIC_EnableIRQ>
}
 800e55a:	e02e      	b.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
  else if(tim_baseHandle->Instance==TIM12)
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	4a20      	ldr	r2, [pc, #128]	@ (800e5e4 <HAL_TIM_Base_MspInit+0x21c>)
 800e562:	4293      	cmp	r3, r2
 800e564:	d116      	bne.n	800e594 <HAL_TIM_Base_MspInit+0x1cc>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800e566:	2300      	movs	r3, #0
 800e568:	60fb      	str	r3, [r7, #12]
 800e56a:	4b17      	ldr	r3, [pc, #92]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e56c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e56e:	4a16      	ldr	r2, [pc, #88]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e574:	6413      	str	r3, [r2, #64]	@ 0x40
 800e576:	4b14      	ldr	r3, [pc, #80]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e57a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e57e:	60fb      	str	r3, [r7, #12]
 800e580:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800e582:	2200      	movs	r2, #0
 800e584:	2100      	movs	r1, #0
 800e586:	202b      	movs	r0, #43	@ 0x2b
 800e588:	f000 feaf 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800e58c:	202b      	movs	r0, #43	@ 0x2b
 800e58e:	f000 fec8 	bl	800f322 <HAL_NVIC_EnableIRQ>
}
 800e592:	e012      	b.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
  else if(tim_baseHandle->Instance==TIM13)
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	4a13      	ldr	r2, [pc, #76]	@ (800e5e8 <HAL_TIM_Base_MspInit+0x220>)
 800e59a:	4293      	cmp	r3, r2
 800e59c:	d10d      	bne.n	800e5ba <HAL_TIM_Base_MspInit+0x1f2>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800e59e:	2300      	movs	r3, #0
 800e5a0:	60bb      	str	r3, [r7, #8]
 800e5a2:	4b09      	ldr	r3, [pc, #36]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e5a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5a6:	4a08      	ldr	r2, [pc, #32]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e5a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5ac:	6413      	str	r3, [r2, #64]	@ 0x40
 800e5ae:	4b06      	ldr	r3, [pc, #24]	@ (800e5c8 <HAL_TIM_Base_MspInit+0x200>)
 800e5b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5b6:	60bb      	str	r3, [r7, #8]
 800e5b8:	68bb      	ldr	r3, [r7, #8]
}
 800e5ba:	bf00      	nop
 800e5bc:	3740      	adds	r7, #64	@ 0x40
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	bd80      	pop	{r7, pc}
 800e5c2:	bf00      	nop
 800e5c4:	40000400 	.word	0x40000400
 800e5c8:	40023800 	.word	0x40023800
 800e5cc:	40020c00 	.word	0x40020c00
 800e5d0:	40000800 	.word	0x40000800
 800e5d4:	40000c00 	.word	0x40000c00
 800e5d8:	40014000 	.word	0x40014000
 800e5dc:	40014400 	.word	0x40014400
 800e5e0:	40014800 	.word	0x40014800
 800e5e4:	40001800 	.word	0x40001800
 800e5e8:	40001c00 	.word	0x40001c00

0800e5ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b08c      	sub	sp, #48	@ 0x30
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e5f4:	f107 031c 	add.w	r3, r7, #28
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	601a      	str	r2, [r3, #0]
 800e5fc:	605a      	str	r2, [r3, #4]
 800e5fe:	609a      	str	r2, [r3, #8]
 800e600:	60da      	str	r2, [r3, #12]
 800e602:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	4a5b      	ldr	r2, [pc, #364]	@ (800e778 <HAL_TIM_MspPostInit+0x18c>)
 800e60a:	4293      	cmp	r3, r2
 800e60c:	d11e      	bne.n	800e64c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e60e:	2300      	movs	r3, #0
 800e610:	61bb      	str	r3, [r7, #24]
 800e612:	4b5a      	ldr	r3, [pc, #360]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e616:	4a59      	ldr	r2, [pc, #356]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e618:	f043 0301 	orr.w	r3, r3, #1
 800e61c:	6313      	str	r3, [r2, #48]	@ 0x30
 800e61e:	4b57      	ldr	r3, [pc, #348]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e622:	f003 0301 	and.w	r3, r3, #1
 800e626:	61bb      	str	r3, [r7, #24]
 800e628:	69bb      	ldr	r3, [r7, #24]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e62a:	2304      	movs	r3, #4
 800e62c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e62e:	2302      	movs	r3, #2
 800e630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e632:	2300      	movs	r3, #0
 800e634:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e636:	2300      	movs	r3, #0
 800e638:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e63a:	2302      	movs	r3, #2
 800e63c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e63e:	f107 031c 	add.w	r3, r7, #28
 800e642:	4619      	mov	r1, r3
 800e644:	484e      	ldr	r0, [pc, #312]	@ (800e780 <HAL_TIM_MspPostInit+0x194>)
 800e646:	f000 ff19 	bl	800f47c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800e64a:	e091      	b.n	800e770 <HAL_TIM_MspPostInit+0x184>
  else if(timHandle->Instance==TIM9)
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	4a4c      	ldr	r2, [pc, #304]	@ (800e784 <HAL_TIM_MspPostInit+0x198>)
 800e652:	4293      	cmp	r3, r2
 800e654:	d11e      	bne.n	800e694 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800e656:	2300      	movs	r3, #0
 800e658:	617b      	str	r3, [r7, #20]
 800e65a:	4b48      	ldr	r3, [pc, #288]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e65c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e65e:	4a47      	ldr	r2, [pc, #284]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e660:	f043 0310 	orr.w	r3, r3, #16
 800e664:	6313      	str	r3, [r2, #48]	@ 0x30
 800e666:	4b45      	ldr	r3, [pc, #276]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e66a:	f003 0310 	and.w	r3, r3, #16
 800e66e:	617b      	str	r3, [r7, #20]
 800e670:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800e672:	2320      	movs	r3, #32
 800e674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e676:	2302      	movs	r3, #2
 800e678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e67a:	2300      	movs	r3, #0
 800e67c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e67e:	2300      	movs	r3, #0
 800e680:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800e682:	2303      	movs	r3, #3
 800e684:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800e686:	f107 031c 	add.w	r3, r7, #28
 800e68a:	4619      	mov	r1, r3
 800e68c:	483e      	ldr	r0, [pc, #248]	@ (800e788 <HAL_TIM_MspPostInit+0x19c>)
 800e68e:	f000 fef5 	bl	800f47c <HAL_GPIO_Init>
}
 800e692:	e06d      	b.n	800e770 <HAL_TIM_MspPostInit+0x184>
  else if(timHandle->Instance==TIM10)
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	4a3c      	ldr	r2, [pc, #240]	@ (800e78c <HAL_TIM_MspPostInit+0x1a0>)
 800e69a:	4293      	cmp	r3, r2
 800e69c:	d11f      	bne.n	800e6de <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e69e:	2300      	movs	r3, #0
 800e6a0:	613b      	str	r3, [r7, #16]
 800e6a2:	4b36      	ldr	r3, [pc, #216]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e6a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6a6:	4a35      	ldr	r2, [pc, #212]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e6a8:	f043 0302 	orr.w	r3, r3, #2
 800e6ac:	6313      	str	r3, [r2, #48]	@ 0x30
 800e6ae:	4b33      	ldr	r3, [pc, #204]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e6b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6b2:	f003 0302 	and.w	r3, r3, #2
 800e6b6:	613b      	str	r3, [r7, #16]
 800e6b8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800e6ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e6be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e6c0:	2302      	movs	r3, #2
 800e6c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800e6cc:	2303      	movs	r3, #3
 800e6ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e6d0:	f107 031c 	add.w	r3, r7, #28
 800e6d4:	4619      	mov	r1, r3
 800e6d6:	482e      	ldr	r0, [pc, #184]	@ (800e790 <HAL_TIM_MspPostInit+0x1a4>)
 800e6d8:	f000 fed0 	bl	800f47c <HAL_GPIO_Init>
}
 800e6dc:	e048      	b.n	800e770 <HAL_TIM_MspPostInit+0x184>
  else if(timHandle->Instance==TIM11)
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	4a2c      	ldr	r2, [pc, #176]	@ (800e794 <HAL_TIM_MspPostInit+0x1a8>)
 800e6e4:	4293      	cmp	r3, r2
 800e6e6:	d11f      	bne.n	800e728 <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	60fb      	str	r3, [r7, #12]
 800e6ec:	4b23      	ldr	r3, [pc, #140]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e6ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6f0:	4a22      	ldr	r2, [pc, #136]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e6f2:	f043 0302 	orr.w	r3, r3, #2
 800e6f6:	6313      	str	r3, [r2, #48]	@ 0x30
 800e6f8:	4b20      	ldr	r3, [pc, #128]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e6fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6fc:	f003 0302 	and.w	r3, r3, #2
 800e700:	60fb      	str	r3, [r7, #12]
 800e702:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e704:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e708:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e70a:	2302      	movs	r3, #2
 800e70c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e70e:	2300      	movs	r3, #0
 800e710:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e712:	2300      	movs	r3, #0
 800e714:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800e716:	2303      	movs	r3, #3
 800e718:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e71a:	f107 031c 	add.w	r3, r7, #28
 800e71e:	4619      	mov	r1, r3
 800e720:	481b      	ldr	r0, [pc, #108]	@ (800e790 <HAL_TIM_MspPostInit+0x1a4>)
 800e722:	f000 feab 	bl	800f47c <HAL_GPIO_Init>
}
 800e726:	e023      	b.n	800e770 <HAL_TIM_MspPostInit+0x184>
  else if(timHandle->Instance==TIM12)
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	4a1a      	ldr	r2, [pc, #104]	@ (800e798 <HAL_TIM_MspPostInit+0x1ac>)
 800e72e:	4293      	cmp	r3, r2
 800e730:	d11e      	bne.n	800e770 <HAL_TIM_MspPostInit+0x184>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e732:	2300      	movs	r3, #0
 800e734:	60bb      	str	r3, [r7, #8]
 800e736:	4b11      	ldr	r3, [pc, #68]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e73a:	4a10      	ldr	r2, [pc, #64]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e73c:	f043 0302 	orr.w	r3, r3, #2
 800e740:	6313      	str	r3, [r2, #48]	@ 0x30
 800e742:	4b0e      	ldr	r3, [pc, #56]	@ (800e77c <HAL_TIM_MspPostInit+0x190>)
 800e744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e746:	f003 0302 	and.w	r3, r3, #2
 800e74a:	60bb      	str	r3, [r7, #8]
 800e74c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800e74e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800e752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e754:	2302      	movs	r3, #2
 800e756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e758:	2300      	movs	r3, #0
 800e75a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e75c:	2300      	movs	r3, #0
 800e75e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800e760:	2309      	movs	r3, #9
 800e762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e764:	f107 031c 	add.w	r3, r7, #28
 800e768:	4619      	mov	r1, r3
 800e76a:	4809      	ldr	r0, [pc, #36]	@ (800e790 <HAL_TIM_MspPostInit+0x1a4>)
 800e76c:	f000 fe86 	bl	800f47c <HAL_GPIO_Init>
}
 800e770:	bf00      	nop
 800e772:	3730      	adds	r7, #48	@ 0x30
 800e774:	46bd      	mov	sp, r7
 800e776:	bd80      	pop	{r7, pc}
 800e778:	40000c00 	.word	0x40000c00
 800e77c:	40023800 	.word	0x40023800
 800e780:	40020000 	.word	0x40020000
 800e784:	40014000 	.word	0x40014000
 800e788:	40021000 	.word	0x40021000
 800e78c:	40014400 	.word	0x40014400
 800e790:	40020400 	.word	0x40020400
 800e794:	40014800 	.word	0x40014800
 800e798:	40001800 	.word	0x40001800

0800e79c <Start_PWM>:
 * @param  frequency   Desired PWM frequency (Hz)
 * @param  duty_cycle  Duty cycle (0 to 100%)
 * @param  num_pulses  Number of PWM pulses to generate
 */
void Start_PWM(TIM_HandleTypeDef* htim, uint32_t channel, uint32_t frequency, uint32_t duty_cycle, uint32_t num_pulses)
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b088      	sub	sp, #32
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	60f8      	str	r0, [r7, #12]
 800e7a4:	60b9      	str	r1, [r7, #8]
 800e7a6:	607a      	str	r2, [r7, #4]
 800e7a8:	603b      	str	r3, [r7, #0]
    uint32_t timer_clk = 84000000; // APB1 timer clock (adjust if using a different timer clock)
 800e7aa:	4b2e      	ldr	r3, [pc, #184]	@ (800e864 <Start_PWM+0xc8>)
 800e7ac:	61fb      	str	r3, [r7, #28]
    uint32_t prescaler = 84 - 1;   // Timer tick = 1 MHz
 800e7ae:	2353      	movs	r3, #83	@ 0x53
 800e7b0:	61bb      	str	r3, [r7, #24]
    uint32_t period = (timer_clk / ((prescaler + 1) * frequency)) - 1;
 800e7b2:	69bb      	ldr	r3, [r7, #24]
 800e7b4:	3301      	adds	r3, #1
 800e7b6:	687a      	ldr	r2, [r7, #4]
 800e7b8:	fb02 f303 	mul.w	r3, r2, r3
 800e7bc:	69fa      	ldr	r2, [r7, #28]
 800e7be:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7c2:	3b01      	subs	r3, #1
 800e7c4:	617b      	str	r3, [r7, #20]
    uint32_t pulse = (period * duty_cycle) / 100;
 800e7c6:	697b      	ldr	r3, [r7, #20]
 800e7c8:	683a      	ldr	r2, [r7, #0]
 800e7ca:	fb02 f303 	mul.w	r3, r2, r3
 800e7ce:	4a26      	ldr	r2, [pc, #152]	@ (800e868 <Start_PWM+0xcc>)
 800e7d0:	fba2 2303 	umull	r2, r3, r2, r3
 800e7d4:	095b      	lsrs	r3, r3, #5
 800e7d6:	613b      	str	r3, [r7, #16]

    __HAL_TIM_SET_PRESCALER(htim, prescaler);
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	69ba      	ldr	r2, [r7, #24]
 800e7de:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, period);
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	697a      	ldr	r2, [r7, #20]
 800e7e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	697a      	ldr	r2, [r7, #20]
 800e7ec:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d104      	bne.n	800e7fe <Start_PWM+0x62>
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	693a      	ldr	r2, [r7, #16]
 800e7fa:	635a      	str	r2, [r3, #52]	@ 0x34
 800e7fc:	e013      	b.n	800e826 <Start_PWM+0x8a>
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	2b04      	cmp	r3, #4
 800e802:	d104      	bne.n	800e80e <Start_PWM+0x72>
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	681a      	ldr	r2, [r3, #0]
 800e808:	693b      	ldr	r3, [r7, #16]
 800e80a:	6393      	str	r3, [r2, #56]	@ 0x38
 800e80c:	e00b      	b.n	800e826 <Start_PWM+0x8a>
 800e80e:	68bb      	ldr	r3, [r7, #8]
 800e810:	2b08      	cmp	r3, #8
 800e812:	d104      	bne.n	800e81e <Start_PWM+0x82>
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	681a      	ldr	r2, [r3, #0]
 800e818:	693b      	ldr	r3, [r7, #16]
 800e81a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800e81c:	e003      	b.n	800e826 <Start_PWM+0x8a>
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	681a      	ldr	r2, [r3, #0]
 800e822:	693b      	ldr	r3, [r7, #16]
 800e824:	6413      	str	r3, [r2, #64]	@ 0x40

    target_pulses = num_pulses;
 800e826:	4a11      	ldr	r2, [pc, #68]	@ (800e86c <Start_PWM+0xd0>)
 800e828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e82a:	6013      	str	r3, [r2, #0]
    pulse_count = 0;
 800e82c:	4b10      	ldr	r3, [pc, #64]	@ (800e870 <Start_PWM+0xd4>)
 800e82e:	2200      	movs	r2, #0
 800e830:	601a      	str	r2, [r3, #0]

    __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	f06f 0201 	mvn.w	r2, #1
 800e83a:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	68da      	ldr	r2, [r3, #12]
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	f042 0201 	orr.w	r2, r2, #1
 800e84a:	60da      	str	r2, [r3, #12]
    HAL_TIM_PWM_Start(htim, channel);
 800e84c:	68b9      	ldr	r1, [r7, #8]
 800e84e:	68f8      	ldr	r0, [r7, #12]
 800e850:	f003 f95c 	bl	8011b0c <HAL_TIM_PWM_Start>
    HAL_TIM_Base_Start(htim);
 800e854:	68f8      	ldr	r0, [r7, #12]
 800e856:	f002 fff9 	bl	801184c <HAL_TIM_Base_Start>
}
 800e85a:	bf00      	nop
 800e85c:	3720      	adds	r7, #32
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}
 800e862:	bf00      	nop
 800e864:	0501bd00 	.word	0x0501bd00
 800e868:	51eb851f 	.word	0x51eb851f
 800e86c:	200005d0 	.word	0x200005d0
 800e870:	200005cc 	.word	0x200005cc

0800e874 <Stop_PWM>:
 *         This parameter can be one of the following values:
 *         TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_4
 * @retval None
 */
void Stop_PWM(TIM_HandleTypeDef *htim, uint32_t channel)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b082      	sub	sp, #8
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
 800e87c:	6039      	str	r1, [r7, #0]
    HAL_TIM_PWM_Stop(htim, channel);
 800e87e:	6839      	ldr	r1, [r7, #0]
 800e880:	6878      	ldr	r0, [r7, #4]
 800e882:	f003 fa0b 	bl	8011c9c <HAL_TIM_PWM_Stop>
    HAL_TIM_Base_Stop_IT(htim); // Stop interrupt
 800e886:	6878      	ldr	r0, [r7, #4]
 800e888:	f003 f8b8 	bl	80119fc <HAL_TIM_Base_Stop_IT>
}
 800e88c:	bf00      	nop
 800e88e:	3708      	adds	r7, #8
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}

0800e894 <HAL_TIM_PeriodElapsedCallback>:
 *         - Calculates time difference (handle overflow)
 *         - Computes frequency
 *         - Performs optional software averaging
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b082      	sub	sp, #8
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
//		        Read_Frequency_TIM4_CH1();
//		        HAL_UART_Transmit(&huart3, (uint8_t *)"e\n",1, 100);
//
//	}

	if (htim->Instance == TIM3) {
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	4a40      	ldr	r2, [pc, #256]	@ (800e9a4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d104      	bne.n	800e8b0 <HAL_TIM_PeriodElapsedCallback+0x1c>
		tim3_overflow++; // This increments on every timer overflow (count wraps)
 800e8a6:	4b40      	ldr	r3, [pc, #256]	@ (800e9a8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	4a3e      	ldr	r2, [pc, #248]	@ (800e9a8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800e8ae:	6013      	str	r3, [r2, #0]
	}


    if (htim->Instance == TIM2)  // Timeout occurred
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e8b8:	d114      	bne.n	800e8e4 <HAL_TIM_PeriodElapsedCallback+0x50>
        {
            receptionActive = 0;
 800e8ba:	4b3c      	ldr	r3, [pc, #240]	@ (800e9ac <HAL_TIM_PeriodElapsedCallback+0x118>)
 800e8bc:	2200      	movs	r2, #0
 800e8be:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 800e8c0:	4b3b      	ldr	r3, [pc, #236]	@ (800e9b0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, strlen((const char *)rxBuffer), 100);
 800e8c6:	483b      	ldr	r0, [pc, #236]	@ (800e9b4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800e8c8:	f7f9 fd02 	bl	80082d0 <strlen>
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	b29a      	uxth	r2, r3
 800e8d0:	2364      	movs	r3, #100	@ 0x64
 800e8d2:	4938      	ldr	r1, [pc, #224]	@ (800e9b4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800e8d4:	4838      	ldr	r0, [pc, #224]	@ (800e9b8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800e8d6:	f004 f9f5 	bl	8012cc4 <HAL_UART_Transmit>
            memset(rxBuffer, 0, sizeof(rxBuffer)); // Clear buffer
 800e8da:	2232      	movs	r2, #50	@ 0x32
 800e8dc:	2100      	movs	r1, #0
 800e8de:	4835      	ldr	r0, [pc, #212]	@ (800e9b4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800e8e0:	f006 fc22 	bl	8015128 <memset>
     //      HAL_UART_Transmit(&huart3, (uint8_t *)"Incomplete Command\n",19, I2C_Delay_Ms);


  //          HAL_TIM_Base_Stop_IT(&htim2);  // Stop the timeout timer
        }
        if (htim->Instance == TIM12) {
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	4a34      	ldr	r2, [pc, #208]	@ (800e9bc <HAL_TIM_PeriodElapsedCallback+0x128>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d11e      	bne.n	800e92c <HAL_TIM_PeriodElapsedCallback+0x98>
        	 pulse_count++;
 800e8ee:	4b34      	ldr	r3, [pc, #208]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	3301      	adds	r3, #1
 800e8f4:	4a32      	ldr	r2, [pc, #200]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e8f6:	6013      	str	r3, [r2, #0]
        	 if((Sensor_Read(Rocking_Home_Sensor)==1)) home_cnt++;
 800e8f8:	4b32      	ldr	r3, [pc, #200]	@ (800e9c4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800e8fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e8fe:	f7ff f8eb 	bl	800dad8 <Sensor_Read>
 800e902:	4603      	mov	r3, r0
 800e904:	2b01      	cmp	r3, #1
 800e906:	d104      	bne.n	800e912 <HAL_TIM_PeriodElapsedCallback+0x7e>
 800e908:	4b2f      	ldr	r3, [pc, #188]	@ (800e9c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	3301      	adds	r3, #1
 800e90e:	4a2e      	ldr	r2, [pc, #184]	@ (800e9c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800e910:	6013      	str	r3, [r2, #0]
        	 if((Sensor_Read(Rocking_Plate_Sensor)==0))   plate_cnt++;
 800e912:	4b2e      	ldr	r3, [pc, #184]	@ (800e9cc <HAL_TIM_PeriodElapsedCallback+0x138>)
 800e914:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e918:	f7ff f8de 	bl	800dad8 <Sensor_Read>
 800e91c:	4603      	mov	r3, r0
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d104      	bne.n	800e92c <HAL_TIM_PeriodElapsedCallback+0x98>
 800e922:	4b2b      	ldr	r3, [pc, #172]	@ (800e9d0 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	3301      	adds	r3, #1
 800e928:	4a29      	ldr	r2, [pc, #164]	@ (800e9d0 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800e92a:	6013      	str	r3, [r2, #0]

       //         Send_Count(pulse_count);
           //   HAL_UART_Transmit(&huart3, (uint8_t *)"d\n",1, 100);
          //      Sensor_Sensed++;
            }
        if (htim->Instance == TIM9) {
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	4a28      	ldr	r2, [pc, #160]	@ (800e9d4 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800e932:	4293      	cmp	r3, r2
 800e934:	d11e      	bne.n	800e974 <HAL_TIM_PeriodElapsedCallback+0xe0>
                pulse_count++;
 800e936:	4b22      	ldr	r3, [pc, #136]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	3301      	adds	r3, #1
 800e93c:	4a20      	ldr	r2, [pc, #128]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e93e:	6013      	str	r3, [r2, #0]
      //          Send_Count(pulse_count);
                if((Sensor_Read(Rocking_Home_Sensor)==1)) home_cnt++;
 800e940:	4b20      	ldr	r3, [pc, #128]	@ (800e9c4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800e942:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e946:	f7ff f8c7 	bl	800dad8 <Sensor_Read>
 800e94a:	4603      	mov	r3, r0
 800e94c:	2b01      	cmp	r3, #1
 800e94e:	d104      	bne.n	800e95a <HAL_TIM_PeriodElapsedCallback+0xc6>
 800e950:	4b1d      	ldr	r3, [pc, #116]	@ (800e9c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	3301      	adds	r3, #1
 800e956:	4a1c      	ldr	r2, [pc, #112]	@ (800e9c8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800e958:	6013      	str	r3, [r2, #0]
                if((Sensor_Read(Rocking_Plate_Sensor)==0))   plate_cnt++;
 800e95a:	4b1c      	ldr	r3, [pc, #112]	@ (800e9cc <HAL_TIM_PeriodElapsedCallback+0x138>)
 800e95c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e960:	f7ff f8ba 	bl	800dad8 <Sensor_Read>
 800e964:	4603      	mov	r3, r0
 800e966:	2b00      	cmp	r3, #0
 800e968:	d104      	bne.n	800e974 <HAL_TIM_PeriodElapsedCallback+0xe0>
 800e96a:	4b19      	ldr	r3, [pc, #100]	@ (800e9d0 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	3301      	adds	r3, #1
 800e970:	4a17      	ldr	r2, [pc, #92]	@ (800e9d0 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800e972:	6013      	str	r3, [r2, #0]
               // HAL_UART_Transmit(&huart3, (uint8_t *)"a\n",1, 100);
            }
        if (htim->Instance == TIM10) {
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	4a17      	ldr	r2, [pc, #92]	@ (800e9d8 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800e97a:	4293      	cmp	r3, r2
 800e97c:	d104      	bne.n	800e988 <HAL_TIM_PeriodElapsedCallback+0xf4>
                   pulse_count++; // Increment pulse counter
 800e97e:	4b10      	ldr	r3, [pc, #64]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	3301      	adds	r3, #1
 800e984:	4a0e      	ldr	r2, [pc, #56]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e986:	6013      	str	r3, [r2, #0]
          //         Send_Count(pulse_count);
          //         HAL_UART_Transmit(&huart3, (uint8_t *)"b\n",1, 100);

               }
        if (htim->Instance == TIM11) {                      //PROBE AND NOZZLE IN 4, NOZZLE IN 8 AND 16
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	4a13      	ldr	r2, [pc, #76]	@ (800e9dc <HAL_TIM_PeriodElapsedCallback+0x148>)
 800e98e:	4293      	cmp	r3, r2
 800e990:	d104      	bne.n	800e99c <HAL_TIM_PeriodElapsedCallback+0x108>
               pulse_count++; // Increment pulse counter
 800e992:	4b0b      	ldr	r3, [pc, #44]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	3301      	adds	r3, #1
 800e998:	4a09      	ldr	r2, [pc, #36]	@ (800e9c0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800e99a:	6013      	str	r3, [r2, #0]
       //        HAL_UART_Transmit(&huart3, (uint8_t *)"c\n",1, 100);

           }


}
 800e99c:	bf00      	nop
 800e99e:	3708      	adds	r7, #8
 800e9a0:	46bd      	mov	sp, r7
 800e9a2:	bd80      	pop	{r7, pc}
 800e9a4:	40000400 	.word	0x40000400
 800e9a8:	200005d4 	.word	0x200005d4
 800e9ac:	20000560 	.word	0x20000560
 800e9b0:	2000055f 	.word	0x2000055f
 800e9b4:	200004f8 	.word	0x200004f8
 800e9b8:	200008a8 	.word	0x200008a8
 800e9bc:	40001800 	.word	0x40001800
 800e9c0:	200005cc 	.word	0x200005cc
 800e9c4:	200002a0 	.word	0x200002a0
 800e9c8:	200004e8 	.word	0x200004e8
 800e9cc:	200002a8 	.word	0x200002a8
 800e9d0:	200004e4 	.word	0x200004e4
 800e9d4:	40014000 	.word	0x40014000
 800e9d8:	40014400 	.word	0x40014400
 800e9dc:	40014800 	.word	0x40014800

0800e9e0 <HAL_TIM_IC_CaptureCallback>:
//	          }
//	      }
//}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
  {
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b082      	sub	sp, #8
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	6078      	str	r0, [r7, #4]
//	  putchr('a');
      if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	4a19      	ldr	r2, [pc, #100]	@ (800ea54 <HAL_TIM_IC_CaptureCallback+0x74>)
 800e9ee:	4293      	cmp	r3, r2
 800e9f0:	d12c      	bne.n	800ea4c <HAL_TIM_IC_CaptureCallback+0x6c>
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	7f1b      	ldrb	r3, [r3, #28]
 800e9f6:	2b08      	cmp	r3, #8
 800e9f8:	d128      	bne.n	800ea4c <HAL_TIM_IC_CaptureCallback+0x6c>
      {
    //	  putchr('b');
          if (capture_ready == 0)
 800e9fa:	4b17      	ldr	r3, [pc, #92]	@ (800ea58 <HAL_TIM_IC_CaptureCallback+0x78>)
 800e9fc:	781b      	ldrb	r3, [r3, #0]
 800e9fe:	b2db      	uxtb	r3, r3
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d10f      	bne.n	800ea24 <HAL_TIM_IC_CaptureCallback+0x44>
          {
              capture_val_1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 800ea04:	210c      	movs	r1, #12
 800ea06:	6878      	ldr	r0, [r7, #4]
 800ea08:	f003 fc74 	bl	80122f4 <HAL_TIM_ReadCapturedValue>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	4a13      	ldr	r2, [pc, #76]	@ (800ea5c <HAL_TIM_IC_CaptureCallback+0x7c>)
 800ea10:	6013      	str	r3, [r2, #0]
              last_capture_tick = HAL_GetTick();
 800ea12:	f000 fb5f 	bl	800f0d4 <HAL_GetTick>
 800ea16:	4603      	mov	r3, r0
 800ea18:	4a11      	ldr	r2, [pc, #68]	@ (800ea60 <HAL_TIM_IC_CaptureCallback+0x80>)
 800ea1a:	6013      	str	r3, [r2, #0]
              capture_ready = 1;
 800ea1c:	4b0e      	ldr	r3, [pc, #56]	@ (800ea58 <HAL_TIM_IC_CaptureCallback+0x78>)
 800ea1e:	2201      	movs	r2, #1
 800ea20:	701a      	strb	r2, [r3, #0]
              last_capture_tick = HAL_GetTick();
              capture_ready = 2;
        //      putchr('d');
          }
      }
  }
 800ea22:	e013      	b.n	800ea4c <HAL_TIM_IC_CaptureCallback+0x6c>
          else if (capture_ready == 1)
 800ea24:	4b0c      	ldr	r3, [pc, #48]	@ (800ea58 <HAL_TIM_IC_CaptureCallback+0x78>)
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	b2db      	uxtb	r3, r3
 800ea2a:	2b01      	cmp	r3, #1
 800ea2c:	d10e      	bne.n	800ea4c <HAL_TIM_IC_CaptureCallback+0x6c>
              capture_val_2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 800ea2e:	210c      	movs	r1, #12
 800ea30:	6878      	ldr	r0, [r7, #4]
 800ea32:	f003 fc5f 	bl	80122f4 <HAL_TIM_ReadCapturedValue>
 800ea36:	4603      	mov	r3, r0
 800ea38:	4a0a      	ldr	r2, [pc, #40]	@ (800ea64 <HAL_TIM_IC_CaptureCallback+0x84>)
 800ea3a:	6013      	str	r3, [r2, #0]
              last_capture_tick = HAL_GetTick();
 800ea3c:	f000 fb4a 	bl	800f0d4 <HAL_GetTick>
 800ea40:	4603      	mov	r3, r0
 800ea42:	4a07      	ldr	r2, [pc, #28]	@ (800ea60 <HAL_TIM_IC_CaptureCallback+0x80>)
 800ea44:	6013      	str	r3, [r2, #0]
              capture_ready = 2;
 800ea46:	4b04      	ldr	r3, [pc, #16]	@ (800ea58 <HAL_TIM_IC_CaptureCallback+0x78>)
 800ea48:	2202      	movs	r2, #2
 800ea4a:	701a      	strb	r2, [r3, #0]
  }
 800ea4c:	bf00      	nop
 800ea4e:	3708      	adds	r7, #8
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}
 800ea54:	40010000 	.word	0x40010000
 800ea58:	2000056c 	.word	0x2000056c
 800ea5c:	20000564 	.word	0x20000564
 800ea60:	20000570 	.word	0x20000570
 800ea64:	20000568 	.word	0x20000568

0800ea68 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800ea6c:	4b11      	ldr	r3, [pc, #68]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea6e:	4a12      	ldr	r2, [pc, #72]	@ (800eab8 <MX_UART4_Init+0x50>)
 800ea70:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800ea72:	4b10      	ldr	r3, [pc, #64]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800ea78:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800ea7a:	4b0e      	ldr	r3, [pc, #56]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea7c:	2200      	movs	r2, #0
 800ea7e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800ea80:	4b0c      	ldr	r3, [pc, #48]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea82:	2200      	movs	r2, #0
 800ea84:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800ea86:	4b0b      	ldr	r3, [pc, #44]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea88:	2200      	movs	r2, #0
 800ea8a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800ea8c:	4b09      	ldr	r3, [pc, #36]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea8e:	220c      	movs	r2, #12
 800ea90:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ea92:	4b08      	ldr	r3, [pc, #32]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea94:	2200      	movs	r2, #0
 800ea96:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800ea98:	4b06      	ldr	r3, [pc, #24]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800ea9e:	4805      	ldr	r0, [pc, #20]	@ (800eab4 <MX_UART4_Init+0x4c>)
 800eaa0:	f004 f8c0 	bl	8012c24 <HAL_UART_Init>
 800eaa4:	4603      	mov	r3, r0
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d001      	beq.n	800eaae <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800eaaa:	f7fe ff55 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800eaae:	bf00      	nop
 800eab0:	bd80      	pop	{r7, pc}
 800eab2:	bf00      	nop
 800eab4:	20000818 	.word	0x20000818
 800eab8:	40004c00 	.word	0x40004c00

0800eabc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800eac0:	4b11      	ldr	r3, [pc, #68]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800eac2:	4a12      	ldr	r2, [pc, #72]	@ (800eb0c <MX_USART1_UART_Init+0x50>)
 800eac4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800eac6:	4b10      	ldr	r3, [pc, #64]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800eac8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800eacc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800eace:	4b0e      	ldr	r3, [pc, #56]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800ead0:	2200      	movs	r2, #0
 800ead2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800ead4:	4b0c      	ldr	r3, [pc, #48]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800ead6:	2200      	movs	r2, #0
 800ead8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800eada:	4b0b      	ldr	r3, [pc, #44]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800eadc:	2200      	movs	r2, #0
 800eade:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800eae0:	4b09      	ldr	r3, [pc, #36]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800eae2:	220c      	movs	r2, #12
 800eae4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800eae6:	4b08      	ldr	r3, [pc, #32]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800eae8:	2200      	movs	r2, #0
 800eaea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800eaec:	4b06      	ldr	r3, [pc, #24]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800eaee:	2200      	movs	r2, #0
 800eaf0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800eaf2:	4805      	ldr	r0, [pc, #20]	@ (800eb08 <MX_USART1_UART_Init+0x4c>)
 800eaf4:	f004 f896 	bl	8012c24 <HAL_UART_Init>
 800eaf8:	4603      	mov	r3, r0
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d001      	beq.n	800eb02 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800eafe:	f7fe ff2b 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800eb02:	bf00      	nop
 800eb04:	bd80      	pop	{r7, pc}
 800eb06:	bf00      	nop
 800eb08:	20000860 	.word	0x20000860
 800eb0c:	40011000 	.word	0x40011000

0800eb10 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800eb14:	4b11      	ldr	r3, [pc, #68]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb16:	4a12      	ldr	r2, [pc, #72]	@ (800eb60 <MX_USART3_UART_Init+0x50>)
 800eb18:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800eb1a:	4b10      	ldr	r3, [pc, #64]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb1c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800eb20:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800eb22:	4b0e      	ldr	r3, [pc, #56]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb24:	2200      	movs	r2, #0
 800eb26:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800eb28:	4b0c      	ldr	r3, [pc, #48]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800eb2e:	4b0b      	ldr	r3, [pc, #44]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb30:	2200      	movs	r2, #0
 800eb32:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800eb34:	4b09      	ldr	r3, [pc, #36]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb36:	220c      	movs	r2, #12
 800eb38:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800eb3a:	4b08      	ldr	r3, [pc, #32]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800eb40:	4b06      	ldr	r3, [pc, #24]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb42:	2200      	movs	r2, #0
 800eb44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800eb46:	4805      	ldr	r0, [pc, #20]	@ (800eb5c <MX_USART3_UART_Init+0x4c>)
 800eb48:	f004 f86c 	bl	8012c24 <HAL_UART_Init>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d001      	beq.n	800eb56 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800eb52:	f7fe ff01 	bl	800d958 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800eb56:	bf00      	nop
 800eb58:	bd80      	pop	{r7, pc}
 800eb5a:	bf00      	nop
 800eb5c:	200008a8 	.word	0x200008a8
 800eb60:	40004800 	.word	0x40004800

0800eb64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b08e      	sub	sp, #56	@ 0x38
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eb6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eb70:	2200      	movs	r2, #0
 800eb72:	601a      	str	r2, [r3, #0]
 800eb74:	605a      	str	r2, [r3, #4]
 800eb76:	609a      	str	r2, [r3, #8]
 800eb78:	60da      	str	r2, [r3, #12]
 800eb7a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	4a54      	ldr	r2, [pc, #336]	@ (800ecd4 <HAL_UART_MspInit+0x170>)
 800eb82:	4293      	cmp	r3, r2
 800eb84:	d12d      	bne.n	800ebe2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800eb86:	2300      	movs	r3, #0
 800eb88:	623b      	str	r3, [r7, #32]
 800eb8a:	4b53      	ldr	r3, [pc, #332]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800eb8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb8e:	4a52      	ldr	r2, [pc, #328]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800eb90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800eb94:	6413      	str	r3, [r2, #64]	@ 0x40
 800eb96:	4b50      	ldr	r3, [pc, #320]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800eb98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800eb9e:	623b      	str	r3, [r7, #32]
 800eba0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800eba2:	2300      	movs	r3, #0
 800eba4:	61fb      	str	r3, [r7, #28]
 800eba6:	4b4c      	ldr	r3, [pc, #304]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800eba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebaa:	4a4b      	ldr	r2, [pc, #300]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ebac:	f043 0304 	orr.w	r3, r3, #4
 800ebb0:	6313      	str	r3, [r2, #48]	@ 0x30
 800ebb2:	4b49      	ldr	r3, [pc, #292]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ebb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebb6:	f003 0304 	and.w	r3, r3, #4
 800ebba:	61fb      	str	r3, [r7, #28]
 800ebbc:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800ebbe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800ebc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ebc4:	2302      	movs	r3, #2
 800ebc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ebc8:	2300      	movs	r3, #0
 800ebca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ebcc:	2303      	movs	r3, #3
 800ebce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800ebd0:	2308      	movs	r3, #8
 800ebd2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ebd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ebd8:	4619      	mov	r1, r3
 800ebda:	4840      	ldr	r0, [pc, #256]	@ (800ecdc <HAL_UART_MspInit+0x178>)
 800ebdc:	f000 fc4e 	bl	800f47c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800ebe0:	e074      	b.n	800eccc <HAL_UART_MspInit+0x168>
  else if(uartHandle->Instance==USART1)
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	4a3e      	ldr	r2, [pc, #248]	@ (800ece0 <HAL_UART_MspInit+0x17c>)
 800ebe8:	4293      	cmp	r3, r2
 800ebea:	d135      	bne.n	800ec58 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART1_CLK_ENABLE();
 800ebec:	2300      	movs	r3, #0
 800ebee:	61bb      	str	r3, [r7, #24]
 800ebf0:	4b39      	ldr	r3, [pc, #228]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ebf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebf4:	4a38      	ldr	r2, [pc, #224]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ebf6:	f043 0310 	orr.w	r3, r3, #16
 800ebfa:	6453      	str	r3, [r2, #68]	@ 0x44
 800ebfc:	4b36      	ldr	r3, [pc, #216]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ebfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ec00:	f003 0310 	and.w	r3, r3, #16
 800ec04:	61bb      	str	r3, [r7, #24]
 800ec06:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ec08:	2300      	movs	r3, #0
 800ec0a:	617b      	str	r3, [r7, #20]
 800ec0c:	4b32      	ldr	r3, [pc, #200]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec10:	4a31      	ldr	r2, [pc, #196]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec12:	f043 0301 	orr.w	r3, r3, #1
 800ec16:	6313      	str	r3, [r2, #48]	@ 0x30
 800ec18:	4b2f      	ldr	r3, [pc, #188]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec1c:	f003 0301 	and.w	r3, r3, #1
 800ec20:	617b      	str	r3, [r7, #20]
 800ec22:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800ec24:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800ec28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec2a:	2302      	movs	r3, #2
 800ec2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec2e:	2300      	movs	r3, #0
 800ec30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ec32:	2303      	movs	r3, #3
 800ec34:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800ec36:	2307      	movs	r3, #7
 800ec38:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ec3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ec3e:	4619      	mov	r1, r3
 800ec40:	4828      	ldr	r0, [pc, #160]	@ (800ece4 <HAL_UART_MspInit+0x180>)
 800ec42:	f000 fc1b 	bl	800f47c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800ec46:	2200      	movs	r2, #0
 800ec48:	2100      	movs	r1, #0
 800ec4a:	2025      	movs	r0, #37	@ 0x25
 800ec4c:	f000 fb4d 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800ec50:	2025      	movs	r0, #37	@ 0x25
 800ec52:	f000 fb66 	bl	800f322 <HAL_NVIC_EnableIRQ>
}
 800ec56:	e039      	b.n	800eccc <HAL_UART_MspInit+0x168>
  else if(uartHandle->Instance==USART3)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	4a22      	ldr	r2, [pc, #136]	@ (800ece8 <HAL_UART_MspInit+0x184>)
 800ec5e:	4293      	cmp	r3, r2
 800ec60:	d134      	bne.n	800eccc <HAL_UART_MspInit+0x168>
    __HAL_RCC_USART3_CLK_ENABLE();
 800ec62:	2300      	movs	r3, #0
 800ec64:	613b      	str	r3, [r7, #16]
 800ec66:	4b1c      	ldr	r3, [pc, #112]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec6a:	4a1b      	ldr	r2, [pc, #108]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ec70:	6413      	str	r3, [r2, #64]	@ 0x40
 800ec72:	4b19      	ldr	r3, [pc, #100]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ec7a:	613b      	str	r3, [r7, #16]
 800ec7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ec7e:	2300      	movs	r3, #0
 800ec80:	60fb      	str	r3, [r7, #12]
 800ec82:	4b15      	ldr	r3, [pc, #84]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec86:	4a14      	ldr	r2, [pc, #80]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec88:	f043 0308 	orr.w	r3, r3, #8
 800ec8c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ec8e:	4b12      	ldr	r3, [pc, #72]	@ (800ecd8 <HAL_UART_MspInit+0x174>)
 800ec90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec92:	f003 0308 	and.w	r3, r3, #8
 800ec96:	60fb      	str	r3, [r7, #12]
 800ec98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800ec9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800ec9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eca0:	2302      	movs	r3, #2
 800eca2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eca4:	2300      	movs	r3, #0
 800eca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800eca8:	2303      	movs	r3, #3
 800ecaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800ecac:	2307      	movs	r3, #7
 800ecae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ecb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ecb4:	4619      	mov	r1, r3
 800ecb6:	480d      	ldr	r0, [pc, #52]	@ (800ecec <HAL_UART_MspInit+0x188>)
 800ecb8:	f000 fbe0 	bl	800f47c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	2100      	movs	r1, #0
 800ecc0:	2027      	movs	r0, #39	@ 0x27
 800ecc2:	f000 fb12 	bl	800f2ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800ecc6:	2027      	movs	r0, #39	@ 0x27
 800ecc8:	f000 fb2b 	bl	800f322 <HAL_NVIC_EnableIRQ>
}
 800eccc:	bf00      	nop
 800ecce:	3738      	adds	r7, #56	@ 0x38
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}
 800ecd4:	40004c00 	.word	0x40004c00
 800ecd8:	40023800 	.word	0x40023800
 800ecdc:	40020800 	.word	0x40020800
 800ece0:	40011000 	.word	0x40011000
 800ece4:	40020000 	.word	0x40020000
 800ece8:	40004800 	.word	0x40004800
 800ecec:	40020c00 	.word	0x40020c00

0800ecf0 <putchr>:
  }
}

/* USER CODE BEGIN 1 */
void putchr(char senddata)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b082      	sub	sp, #8
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart3,(uint8_t *)&senddata ,1, HAL_MAX_DELAY);
 800ecfa:	1df9      	adds	r1, r7, #7
 800ecfc:	f04f 33ff 	mov.w	r3, #4294967295
 800ed00:	2201      	movs	r2, #1
 800ed02:	4803      	ldr	r0, [pc, #12]	@ (800ed10 <putchr+0x20>)
 800ed04:	f003 ffde 	bl	8012cc4 <HAL_UART_Transmit>
}
 800ed08:	bf00      	nop
 800ed0a:	3708      	adds	r7, #8
 800ed0c:	46bd      	mov	sp, r7
 800ed0e:	bd80      	pop	{r7, pc}
 800ed10:	200008a8 	.word	0x200008a8

0800ed14 <putstr>:
void putstr(char *senddata)
{
 800ed14:	b580      	push	{r7, lr}
 800ed16:	b082      	sub	sp, #8
 800ed18:	af00      	add	r7, sp, #0
 800ed1a:	6078      	str	r0, [r7, #4]
//	HAL_UART_Transmit(&huart3,(uint8_t *)&senddata ,1, HAL_MAX_DELAY);
	 while (*senddata) {  // Loop until the string reaches the null terminator
 800ed1c:	e009      	b.n	800ed32 <putstr+0x1e>
	        HAL_UART_Transmit(&huart3, (uint8_t*)senddata, 1, HAL_MAX_DELAY); // Send 1 byte at a time
 800ed1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ed22:	2201      	movs	r2, #1
 800ed24:	6879      	ldr	r1, [r7, #4]
 800ed26:	4807      	ldr	r0, [pc, #28]	@ (800ed44 <putstr+0x30>)
 800ed28:	f003 ffcc 	bl	8012cc4 <HAL_UART_Transmit>
	        senddata++; // Move to the next character in the string
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	3301      	adds	r3, #1
 800ed30:	607b      	str	r3, [r7, #4]
	 while (*senddata) {  // Loop until the string reaches the null terminator
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d1f1      	bne.n	800ed1e <putstr+0xa>
	    }
}
 800ed3a:	bf00      	nop
 800ed3c:	bf00      	nop
 800ed3e:	3708      	adds	r7, #8
 800ed40:	46bd      	mov	sp, r7
 800ed42:	bd80      	pop	{r7, pc}
 800ed44:	200008a8 	.word	0x200008a8

0800ed48 <delay_ms>:
    char msg[64];
    snprintf(msg, sizeof(msg), "Frequency: %lu Hz\r\n", freq);
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}
void delay_ms(unsigned int time)
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b082      	sub	sp, #8
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
	HAL_Delay(time);
 800ed50:	6878      	ldr	r0, [r7, #4]
 800ed52:	f000 f9cb 	bl	800f0ec <HAL_Delay>
}
 800ed56:	bf00      	nop
 800ed58:	3708      	adds	r7, #8
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}
	...

0800ed60 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b082      	sub	sp, #8
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	4a45      	ldr	r2, [pc, #276]	@ (800ee84 <HAL_UART_RxCpltCallback+0x124>)
 800ed6e:	4293      	cmp	r3, r2
 800ed70:	f040 8084 	bne.w	800ee7c <HAL_UART_RxCpltCallback+0x11c>
		{
			// Case 1: New command start condition
			if (!receptionActive && !commandDetected)
 800ed74:	4b44      	ldr	r3, [pc, #272]	@ (800ee88 <HAL_UART_RxCpltCallback+0x128>)
 800ed76:	781b      	ldrb	r3, [r3, #0]
 800ed78:	b2db      	uxtb	r3, r3
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d11a      	bne.n	800edb4 <HAL_UART_RxCpltCallback+0x54>
 800ed7e:	4b43      	ldr	r3, [pc, #268]	@ (800ee8c <HAL_UART_RxCpltCallback+0x12c>)
 800ed80:	781b      	ldrb	r3, [r3, #0]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d116      	bne.n	800edb4 <HAL_UART_RxCpltCallback+0x54>
			{
				if (rxByte == '!')
 800ed86:	4b42      	ldr	r3, [pc, #264]	@ (800ee90 <HAL_UART_RxCpltCallback+0x130>)
 800ed88:	781b      	ldrb	r3, [r3, #0]
 800ed8a:	2b21      	cmp	r3, #33	@ 0x21
 800ed8c:	d171      	bne.n	800ee72 <HAL_UART_RxCpltCallback+0x112>
				{
					receptionActive = 1;
 800ed8e:	4b3e      	ldr	r3, [pc, #248]	@ (800ee88 <HAL_UART_RxCpltCallback+0x128>)
 800ed90:	2201      	movs	r2, #1
 800ed92:	701a      	strb	r2, [r3, #0]
					rxIndex = 0;
 800ed94:	4b3f      	ldr	r3, [pc, #252]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800ed96:	2200      	movs	r2, #0
 800ed98:	701a      	strb	r2, [r3, #0]
					rxBuffer[rxIndex++] = rxByte;
 800ed9a:	4b3e      	ldr	r3, [pc, #248]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800ed9c:	781b      	ldrb	r3, [r3, #0]
 800ed9e:	b2db      	uxtb	r3, r3
 800eda0:	1c5a      	adds	r2, r3, #1
 800eda2:	b2d1      	uxtb	r1, r2
 800eda4:	4a3b      	ldr	r2, [pc, #236]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800eda6:	7011      	strb	r1, [r2, #0]
 800eda8:	461a      	mov	r2, r3
 800edaa:	4b39      	ldr	r3, [pc, #228]	@ (800ee90 <HAL_UART_RxCpltCallback+0x130>)
 800edac:	7819      	ldrb	r1, [r3, #0]
 800edae:	4b3a      	ldr	r3, [pc, #232]	@ (800ee98 <HAL_UART_RxCpltCallback+0x138>)
 800edb0:	5499      	strb	r1, [r3, r2]
				if (rxByte == '!')
 800edb2:	e05e      	b.n	800ee72 <HAL_UART_RxCpltCallback+0x112>
			//		HAL_TIM_Base_Start_IT(&htim2);  // Start timeout timer
				}
			}
			// Case 2: Still processing previous command – discard incoming '!' if any
			else if (!receptionActive && commandDetected)
 800edb4:	4b34      	ldr	r3, [pc, #208]	@ (800ee88 <HAL_UART_RxCpltCallback+0x128>)
 800edb6:	781b      	ldrb	r3, [r3, #0]
 800edb8:	b2db      	uxtb	r3, r3
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d10d      	bne.n	800edda <HAL_UART_RxCpltCallback+0x7a>
 800edbe:	4b33      	ldr	r3, [pc, #204]	@ (800ee8c <HAL_UART_RxCpltCallback+0x12c>)
 800edc0:	781b      	ldrb	r3, [r3, #0]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d009      	beq.n	800edda <HAL_UART_RxCpltCallback+0x7a>
			{
				if (rxByte == '!')
 800edc6:	4b32      	ldr	r3, [pc, #200]	@ (800ee90 <HAL_UART_RxCpltCallback+0x130>)
 800edc8:	781b      	ldrb	r3, [r3, #0]
 800edca:	2b21      	cmp	r3, #33	@ 0x21
 800edcc:	d151      	bne.n	800ee72 <HAL_UART_RxCpltCallback+0x112>
				{
					// Discard this stray '!' received while busy
					 HAL_UART_Receive_IT(&huart3, &rxByte, 1);
 800edce:	2201      	movs	r2, #1
 800edd0:	492f      	ldr	r1, [pc, #188]	@ (800ee90 <HAL_UART_RxCpltCallback+0x130>)
 800edd2:	4832      	ldr	r0, [pc, #200]	@ (800ee9c <HAL_UART_RxCpltCallback+0x13c>)
 800edd4:	f004 f801 	bl	8012dda <HAL_UART_Receive_IT>
					return;
 800edd8:	e050      	b.n	800ee7c <HAL_UART_RxCpltCallback+0x11c>
				}
			}
			// Case 3: Command reception in progress
			else if (receptionActive)
 800edda:	4b2b      	ldr	r3, [pc, #172]	@ (800ee88 <HAL_UART_RxCpltCallback+0x128>)
 800eddc:	781b      	ldrb	r3, [r3, #0]
 800edde:	b2db      	uxtb	r3, r3
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d046      	beq.n	800ee72 <HAL_UART_RxCpltCallback+0x112>
			{
				if (rxIndex < RX_BUFFER_SIZE - 1)
 800ede4:	4b2b      	ldr	r3, [pc, #172]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800ede6:	781b      	ldrb	r3, [r3, #0]
 800ede8:	b2db      	uxtb	r3, r3
 800edea:	2b30      	cmp	r3, #48	@ 0x30
 800edec:	d82f      	bhi.n	800ee4e <HAL_UART_RxCpltCallback+0xee>
				{
					rxBuffer[rxIndex++] = rxByte;
 800edee:	4b29      	ldr	r3, [pc, #164]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800edf0:	781b      	ldrb	r3, [r3, #0]
 800edf2:	b2db      	uxtb	r3, r3
 800edf4:	1c5a      	adds	r2, r3, #1
 800edf6:	b2d1      	uxtb	r1, r2
 800edf8:	4a26      	ldr	r2, [pc, #152]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800edfa:	7011      	strb	r1, [r2, #0]
 800edfc:	461a      	mov	r2, r3
 800edfe:	4b24      	ldr	r3, [pc, #144]	@ (800ee90 <HAL_UART_RxCpltCallback+0x130>)
 800ee00:	7819      	ldrb	r1, [r3, #0]
 800ee02:	4b25      	ldr	r3, [pc, #148]	@ (800ee98 <HAL_UART_RxCpltCallback+0x138>)
 800ee04:	5499      	strb	r1, [r3, r2]

					if (rxByte == ')')
 800ee06:	4b22      	ldr	r3, [pc, #136]	@ (800ee90 <HAL_UART_RxCpltCallback+0x130>)
 800ee08:	781b      	ldrb	r3, [r3, #0]
 800ee0a:	2b29      	cmp	r3, #41	@ 0x29
 800ee0c:	d131      	bne.n	800ee72 <HAL_UART_RxCpltCallback+0x112>
					{
						HAL_UART_AbortReceive_IT(&huart3);
 800ee0e:	4823      	ldr	r0, [pc, #140]	@ (800ee9c <HAL_UART_RxCpltCallback+0x13c>)
 800ee10:	f004 f808 	bl	8012e24 <HAL_UART_AbortReceive_IT>
				//		HAL_TIM_Base_Stop_IT(&htim2);  // Stop timeout timer

						commandDetected = 1;
 800ee14:	4b1d      	ldr	r3, [pc, #116]	@ (800ee8c <HAL_UART_RxCpltCallback+0x12c>)
 800ee16:	2201      	movs	r2, #1
 800ee18:	701a      	strb	r2, [r3, #0]
						rxBuffer[rxIndex] = '\0';  // Null-terminate
 800ee1a:	4b1e      	ldr	r3, [pc, #120]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800ee1c:	781b      	ldrb	r3, [r3, #0]
 800ee1e:	b2db      	uxtb	r3, r3
 800ee20:	461a      	mov	r2, r3
 800ee22:	4b1d      	ldr	r3, [pc, #116]	@ (800ee98 <HAL_UART_RxCpltCallback+0x138>)
 800ee24:	2100      	movs	r1, #0
 800ee26:	5499      	strb	r1, [r3, r2]
	//					HAL_UART_Transmit(&huart3, (uint8_t *)"Received command\n", strlen("Received command\n"), HAL_MAX_DELAY);
	//					HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, strlen((const char *)rxBuffer), HAL_MAX_DELAY);

						strcpy(command, (char *)rxBuffer);
 800ee28:	491b      	ldr	r1, [pc, #108]	@ (800ee98 <HAL_UART_RxCpltCallback+0x138>)
 800ee2a:	481d      	ldr	r0, [pc, #116]	@ (800eea0 <HAL_UART_RxCpltCallback+0x140>)
 800ee2c:	f006 fa2b 	bl	8015286 <strcpy>
	//					HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, strlen((const char *)rxBuffer), HAL_MAX_DELAY);
	//					HAL_UART_Transmit(&huart3, (uint8_t *)"After copying command is\n", strlen("After copying command is\n"), HAL_MAX_DELAY);
	//					HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen((const char *)command), HAL_MAX_DELAY);

						// Clear buffer, reset states
						memset(rxBuffer, 0, sizeof(rxBuffer));
 800ee30:	2232      	movs	r2, #50	@ 0x32
 800ee32:	2100      	movs	r1, #0
 800ee34:	4818      	ldr	r0, [pc, #96]	@ (800ee98 <HAL_UART_RxCpltCallback+0x138>)
 800ee36:	f006 f977 	bl	8015128 <memset>
						rxIndex = 0;
 800ee3a:	4b16      	ldr	r3, [pc, #88]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	701a      	strb	r2, [r3, #0]
						receptionActive = 0;
 800ee40:	4b11      	ldr	r3, [pc, #68]	@ (800ee88 <HAL_UART_RxCpltCallback+0x128>)
 800ee42:	2200      	movs	r2, #0
 800ee44:	701a      	strb	r2, [r3, #0]

						// ⚠️ Flush any leftover byte from USART RX register
						__HAL_UART_FLUSH_DRREGISTER(&huart3);
 800ee46:	4b15      	ldr	r3, [pc, #84]	@ (800ee9c <HAL_UART_RxCpltCallback+0x13c>)
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	685b      	ldr	r3, [r3, #4]
 800ee4c:	e011      	b.n	800ee72 <HAL_UART_RxCpltCallback+0x112>
					}
				}
				else
				{
					receptionActive = 0;
 800ee4e:	4b0e      	ldr	r3, [pc, #56]	@ (800ee88 <HAL_UART_RxCpltCallback+0x128>)
 800ee50:	2200      	movs	r2, #0
 800ee52:	701a      	strb	r2, [r3, #0]
					rxIndex = 0;
 800ee54:	4b0f      	ldr	r3, [pc, #60]	@ (800ee94 <HAL_UART_RxCpltCallback+0x134>)
 800ee56:	2200      	movs	r2, #0
 800ee58:	701a      	strb	r2, [r3, #0]
					memset(rxBuffer, 0, sizeof(rxBuffer));
 800ee5a:	2232      	movs	r2, #50	@ 0x32
 800ee5c:	2100      	movs	r1, #0
 800ee5e:	480e      	ldr	r0, [pc, #56]	@ (800ee98 <HAL_UART_RxCpltCallback+0x138>)
 800ee60:	f006 f962 	bl	8015128 <memset>
					HAL_UART_Transmit(&huart3, (uint8_t *)"Error: Incomplete or invalid command\n", 36, HAL_MAX_DELAY);
 800ee64:	f04f 33ff 	mov.w	r3, #4294967295
 800ee68:	2224      	movs	r2, #36	@ 0x24
 800ee6a:	490e      	ldr	r1, [pc, #56]	@ (800eea4 <HAL_UART_RxCpltCallback+0x144>)
 800ee6c:	480b      	ldr	r0, [pc, #44]	@ (800ee9c <HAL_UART_RxCpltCallback+0x13c>)
 800ee6e:	f003 ff29 	bl	8012cc4 <HAL_UART_Transmit>
				}
			}

			// Always restart reception
			HAL_UART_Receive_IT(&huart3, &rxByte, 1);
 800ee72:	2201      	movs	r2, #1
 800ee74:	4906      	ldr	r1, [pc, #24]	@ (800ee90 <HAL_UART_RxCpltCallback+0x130>)
 800ee76:	4809      	ldr	r0, [pc, #36]	@ (800ee9c <HAL_UART_RxCpltCallback+0x13c>)
 800ee78:	f003 ffaf 	bl	8012dda <HAL_UART_Receive_IT>
		}
    }
 800ee7c:	3708      	adds	r7, #8
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	bd80      	pop	{r7, pc}
 800ee82:	bf00      	nop
 800ee84:	40004800 	.word	0x40004800
 800ee88:	20000560 	.word	0x20000560
 800ee8c:	2000055e 	.word	0x2000055e
 800ee90:	200004f4 	.word	0x200004f4
 800ee94:	2000055f 	.word	0x2000055f
 800ee98:	200004f8 	.word	0x200004f8
 800ee9c:	200008a8 	.word	0x200008a8
 800eea0:	2000052c 	.word	0x2000052c
 800eea4:	08019164 	.word	0x08019164

0800eea8 <Valve_On>:


#include "command_processor.h"  // HAL_GPIO functions
#include "valves.h" // Assuming valve_t is defined here

void Valve_On(valve_t valve) {
 800eea8:	b580      	push	{r7, lr}
 800eeaa:	b082      	sub	sp, #8
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	463b      	mov	r3, r7
 800eeb0:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_GPIO_WritePin(valve.port, valve.pin, GPIO_PIN_SET);
 800eeb4:	683b      	ldr	r3, [r7, #0]
 800eeb6:	88b9      	ldrh	r1, [r7, #4]
 800eeb8:	2201      	movs	r2, #1
 800eeba:	4618      	mov	r0, r3
 800eebc:	f000 fd7e 	bl	800f9bc <HAL_GPIO_WritePin>
   // HAL_GPIO_WritePin(valve.port, valve.pin, GPIO_PIN_RESET);
}
 800eec0:	bf00      	nop
 800eec2:	3708      	adds	r7, #8
 800eec4:	46bd      	mov	sp, r7
 800eec6:	bd80      	pop	{r7, pc}

0800eec8 <Valve_Off>:

void Valve_Off(valve_t valve) {
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b082      	sub	sp, #8
 800eecc:	af00      	add	r7, sp, #0
 800eece:	463b      	mov	r3, r7
 800eed0:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_GPIO_WritePin(valve.port, valve.pin, GPIO_PIN_RESET);
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	88b9      	ldrh	r1, [r7, #4]
 800eed8:	2200      	movs	r2, #0
 800eeda:	4618      	mov	r0, r3
 800eedc:	f000 fd6e 	bl	800f9bc <HAL_GPIO_WritePin>
  //  HAL_GPIO_WritePin(valve.port, valve.pin, GPIO_PIN_SET);
}
 800eee0:	bf00      	nop
 800eee2:	3708      	adds	r7, #8
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bd80      	pop	{r7, pc}

0800eee8 <LED_On>:


void LED_On(LED Led) {
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b082      	sub	sp, #8
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	463b      	mov	r3, r7
 800eef0:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_GPIO_WritePin(Led.port, Led.pin, GPIO_PIN_SET);
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	88b9      	ldrh	r1, [r7, #4]
 800eef8:	2201      	movs	r2, #1
 800eefa:	4618      	mov	r0, r3
 800eefc:	f000 fd5e 	bl	800f9bc <HAL_GPIO_WritePin>
}
 800ef00:	bf00      	nop
 800ef02:	3708      	adds	r7, #8
 800ef04:	46bd      	mov	sp, r7
 800ef06:	bd80      	pop	{r7, pc}

0800ef08 <LED_Off>:

void LED_Off(LED Led) {
 800ef08:	b580      	push	{r7, lr}
 800ef0a:	b082      	sub	sp, #8
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	463b      	mov	r3, r7
 800ef10:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_GPIO_WritePin(Led.port, Led.pin, GPIO_PIN_RESET);
 800ef14:	683b      	ldr	r3, [r7, #0]
 800ef16:	88b9      	ldrh	r1, [r7, #4]
 800ef18:	2200      	movs	r2, #0
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f000 fd4e 	bl	800f9bc <HAL_GPIO_WritePin>
}
 800ef20:	bf00      	nop
 800ef22:	3708      	adds	r7, #8
 800ef24:	46bd      	mov	sp, r7
 800ef26:	bd80      	pop	{r7, pc}

0800ef28 <Rising_Edge>:
void Rising_Edge(GATE_t clk_pin)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b082      	sub	sp, #8
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	463b      	mov	r3, r7
 800ef30:	e883 0003 	stmia.w	r3, {r0, r1}
 HAL_GPIO_WritePin(clk_pin.port,clk_pin.pin, GPIO_PIN_RESET);
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	88b9      	ldrh	r1, [r7, #4]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f000 fd3e 	bl	800f9bc <HAL_GPIO_WritePin>
 HAL_Delay(1);
 800ef40:	2001      	movs	r0, #1
 800ef42:	f000 f8d3 	bl	800f0ec <HAL_Delay>
 HAL_GPIO_WritePin(clk_pin.port,clk_pin.pin, GPIO_PIN_SET);
 800ef46:	683b      	ldr	r3, [r7, #0]
 800ef48:	88b9      	ldrh	r1, [r7, #4]
 800ef4a:	2201      	movs	r2, #1
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	f000 fd35 	bl	800f9bc <HAL_GPIO_WritePin>
 HAL_Delay(1);
 800ef52:	2001      	movs	r0, #1
 800ef54:	f000 f8ca 	bl	800f0ec <HAL_Delay>
 HAL_GPIO_WritePin(clk_pin.port,clk_pin.pin, GPIO_PIN_RESET);
 800ef58:	683b      	ldr	r3, [r7, #0]
 800ef5a:	88b9      	ldrh	r1, [r7, #4]
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f000 fd2c 	bl	800f9bc <HAL_GPIO_WritePin>
 HAL_Delay(1);
 800ef64:	2001      	movs	r0, #1
 800ef66:	f000 f8c1 	bl	800f0ec <HAL_Delay>
}
 800ef6a:	bf00      	nop
 800ef6c:	3708      	adds	r7, #8
 800ef6e:	46bd      	mov	sp, r7
 800ef70:	bd80      	pop	{r7, pc}

0800ef72 <Alarm_On>:

void Alarm_On(ALARM Alarm ) {
 800ef72:	b580      	push	{r7, lr}
 800ef74:	b082      	sub	sp, #8
 800ef76:	af00      	add	r7, sp, #0
 800ef78:	463b      	mov	r3, r7
 800ef7a:	e883 0003 	stmia.w	r3, {r0, r1}
	HAL_GPIO_WritePin(Alarm.port, Alarm.pin, GPIO_PIN_SET);
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	88b9      	ldrh	r1, [r7, #4]
 800ef82:	2201      	movs	r2, #1
 800ef84:	4618      	mov	r0, r3
 800ef86:	f000 fd19 	bl	800f9bc <HAL_GPIO_WritePin>
}
 800ef8a:	bf00      	nop
 800ef8c:	3708      	adds	r7, #8
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	bd80      	pop	{r7, pc}

0800ef92 <Alarm_Off>:
void Alarm_Off(ALARM Alarm){
 800ef92:	b580      	push	{r7, lr}
 800ef94:	b082      	sub	sp, #8
 800ef96:	af00      	add	r7, sp, #0
 800ef98:	463b      	mov	r3, r7
 800ef9a:	e883 0003 	stmia.w	r3, {r0, r1}
	HAL_GPIO_WritePin(Alarm.port, Alarm.pin, GPIO_PIN_RESET);
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	88b9      	ldrh	r1, [r7, #4]
 800efa2:	2200      	movs	r2, #0
 800efa4:	4618      	mov	r0, r3
 800efa6:	f000 fd09 	bl	800f9bc <HAL_GPIO_WritePin>
}
 800efaa:	bf00      	nop
 800efac:	3708      	adds	r7, #8
 800efae:	46bd      	mov	sp, r7
 800efb0:	bd80      	pop	{r7, pc}
	...

0800efb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800efb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800efec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800efb8:	f7fe ff46 	bl	800de48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800efbc:	480c      	ldr	r0, [pc, #48]	@ (800eff0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800efbe:	490d      	ldr	r1, [pc, #52]	@ (800eff4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800efc0:	4a0d      	ldr	r2, [pc, #52]	@ (800eff8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800efc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800efc4:	e002      	b.n	800efcc <LoopCopyDataInit>

0800efc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800efc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800efc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800efca:	3304      	adds	r3, #4

0800efcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800efcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800efce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800efd0:	d3f9      	bcc.n	800efc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800efd2:	4a0a      	ldr	r2, [pc, #40]	@ (800effc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800efd4:	4c0a      	ldr	r4, [pc, #40]	@ (800f000 <LoopFillZerobss+0x22>)
  movs r3, #0
 800efd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800efd8:	e001      	b.n	800efde <LoopFillZerobss>

0800efda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800efda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800efdc:	3204      	adds	r2, #4

0800efde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800efde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800efe0:	d3fb      	bcc.n	800efda <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800efe2:	f006 f929 	bl	8015238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800efe6:	f7fe fb3b 	bl	800d660 <main>
  bx  lr    
 800efea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800efec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800eff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800eff4:	200004c0 	.word	0x200004c0
  ldr r2, =_sidata
 800eff8:	08019604 	.word	0x08019604
  ldr r2, =_sbss
 800effc:	200004c0 	.word	0x200004c0
  ldr r4, =_ebss
 800f000:	20000a40 	.word	0x20000a40

0800f004 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800f004:	e7fe      	b.n	800f004 <ADC_IRQHandler>
	...

0800f008 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800f00c:	4b0e      	ldr	r3, [pc, #56]	@ (800f048 <HAL_Init+0x40>)
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	4a0d      	ldr	r2, [pc, #52]	@ (800f048 <HAL_Init+0x40>)
 800f012:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800f016:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800f018:	4b0b      	ldr	r3, [pc, #44]	@ (800f048 <HAL_Init+0x40>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	4a0a      	ldr	r2, [pc, #40]	@ (800f048 <HAL_Init+0x40>)
 800f01e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800f022:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800f024:	4b08      	ldr	r3, [pc, #32]	@ (800f048 <HAL_Init+0x40>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	4a07      	ldr	r2, [pc, #28]	@ (800f048 <HAL_Init+0x40>)
 800f02a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f02e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800f030:	2003      	movs	r0, #3
 800f032:	f000 f94f 	bl	800f2d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800f036:	200f      	movs	r0, #15
 800f038:	f000 f808 	bl	800f04c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800f03c:	f7fe fd90 	bl	800db60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800f040:	2300      	movs	r3, #0
}
 800f042:	4618      	mov	r0, r3
 800f044:	bd80      	pop	{r7, pc}
 800f046:	bf00      	nop
 800f048:	40023c00 	.word	0x40023c00

0800f04c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b082      	sub	sp, #8
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800f054:	4b12      	ldr	r3, [pc, #72]	@ (800f0a0 <HAL_InitTick+0x54>)
 800f056:	681a      	ldr	r2, [r3, #0]
 800f058:	4b12      	ldr	r3, [pc, #72]	@ (800f0a4 <HAL_InitTick+0x58>)
 800f05a:	781b      	ldrb	r3, [r3, #0]
 800f05c:	4619      	mov	r1, r3
 800f05e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f062:	fbb3 f3f1 	udiv	r3, r3, r1
 800f066:	fbb2 f3f3 	udiv	r3, r2, r3
 800f06a:	4618      	mov	r0, r3
 800f06c:	f000 f967 	bl	800f33e <HAL_SYSTICK_Config>
 800f070:	4603      	mov	r3, r0
 800f072:	2b00      	cmp	r3, #0
 800f074:	d001      	beq.n	800f07a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800f076:	2301      	movs	r3, #1
 800f078:	e00e      	b.n	800f098 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	2b0f      	cmp	r3, #15
 800f07e:	d80a      	bhi.n	800f096 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800f080:	2200      	movs	r2, #0
 800f082:	6879      	ldr	r1, [r7, #4]
 800f084:	f04f 30ff 	mov.w	r0, #4294967295
 800f088:	f000 f92f 	bl	800f2ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800f08c:	4a06      	ldr	r2, [pc, #24]	@ (800f0a8 <HAL_InitTick+0x5c>)
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800f092:	2300      	movs	r3, #0
 800f094:	e000      	b.n	800f098 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800f096:	2301      	movs	r3, #1
}
 800f098:	4618      	mov	r0, r3
 800f09a:	3708      	adds	r7, #8
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}
 800f0a0:	200002ec 	.word	0x200002ec
 800f0a4:	200002f4 	.word	0x200002f4
 800f0a8:	200002f0 	.word	0x200002f0

0800f0ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800f0b0:	4b06      	ldr	r3, [pc, #24]	@ (800f0cc <HAL_IncTick+0x20>)
 800f0b2:	781b      	ldrb	r3, [r3, #0]
 800f0b4:	461a      	mov	r2, r3
 800f0b6:	4b06      	ldr	r3, [pc, #24]	@ (800f0d0 <HAL_IncTick+0x24>)
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	4413      	add	r3, r2
 800f0bc:	4a04      	ldr	r2, [pc, #16]	@ (800f0d0 <HAL_IncTick+0x24>)
 800f0be:	6013      	str	r3, [r2, #0]
}
 800f0c0:	bf00      	nop
 800f0c2:	46bd      	mov	sp, r7
 800f0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c8:	4770      	bx	lr
 800f0ca:	bf00      	nop
 800f0cc:	200002f4 	.word	0x200002f4
 800f0d0:	200008f0 	.word	0x200008f0

0800f0d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800f0d4:	b480      	push	{r7}
 800f0d6:	af00      	add	r7, sp, #0
  return uwTick;
 800f0d8:	4b03      	ldr	r3, [pc, #12]	@ (800f0e8 <HAL_GetTick+0x14>)
 800f0da:	681b      	ldr	r3, [r3, #0]
}
 800f0dc:	4618      	mov	r0, r3
 800f0de:	46bd      	mov	sp, r7
 800f0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e4:	4770      	bx	lr
 800f0e6:	bf00      	nop
 800f0e8:	200008f0 	.word	0x200008f0

0800f0ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b084      	sub	sp, #16
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800f0f4:	f7ff ffee 	bl	800f0d4 <HAL_GetTick>
 800f0f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f104:	d005      	beq.n	800f112 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800f106:	4b0a      	ldr	r3, [pc, #40]	@ (800f130 <HAL_Delay+0x44>)
 800f108:	781b      	ldrb	r3, [r3, #0]
 800f10a:	461a      	mov	r2, r3
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	4413      	add	r3, r2
 800f110:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800f112:	bf00      	nop
 800f114:	f7ff ffde 	bl	800f0d4 <HAL_GetTick>
 800f118:	4602      	mov	r2, r0
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	1ad3      	subs	r3, r2, r3
 800f11e:	68fa      	ldr	r2, [r7, #12]
 800f120:	429a      	cmp	r2, r3
 800f122:	d8f7      	bhi.n	800f114 <HAL_Delay+0x28>
  {
  }
}
 800f124:	bf00      	nop
 800f126:	bf00      	nop
 800f128:	3710      	adds	r7, #16
 800f12a:	46bd      	mov	sp, r7
 800f12c:	bd80      	pop	{r7, pc}
 800f12e:	bf00      	nop
 800f130:	200002f4 	.word	0x200002f4

0800f134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f134:	b480      	push	{r7}
 800f136:	b085      	sub	sp, #20
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f003 0307 	and.w	r3, r3, #7
 800f142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f144:	4b0c      	ldr	r3, [pc, #48]	@ (800f178 <__NVIC_SetPriorityGrouping+0x44>)
 800f146:	68db      	ldr	r3, [r3, #12]
 800f148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f14a:	68ba      	ldr	r2, [r7, #8]
 800f14c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800f150:	4013      	ands	r3, r2
 800f152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f158:	68bb      	ldr	r3, [r7, #8]
 800f15a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f15c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800f160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f166:	4a04      	ldr	r2, [pc, #16]	@ (800f178 <__NVIC_SetPriorityGrouping+0x44>)
 800f168:	68bb      	ldr	r3, [r7, #8]
 800f16a:	60d3      	str	r3, [r2, #12]
}
 800f16c:	bf00      	nop
 800f16e:	3714      	adds	r7, #20
 800f170:	46bd      	mov	sp, r7
 800f172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f176:	4770      	bx	lr
 800f178:	e000ed00 	.word	0xe000ed00

0800f17c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800f17c:	b480      	push	{r7}
 800f17e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f180:	4b04      	ldr	r3, [pc, #16]	@ (800f194 <__NVIC_GetPriorityGrouping+0x18>)
 800f182:	68db      	ldr	r3, [r3, #12]
 800f184:	0a1b      	lsrs	r3, r3, #8
 800f186:	f003 0307 	and.w	r3, r3, #7
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	46bd      	mov	sp, r7
 800f18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f192:	4770      	bx	lr
 800f194:	e000ed00 	.word	0xe000ed00

0800f198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f198:	b480      	push	{r7}
 800f19a:	b083      	sub	sp, #12
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	4603      	mov	r3, r0
 800f1a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f1a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	db0b      	blt.n	800f1c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f1aa:	79fb      	ldrb	r3, [r7, #7]
 800f1ac:	f003 021f 	and.w	r2, r3, #31
 800f1b0:	4907      	ldr	r1, [pc, #28]	@ (800f1d0 <__NVIC_EnableIRQ+0x38>)
 800f1b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f1b6:	095b      	lsrs	r3, r3, #5
 800f1b8:	2001      	movs	r0, #1
 800f1ba:	fa00 f202 	lsl.w	r2, r0, r2
 800f1be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800f1c2:	bf00      	nop
 800f1c4:	370c      	adds	r7, #12
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1cc:	4770      	bx	lr
 800f1ce:	bf00      	nop
 800f1d0:	e000e100 	.word	0xe000e100

0800f1d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800f1d4:	b480      	push	{r7}
 800f1d6:	b083      	sub	sp, #12
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	4603      	mov	r3, r0
 800f1dc:	6039      	str	r1, [r7, #0]
 800f1de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f1e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	db0a      	blt.n	800f1fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	b2da      	uxtb	r2, r3
 800f1ec:	490c      	ldr	r1, [pc, #48]	@ (800f220 <__NVIC_SetPriority+0x4c>)
 800f1ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f1f2:	0112      	lsls	r2, r2, #4
 800f1f4:	b2d2      	uxtb	r2, r2
 800f1f6:	440b      	add	r3, r1
 800f1f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800f1fc:	e00a      	b.n	800f214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f1fe:	683b      	ldr	r3, [r7, #0]
 800f200:	b2da      	uxtb	r2, r3
 800f202:	4908      	ldr	r1, [pc, #32]	@ (800f224 <__NVIC_SetPriority+0x50>)
 800f204:	79fb      	ldrb	r3, [r7, #7]
 800f206:	f003 030f 	and.w	r3, r3, #15
 800f20a:	3b04      	subs	r3, #4
 800f20c:	0112      	lsls	r2, r2, #4
 800f20e:	b2d2      	uxtb	r2, r2
 800f210:	440b      	add	r3, r1
 800f212:	761a      	strb	r2, [r3, #24]
}
 800f214:	bf00      	nop
 800f216:	370c      	adds	r7, #12
 800f218:	46bd      	mov	sp, r7
 800f21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21e:	4770      	bx	lr
 800f220:	e000e100 	.word	0xe000e100
 800f224:	e000ed00 	.word	0xe000ed00

0800f228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f228:	b480      	push	{r7}
 800f22a:	b089      	sub	sp, #36	@ 0x24
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	60f8      	str	r0, [r7, #12]
 800f230:	60b9      	str	r1, [r7, #8]
 800f232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	f003 0307 	and.w	r3, r3, #7
 800f23a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f23c:	69fb      	ldr	r3, [r7, #28]
 800f23e:	f1c3 0307 	rsb	r3, r3, #7
 800f242:	2b04      	cmp	r3, #4
 800f244:	bf28      	it	cs
 800f246:	2304      	movcs	r3, #4
 800f248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f24a:	69fb      	ldr	r3, [r7, #28]
 800f24c:	3304      	adds	r3, #4
 800f24e:	2b06      	cmp	r3, #6
 800f250:	d902      	bls.n	800f258 <NVIC_EncodePriority+0x30>
 800f252:	69fb      	ldr	r3, [r7, #28]
 800f254:	3b03      	subs	r3, #3
 800f256:	e000      	b.n	800f25a <NVIC_EncodePriority+0x32>
 800f258:	2300      	movs	r3, #0
 800f25a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f25c:	f04f 32ff 	mov.w	r2, #4294967295
 800f260:	69bb      	ldr	r3, [r7, #24]
 800f262:	fa02 f303 	lsl.w	r3, r2, r3
 800f266:	43da      	mvns	r2, r3
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	401a      	ands	r2, r3
 800f26c:	697b      	ldr	r3, [r7, #20]
 800f26e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f270:	f04f 31ff 	mov.w	r1, #4294967295
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	fa01 f303 	lsl.w	r3, r1, r3
 800f27a:	43d9      	mvns	r1, r3
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f280:	4313      	orrs	r3, r2
         );
}
 800f282:	4618      	mov	r0, r3
 800f284:	3724      	adds	r7, #36	@ 0x24
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr
	...

0800f290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b082      	sub	sp, #8
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	3b01      	subs	r3, #1
 800f29c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f2a0:	d301      	bcc.n	800f2a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f2a2:	2301      	movs	r3, #1
 800f2a4:	e00f      	b.n	800f2c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f2a6:	4a0a      	ldr	r2, [pc, #40]	@ (800f2d0 <SysTick_Config+0x40>)
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	3b01      	subs	r3, #1
 800f2ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f2ae:	210f      	movs	r1, #15
 800f2b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b4:	f7ff ff8e 	bl	800f1d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f2b8:	4b05      	ldr	r3, [pc, #20]	@ (800f2d0 <SysTick_Config+0x40>)
 800f2ba:	2200      	movs	r2, #0
 800f2bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f2be:	4b04      	ldr	r3, [pc, #16]	@ (800f2d0 <SysTick_Config+0x40>)
 800f2c0:	2207      	movs	r2, #7
 800f2c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f2c4:	2300      	movs	r3, #0
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	3708      	adds	r7, #8
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	e000e010 	.word	0xe000e010

0800f2d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b082      	sub	sp, #8
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f2dc:	6878      	ldr	r0, [r7, #4]
 800f2de:	f7ff ff29 	bl	800f134 <__NVIC_SetPriorityGrouping>
}
 800f2e2:	bf00      	nop
 800f2e4:	3708      	adds	r7, #8
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd80      	pop	{r7, pc}

0800f2ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800f2ea:	b580      	push	{r7, lr}
 800f2ec:	b086      	sub	sp, #24
 800f2ee:	af00      	add	r7, sp, #0
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	60b9      	str	r1, [r7, #8]
 800f2f4:	607a      	str	r2, [r7, #4]
 800f2f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800f2fc:	f7ff ff3e 	bl	800f17c <__NVIC_GetPriorityGrouping>
 800f300:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f302:	687a      	ldr	r2, [r7, #4]
 800f304:	68b9      	ldr	r1, [r7, #8]
 800f306:	6978      	ldr	r0, [r7, #20]
 800f308:	f7ff ff8e 	bl	800f228 <NVIC_EncodePriority>
 800f30c:	4602      	mov	r2, r0
 800f30e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f312:	4611      	mov	r1, r2
 800f314:	4618      	mov	r0, r3
 800f316:	f7ff ff5d 	bl	800f1d4 <__NVIC_SetPriority>
}
 800f31a:	bf00      	nop
 800f31c:	3718      	adds	r7, #24
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}

0800f322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f322:	b580      	push	{r7, lr}
 800f324:	b082      	sub	sp, #8
 800f326:	af00      	add	r7, sp, #0
 800f328:	4603      	mov	r3, r0
 800f32a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f32c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f330:	4618      	mov	r0, r3
 800f332:	f7ff ff31 	bl	800f198 <__NVIC_EnableIRQ>
}
 800f336:	bf00      	nop
 800f338:	3708      	adds	r7, #8
 800f33a:	46bd      	mov	sp, r7
 800f33c:	bd80      	pop	{r7, pc}

0800f33e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800f33e:	b580      	push	{r7, lr}
 800f340:	b082      	sub	sp, #8
 800f342:	af00      	add	r7, sp, #0
 800f344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800f346:	6878      	ldr	r0, [r7, #4]
 800f348:	f7ff ffa2 	bl	800f290 <SysTick_Config>
 800f34c:	4603      	mov	r3, r0
}
 800f34e:	4618      	mov	r0, r3
 800f350:	3708      	adds	r7, #8
 800f352:	46bd      	mov	sp, r7
 800f354:	bd80      	pop	{r7, pc}

0800f356 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800f356:	b580      	push	{r7, lr}
 800f358:	b084      	sub	sp, #16
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f362:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800f364:	f7ff feb6 	bl	800f0d4 <HAL_GetTick>
 800f368:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f370:	b2db      	uxtb	r3, r3
 800f372:	2b02      	cmp	r3, #2
 800f374:	d008      	beq.n	800f388 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2280      	movs	r2, #128	@ 0x80
 800f37a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	2200      	movs	r2, #0
 800f380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800f384:	2301      	movs	r3, #1
 800f386:	e052      	b.n	800f42e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	681a      	ldr	r2, [r3, #0]
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	f022 0216 	bic.w	r2, r2, #22
 800f396:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	695a      	ldr	r2, [r3, #20]
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f3a6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d103      	bne.n	800f3b8 <HAL_DMA_Abort+0x62>
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d007      	beq.n	800f3c8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	681a      	ldr	r2, [r3, #0]
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f022 0208 	bic.w	r2, r2, #8
 800f3c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	681a      	ldr	r2, [r3, #0]
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	f022 0201 	bic.w	r2, r2, #1
 800f3d6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f3d8:	e013      	b.n	800f402 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f3da:	f7ff fe7b 	bl	800f0d4 <HAL_GetTick>
 800f3de:	4602      	mov	r2, r0
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	1ad3      	subs	r3, r2, r3
 800f3e4:	2b05      	cmp	r3, #5
 800f3e6:	d90c      	bls.n	800f402 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	2220      	movs	r2, #32
 800f3ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	2203      	movs	r2, #3
 800f3f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	2200      	movs	r2, #0
 800f3fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800f3fe:	2303      	movs	r3, #3
 800f400:	e015      	b.n	800f42e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	f003 0301 	and.w	r3, r3, #1
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d1e4      	bne.n	800f3da <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f414:	223f      	movs	r2, #63	@ 0x3f
 800f416:	409a      	lsls	r2, r3
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2201      	movs	r2, #1
 800f420:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	2200      	movs	r2, #0
 800f428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800f42c:	2300      	movs	r3, #0
}
 800f42e:	4618      	mov	r0, r3
 800f430:	3710      	adds	r7, #16
 800f432:	46bd      	mov	sp, r7
 800f434:	bd80      	pop	{r7, pc}

0800f436 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800f436:	b480      	push	{r7}
 800f438:	b083      	sub	sp, #12
 800f43a:	af00      	add	r7, sp, #0
 800f43c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f444:	b2db      	uxtb	r3, r3
 800f446:	2b02      	cmp	r3, #2
 800f448:	d004      	beq.n	800f454 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2280      	movs	r2, #128	@ 0x80
 800f44e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800f450:	2301      	movs	r3, #1
 800f452:	e00c      	b.n	800f46e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2205      	movs	r2, #5
 800f458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	681a      	ldr	r2, [r3, #0]
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	f022 0201 	bic.w	r2, r2, #1
 800f46a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f46c:	2300      	movs	r3, #0
}
 800f46e:	4618      	mov	r0, r3
 800f470:	370c      	adds	r7, #12
 800f472:	46bd      	mov	sp, r7
 800f474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f478:	4770      	bx	lr
	...

0800f47c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800f47c:	b480      	push	{r7}
 800f47e:	b089      	sub	sp, #36	@ 0x24
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
 800f484:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800f486:	2300      	movs	r3, #0
 800f488:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800f48a:	2300      	movs	r3, #0
 800f48c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800f48e:	2300      	movs	r3, #0
 800f490:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f492:	2300      	movs	r3, #0
 800f494:	61fb      	str	r3, [r7, #28]
 800f496:	e165      	b.n	800f764 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800f498:	2201      	movs	r2, #1
 800f49a:	69fb      	ldr	r3, [r7, #28]
 800f49c:	fa02 f303 	lsl.w	r3, r2, r3
 800f4a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	697a      	ldr	r2, [r7, #20]
 800f4a8:	4013      	ands	r3, r2
 800f4aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800f4ac:	693a      	ldr	r2, [r7, #16]
 800f4ae:	697b      	ldr	r3, [r7, #20]
 800f4b0:	429a      	cmp	r2, r3
 800f4b2:	f040 8154 	bne.w	800f75e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800f4b6:	683b      	ldr	r3, [r7, #0]
 800f4b8:	685b      	ldr	r3, [r3, #4]
 800f4ba:	f003 0303 	and.w	r3, r3, #3
 800f4be:	2b01      	cmp	r3, #1
 800f4c0:	d005      	beq.n	800f4ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	685b      	ldr	r3, [r3, #4]
 800f4c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800f4ca:	2b02      	cmp	r3, #2
 800f4cc:	d130      	bne.n	800f530 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	689b      	ldr	r3, [r3, #8]
 800f4d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800f4d4:	69fb      	ldr	r3, [r7, #28]
 800f4d6:	005b      	lsls	r3, r3, #1
 800f4d8:	2203      	movs	r2, #3
 800f4da:	fa02 f303 	lsl.w	r3, r2, r3
 800f4de:	43db      	mvns	r3, r3
 800f4e0:	69ba      	ldr	r2, [r7, #24]
 800f4e2:	4013      	ands	r3, r2
 800f4e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	68da      	ldr	r2, [r3, #12]
 800f4ea:	69fb      	ldr	r3, [r7, #28]
 800f4ec:	005b      	lsls	r3, r3, #1
 800f4ee:	fa02 f303 	lsl.w	r3, r2, r3
 800f4f2:	69ba      	ldr	r2, [r7, #24]
 800f4f4:	4313      	orrs	r3, r2
 800f4f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	69ba      	ldr	r2, [r7, #24]
 800f4fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	685b      	ldr	r3, [r3, #4]
 800f502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800f504:	2201      	movs	r2, #1
 800f506:	69fb      	ldr	r3, [r7, #28]
 800f508:	fa02 f303 	lsl.w	r3, r2, r3
 800f50c:	43db      	mvns	r3, r3
 800f50e:	69ba      	ldr	r2, [r7, #24]
 800f510:	4013      	ands	r3, r2
 800f512:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	685b      	ldr	r3, [r3, #4]
 800f518:	091b      	lsrs	r3, r3, #4
 800f51a:	f003 0201 	and.w	r2, r3, #1
 800f51e:	69fb      	ldr	r3, [r7, #28]
 800f520:	fa02 f303 	lsl.w	r3, r2, r3
 800f524:	69ba      	ldr	r2, [r7, #24]
 800f526:	4313      	orrs	r3, r2
 800f528:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	69ba      	ldr	r2, [r7, #24]
 800f52e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800f530:	683b      	ldr	r3, [r7, #0]
 800f532:	685b      	ldr	r3, [r3, #4]
 800f534:	f003 0303 	and.w	r3, r3, #3
 800f538:	2b03      	cmp	r3, #3
 800f53a:	d017      	beq.n	800f56c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	68db      	ldr	r3, [r3, #12]
 800f540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800f542:	69fb      	ldr	r3, [r7, #28]
 800f544:	005b      	lsls	r3, r3, #1
 800f546:	2203      	movs	r2, #3
 800f548:	fa02 f303 	lsl.w	r3, r2, r3
 800f54c:	43db      	mvns	r3, r3
 800f54e:	69ba      	ldr	r2, [r7, #24]
 800f550:	4013      	ands	r3, r2
 800f552:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	689a      	ldr	r2, [r3, #8]
 800f558:	69fb      	ldr	r3, [r7, #28]
 800f55a:	005b      	lsls	r3, r3, #1
 800f55c:	fa02 f303 	lsl.w	r3, r2, r3
 800f560:	69ba      	ldr	r2, [r7, #24]
 800f562:	4313      	orrs	r3, r2
 800f564:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	69ba      	ldr	r2, [r7, #24]
 800f56a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	685b      	ldr	r3, [r3, #4]
 800f570:	f003 0303 	and.w	r3, r3, #3
 800f574:	2b02      	cmp	r3, #2
 800f576:	d123      	bne.n	800f5c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800f578:	69fb      	ldr	r3, [r7, #28]
 800f57a:	08da      	lsrs	r2, r3, #3
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	3208      	adds	r2, #8
 800f580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f584:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800f586:	69fb      	ldr	r3, [r7, #28]
 800f588:	f003 0307 	and.w	r3, r3, #7
 800f58c:	009b      	lsls	r3, r3, #2
 800f58e:	220f      	movs	r2, #15
 800f590:	fa02 f303 	lsl.w	r3, r2, r3
 800f594:	43db      	mvns	r3, r3
 800f596:	69ba      	ldr	r2, [r7, #24]
 800f598:	4013      	ands	r3, r2
 800f59a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800f59c:	683b      	ldr	r3, [r7, #0]
 800f59e:	691a      	ldr	r2, [r3, #16]
 800f5a0:	69fb      	ldr	r3, [r7, #28]
 800f5a2:	f003 0307 	and.w	r3, r3, #7
 800f5a6:	009b      	lsls	r3, r3, #2
 800f5a8:	fa02 f303 	lsl.w	r3, r2, r3
 800f5ac:	69ba      	ldr	r2, [r7, #24]
 800f5ae:	4313      	orrs	r3, r2
 800f5b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800f5b2:	69fb      	ldr	r3, [r7, #28]
 800f5b4:	08da      	lsrs	r2, r3, #3
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	3208      	adds	r2, #8
 800f5ba:	69b9      	ldr	r1, [r7, #24]
 800f5bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800f5c6:	69fb      	ldr	r3, [r7, #28]
 800f5c8:	005b      	lsls	r3, r3, #1
 800f5ca:	2203      	movs	r2, #3
 800f5cc:	fa02 f303 	lsl.w	r3, r2, r3
 800f5d0:	43db      	mvns	r3, r3
 800f5d2:	69ba      	ldr	r2, [r7, #24]
 800f5d4:	4013      	ands	r3, r2
 800f5d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	685b      	ldr	r3, [r3, #4]
 800f5dc:	f003 0203 	and.w	r2, r3, #3
 800f5e0:	69fb      	ldr	r3, [r7, #28]
 800f5e2:	005b      	lsls	r3, r3, #1
 800f5e4:	fa02 f303 	lsl.w	r3, r2, r3
 800f5e8:	69ba      	ldr	r2, [r7, #24]
 800f5ea:	4313      	orrs	r3, r2
 800f5ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	69ba      	ldr	r2, [r7, #24]
 800f5f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800f5f4:	683b      	ldr	r3, [r7, #0]
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	f000 80ae 	beq.w	800f75e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f602:	2300      	movs	r3, #0
 800f604:	60fb      	str	r3, [r7, #12]
 800f606:	4b5d      	ldr	r3, [pc, #372]	@ (800f77c <HAL_GPIO_Init+0x300>)
 800f608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f60a:	4a5c      	ldr	r2, [pc, #368]	@ (800f77c <HAL_GPIO_Init+0x300>)
 800f60c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f610:	6453      	str	r3, [r2, #68]	@ 0x44
 800f612:	4b5a      	ldr	r3, [pc, #360]	@ (800f77c <HAL_GPIO_Init+0x300>)
 800f614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f61a:	60fb      	str	r3, [r7, #12]
 800f61c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800f61e:	4a58      	ldr	r2, [pc, #352]	@ (800f780 <HAL_GPIO_Init+0x304>)
 800f620:	69fb      	ldr	r3, [r7, #28]
 800f622:	089b      	lsrs	r3, r3, #2
 800f624:	3302      	adds	r3, #2
 800f626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f62a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f62c:	69fb      	ldr	r3, [r7, #28]
 800f62e:	f003 0303 	and.w	r3, r3, #3
 800f632:	009b      	lsls	r3, r3, #2
 800f634:	220f      	movs	r2, #15
 800f636:	fa02 f303 	lsl.w	r3, r2, r3
 800f63a:	43db      	mvns	r3, r3
 800f63c:	69ba      	ldr	r2, [r7, #24]
 800f63e:	4013      	ands	r3, r2
 800f640:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	4a4f      	ldr	r2, [pc, #316]	@ (800f784 <HAL_GPIO_Init+0x308>)
 800f646:	4293      	cmp	r3, r2
 800f648:	d025      	beq.n	800f696 <HAL_GPIO_Init+0x21a>
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	4a4e      	ldr	r2, [pc, #312]	@ (800f788 <HAL_GPIO_Init+0x30c>)
 800f64e:	4293      	cmp	r3, r2
 800f650:	d01f      	beq.n	800f692 <HAL_GPIO_Init+0x216>
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	4a4d      	ldr	r2, [pc, #308]	@ (800f78c <HAL_GPIO_Init+0x310>)
 800f656:	4293      	cmp	r3, r2
 800f658:	d019      	beq.n	800f68e <HAL_GPIO_Init+0x212>
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	4a4c      	ldr	r2, [pc, #304]	@ (800f790 <HAL_GPIO_Init+0x314>)
 800f65e:	4293      	cmp	r3, r2
 800f660:	d013      	beq.n	800f68a <HAL_GPIO_Init+0x20e>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	4a4b      	ldr	r2, [pc, #300]	@ (800f794 <HAL_GPIO_Init+0x318>)
 800f666:	4293      	cmp	r3, r2
 800f668:	d00d      	beq.n	800f686 <HAL_GPIO_Init+0x20a>
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	4a4a      	ldr	r2, [pc, #296]	@ (800f798 <HAL_GPIO_Init+0x31c>)
 800f66e:	4293      	cmp	r3, r2
 800f670:	d007      	beq.n	800f682 <HAL_GPIO_Init+0x206>
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	4a49      	ldr	r2, [pc, #292]	@ (800f79c <HAL_GPIO_Init+0x320>)
 800f676:	4293      	cmp	r3, r2
 800f678:	d101      	bne.n	800f67e <HAL_GPIO_Init+0x202>
 800f67a:	2306      	movs	r3, #6
 800f67c:	e00c      	b.n	800f698 <HAL_GPIO_Init+0x21c>
 800f67e:	2307      	movs	r3, #7
 800f680:	e00a      	b.n	800f698 <HAL_GPIO_Init+0x21c>
 800f682:	2305      	movs	r3, #5
 800f684:	e008      	b.n	800f698 <HAL_GPIO_Init+0x21c>
 800f686:	2304      	movs	r3, #4
 800f688:	e006      	b.n	800f698 <HAL_GPIO_Init+0x21c>
 800f68a:	2303      	movs	r3, #3
 800f68c:	e004      	b.n	800f698 <HAL_GPIO_Init+0x21c>
 800f68e:	2302      	movs	r3, #2
 800f690:	e002      	b.n	800f698 <HAL_GPIO_Init+0x21c>
 800f692:	2301      	movs	r3, #1
 800f694:	e000      	b.n	800f698 <HAL_GPIO_Init+0x21c>
 800f696:	2300      	movs	r3, #0
 800f698:	69fa      	ldr	r2, [r7, #28]
 800f69a:	f002 0203 	and.w	r2, r2, #3
 800f69e:	0092      	lsls	r2, r2, #2
 800f6a0:	4093      	lsls	r3, r2
 800f6a2:	69ba      	ldr	r2, [r7, #24]
 800f6a4:	4313      	orrs	r3, r2
 800f6a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800f6a8:	4935      	ldr	r1, [pc, #212]	@ (800f780 <HAL_GPIO_Init+0x304>)
 800f6aa:	69fb      	ldr	r3, [r7, #28]
 800f6ac:	089b      	lsrs	r3, r3, #2
 800f6ae:	3302      	adds	r3, #2
 800f6b0:	69ba      	ldr	r2, [r7, #24]
 800f6b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800f6b6:	4b3a      	ldr	r3, [pc, #232]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f6b8:	689b      	ldr	r3, [r3, #8]
 800f6ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f6bc:	693b      	ldr	r3, [r7, #16]
 800f6be:	43db      	mvns	r3, r3
 800f6c0:	69ba      	ldr	r2, [r7, #24]
 800f6c2:	4013      	ands	r3, r2
 800f6c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	685b      	ldr	r3, [r3, #4]
 800f6ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d003      	beq.n	800f6da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800f6d2:	69ba      	ldr	r2, [r7, #24]
 800f6d4:	693b      	ldr	r3, [r7, #16]
 800f6d6:	4313      	orrs	r3, r2
 800f6d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800f6da:	4a31      	ldr	r2, [pc, #196]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f6dc:	69bb      	ldr	r3, [r7, #24]
 800f6de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800f6e0:	4b2f      	ldr	r3, [pc, #188]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f6e2:	68db      	ldr	r3, [r3, #12]
 800f6e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f6e6:	693b      	ldr	r3, [r7, #16]
 800f6e8:	43db      	mvns	r3, r3
 800f6ea:	69ba      	ldr	r2, [r7, #24]
 800f6ec:	4013      	ands	r3, r2
 800f6ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800f6f0:	683b      	ldr	r3, [r7, #0]
 800f6f2:	685b      	ldr	r3, [r3, #4]
 800f6f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d003      	beq.n	800f704 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800f6fc:	69ba      	ldr	r2, [r7, #24]
 800f6fe:	693b      	ldr	r3, [r7, #16]
 800f700:	4313      	orrs	r3, r2
 800f702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800f704:	4a26      	ldr	r2, [pc, #152]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f706:	69bb      	ldr	r3, [r7, #24]
 800f708:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800f70a:	4b25      	ldr	r3, [pc, #148]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f70c:	685b      	ldr	r3, [r3, #4]
 800f70e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f710:	693b      	ldr	r3, [r7, #16]
 800f712:	43db      	mvns	r3, r3
 800f714:	69ba      	ldr	r2, [r7, #24]
 800f716:	4013      	ands	r3, r2
 800f718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800f71a:	683b      	ldr	r3, [r7, #0]
 800f71c:	685b      	ldr	r3, [r3, #4]
 800f71e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f722:	2b00      	cmp	r3, #0
 800f724:	d003      	beq.n	800f72e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800f726:	69ba      	ldr	r2, [r7, #24]
 800f728:	693b      	ldr	r3, [r7, #16]
 800f72a:	4313      	orrs	r3, r2
 800f72c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800f72e:	4a1c      	ldr	r2, [pc, #112]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f730:	69bb      	ldr	r3, [r7, #24]
 800f732:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800f734:	4b1a      	ldr	r3, [pc, #104]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f73a:	693b      	ldr	r3, [r7, #16]
 800f73c:	43db      	mvns	r3, r3
 800f73e:	69ba      	ldr	r2, [r7, #24]
 800f740:	4013      	ands	r3, r2
 800f742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	685b      	ldr	r3, [r3, #4]
 800f748:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d003      	beq.n	800f758 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800f750:	69ba      	ldr	r2, [r7, #24]
 800f752:	693b      	ldr	r3, [r7, #16]
 800f754:	4313      	orrs	r3, r2
 800f756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800f758:	4a11      	ldr	r2, [pc, #68]	@ (800f7a0 <HAL_GPIO_Init+0x324>)
 800f75a:	69bb      	ldr	r3, [r7, #24]
 800f75c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f75e:	69fb      	ldr	r3, [r7, #28]
 800f760:	3301      	adds	r3, #1
 800f762:	61fb      	str	r3, [r7, #28]
 800f764:	69fb      	ldr	r3, [r7, #28]
 800f766:	2b0f      	cmp	r3, #15
 800f768:	f67f ae96 	bls.w	800f498 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800f76c:	bf00      	nop
 800f76e:	bf00      	nop
 800f770:	3724      	adds	r7, #36	@ 0x24
 800f772:	46bd      	mov	sp, r7
 800f774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f778:	4770      	bx	lr
 800f77a:	bf00      	nop
 800f77c:	40023800 	.word	0x40023800
 800f780:	40013800 	.word	0x40013800
 800f784:	40020000 	.word	0x40020000
 800f788:	40020400 	.word	0x40020400
 800f78c:	40020800 	.word	0x40020800
 800f790:	40020c00 	.word	0x40020c00
 800f794:	40021000 	.word	0x40021000
 800f798:	40021400 	.word	0x40021400
 800f79c:	40021800 	.word	0x40021800
 800f7a0:	40013c00 	.word	0x40013c00

0800f7a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b087      	sub	sp, #28
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	6078      	str	r0, [r7, #4]
 800f7ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	617b      	str	r3, [r7, #20]
 800f7be:	e0c7      	b.n	800f950 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800f7c0:	2201      	movs	r2, #1
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	fa02 f303 	lsl.w	r3, r2, r3
 800f7c8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800f7ca:	683a      	ldr	r2, [r7, #0]
 800f7cc:	693b      	ldr	r3, [r7, #16]
 800f7ce:	4013      	ands	r3, r2
 800f7d0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800f7d2:	68fa      	ldr	r2, [r7, #12]
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	f040 80b7 	bne.w	800f94a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800f7dc:	4a62      	ldr	r2, [pc, #392]	@ (800f968 <HAL_GPIO_DeInit+0x1c4>)
 800f7de:	697b      	ldr	r3, [r7, #20]
 800f7e0:	089b      	lsrs	r3, r3, #2
 800f7e2:	3302      	adds	r3, #2
 800f7e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f7e8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800f7ea:	697b      	ldr	r3, [r7, #20]
 800f7ec:	f003 0303 	and.w	r3, r3, #3
 800f7f0:	009b      	lsls	r3, r3, #2
 800f7f2:	220f      	movs	r2, #15
 800f7f4:	fa02 f303 	lsl.w	r3, r2, r3
 800f7f8:	68ba      	ldr	r2, [r7, #8]
 800f7fa:	4013      	ands	r3, r2
 800f7fc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	4a5a      	ldr	r2, [pc, #360]	@ (800f96c <HAL_GPIO_DeInit+0x1c8>)
 800f802:	4293      	cmp	r3, r2
 800f804:	d025      	beq.n	800f852 <HAL_GPIO_DeInit+0xae>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	4a59      	ldr	r2, [pc, #356]	@ (800f970 <HAL_GPIO_DeInit+0x1cc>)
 800f80a:	4293      	cmp	r3, r2
 800f80c:	d01f      	beq.n	800f84e <HAL_GPIO_DeInit+0xaa>
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	4a58      	ldr	r2, [pc, #352]	@ (800f974 <HAL_GPIO_DeInit+0x1d0>)
 800f812:	4293      	cmp	r3, r2
 800f814:	d019      	beq.n	800f84a <HAL_GPIO_DeInit+0xa6>
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	4a57      	ldr	r2, [pc, #348]	@ (800f978 <HAL_GPIO_DeInit+0x1d4>)
 800f81a:	4293      	cmp	r3, r2
 800f81c:	d013      	beq.n	800f846 <HAL_GPIO_DeInit+0xa2>
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	4a56      	ldr	r2, [pc, #344]	@ (800f97c <HAL_GPIO_DeInit+0x1d8>)
 800f822:	4293      	cmp	r3, r2
 800f824:	d00d      	beq.n	800f842 <HAL_GPIO_DeInit+0x9e>
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	4a55      	ldr	r2, [pc, #340]	@ (800f980 <HAL_GPIO_DeInit+0x1dc>)
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d007      	beq.n	800f83e <HAL_GPIO_DeInit+0x9a>
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	4a54      	ldr	r2, [pc, #336]	@ (800f984 <HAL_GPIO_DeInit+0x1e0>)
 800f832:	4293      	cmp	r3, r2
 800f834:	d101      	bne.n	800f83a <HAL_GPIO_DeInit+0x96>
 800f836:	2306      	movs	r3, #6
 800f838:	e00c      	b.n	800f854 <HAL_GPIO_DeInit+0xb0>
 800f83a:	2307      	movs	r3, #7
 800f83c:	e00a      	b.n	800f854 <HAL_GPIO_DeInit+0xb0>
 800f83e:	2305      	movs	r3, #5
 800f840:	e008      	b.n	800f854 <HAL_GPIO_DeInit+0xb0>
 800f842:	2304      	movs	r3, #4
 800f844:	e006      	b.n	800f854 <HAL_GPIO_DeInit+0xb0>
 800f846:	2303      	movs	r3, #3
 800f848:	e004      	b.n	800f854 <HAL_GPIO_DeInit+0xb0>
 800f84a:	2302      	movs	r3, #2
 800f84c:	e002      	b.n	800f854 <HAL_GPIO_DeInit+0xb0>
 800f84e:	2301      	movs	r3, #1
 800f850:	e000      	b.n	800f854 <HAL_GPIO_DeInit+0xb0>
 800f852:	2300      	movs	r3, #0
 800f854:	697a      	ldr	r2, [r7, #20]
 800f856:	f002 0203 	and.w	r2, r2, #3
 800f85a:	0092      	lsls	r2, r2, #2
 800f85c:	4093      	lsls	r3, r2
 800f85e:	68ba      	ldr	r2, [r7, #8]
 800f860:	429a      	cmp	r2, r3
 800f862:	d132      	bne.n	800f8ca <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800f864:	4b48      	ldr	r3, [pc, #288]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f866:	681a      	ldr	r2, [r3, #0]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	43db      	mvns	r3, r3
 800f86c:	4946      	ldr	r1, [pc, #280]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f86e:	4013      	ands	r3, r2
 800f870:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800f872:	4b45      	ldr	r3, [pc, #276]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f874:	685a      	ldr	r2, [r3, #4]
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	43db      	mvns	r3, r3
 800f87a:	4943      	ldr	r1, [pc, #268]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f87c:	4013      	ands	r3, r2
 800f87e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800f880:	4b41      	ldr	r3, [pc, #260]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f882:	68da      	ldr	r2, [r3, #12]
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	43db      	mvns	r3, r3
 800f888:	493f      	ldr	r1, [pc, #252]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f88a:	4013      	ands	r3, r2
 800f88c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800f88e:	4b3e      	ldr	r3, [pc, #248]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f890:	689a      	ldr	r2, [r3, #8]
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	43db      	mvns	r3, r3
 800f896:	493c      	ldr	r1, [pc, #240]	@ (800f988 <HAL_GPIO_DeInit+0x1e4>)
 800f898:	4013      	ands	r3, r2
 800f89a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800f89c:	697b      	ldr	r3, [r7, #20]
 800f89e:	f003 0303 	and.w	r3, r3, #3
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	220f      	movs	r2, #15
 800f8a6:	fa02 f303 	lsl.w	r3, r2, r3
 800f8aa:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800f8ac:	4a2e      	ldr	r2, [pc, #184]	@ (800f968 <HAL_GPIO_DeInit+0x1c4>)
 800f8ae:	697b      	ldr	r3, [r7, #20]
 800f8b0:	089b      	lsrs	r3, r3, #2
 800f8b2:	3302      	adds	r3, #2
 800f8b4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f8b8:	68bb      	ldr	r3, [r7, #8]
 800f8ba:	43da      	mvns	r2, r3
 800f8bc:	482a      	ldr	r0, [pc, #168]	@ (800f968 <HAL_GPIO_DeInit+0x1c4>)
 800f8be:	697b      	ldr	r3, [r7, #20]
 800f8c0:	089b      	lsrs	r3, r3, #2
 800f8c2:	400a      	ands	r2, r1
 800f8c4:	3302      	adds	r3, #2
 800f8c6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	681a      	ldr	r2, [r3, #0]
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	005b      	lsls	r3, r3, #1
 800f8d2:	2103      	movs	r1, #3
 800f8d4:	fa01 f303 	lsl.w	r3, r1, r3
 800f8d8:	43db      	mvns	r3, r3
 800f8da:	401a      	ands	r2, r3
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800f8e0:	697b      	ldr	r3, [r7, #20]
 800f8e2:	08da      	lsrs	r2, r3, #3
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	3208      	adds	r2, #8
 800f8e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f8ec:	697b      	ldr	r3, [r7, #20]
 800f8ee:	f003 0307 	and.w	r3, r3, #7
 800f8f2:	009b      	lsls	r3, r3, #2
 800f8f4:	220f      	movs	r2, #15
 800f8f6:	fa02 f303 	lsl.w	r3, r2, r3
 800f8fa:	43db      	mvns	r3, r3
 800f8fc:	697a      	ldr	r2, [r7, #20]
 800f8fe:	08d2      	lsrs	r2, r2, #3
 800f900:	4019      	ands	r1, r3
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	3208      	adds	r2, #8
 800f906:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	68da      	ldr	r2, [r3, #12]
 800f90e:	697b      	ldr	r3, [r7, #20]
 800f910:	005b      	lsls	r3, r3, #1
 800f912:	2103      	movs	r1, #3
 800f914:	fa01 f303 	lsl.w	r3, r1, r3
 800f918:	43db      	mvns	r3, r3
 800f91a:	401a      	ands	r2, r3
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	685a      	ldr	r2, [r3, #4]
 800f924:	2101      	movs	r1, #1
 800f926:	697b      	ldr	r3, [r7, #20]
 800f928:	fa01 f303 	lsl.w	r3, r1, r3
 800f92c:	43db      	mvns	r3, r3
 800f92e:	401a      	ands	r2, r3
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	689a      	ldr	r2, [r3, #8]
 800f938:	697b      	ldr	r3, [r7, #20]
 800f93a:	005b      	lsls	r3, r3, #1
 800f93c:	2103      	movs	r1, #3
 800f93e:	fa01 f303 	lsl.w	r3, r1, r3
 800f942:	43db      	mvns	r3, r3
 800f944:	401a      	ands	r2, r3
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f94a:	697b      	ldr	r3, [r7, #20]
 800f94c:	3301      	adds	r3, #1
 800f94e:	617b      	str	r3, [r7, #20]
 800f950:	697b      	ldr	r3, [r7, #20]
 800f952:	2b0f      	cmp	r3, #15
 800f954:	f67f af34 	bls.w	800f7c0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800f958:	bf00      	nop
 800f95a:	bf00      	nop
 800f95c:	371c      	adds	r7, #28
 800f95e:	46bd      	mov	sp, r7
 800f960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f964:	4770      	bx	lr
 800f966:	bf00      	nop
 800f968:	40013800 	.word	0x40013800
 800f96c:	40020000 	.word	0x40020000
 800f970:	40020400 	.word	0x40020400
 800f974:	40020800 	.word	0x40020800
 800f978:	40020c00 	.word	0x40020c00
 800f97c:	40021000 	.word	0x40021000
 800f980:	40021400 	.word	0x40021400
 800f984:	40021800 	.word	0x40021800
 800f988:	40013c00 	.word	0x40013c00

0800f98c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800f98c:	b480      	push	{r7}
 800f98e:	b085      	sub	sp, #20
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
 800f994:	460b      	mov	r3, r1
 800f996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	691a      	ldr	r2, [r3, #16]
 800f99c:	887b      	ldrh	r3, [r7, #2]
 800f99e:	4013      	ands	r3, r2
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d002      	beq.n	800f9aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800f9a4:	2301      	movs	r3, #1
 800f9a6:	73fb      	strb	r3, [r7, #15]
 800f9a8:	e001      	b.n	800f9ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800f9ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	3714      	adds	r7, #20
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ba:	4770      	bx	lr

0800f9bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f9bc:	b480      	push	{r7}
 800f9be:	b083      	sub	sp, #12
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	6078      	str	r0, [r7, #4]
 800f9c4:	460b      	mov	r3, r1
 800f9c6:	807b      	strh	r3, [r7, #2]
 800f9c8:	4613      	mov	r3, r2
 800f9ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800f9cc:	787b      	ldrb	r3, [r7, #1]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d003      	beq.n	800f9da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800f9d2:	887a      	ldrh	r2, [r7, #2]
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800f9d8:	e003      	b.n	800f9e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800f9da:	887b      	ldrh	r3, [r7, #2]
 800f9dc:	041a      	lsls	r2, r3, #16
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	619a      	str	r2, [r3, #24]
}
 800f9e2:	bf00      	nop
 800f9e4:	370c      	adds	r7, #12
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ec:	4770      	bx	lr
	...

0800f9f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b082      	sub	sp, #8
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800f9fa:	4b08      	ldr	r3, [pc, #32]	@ (800fa1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800f9fc:	695a      	ldr	r2, [r3, #20]
 800f9fe:	88fb      	ldrh	r3, [r7, #6]
 800fa00:	4013      	ands	r3, r2
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d006      	beq.n	800fa14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800fa06:	4a05      	ldr	r2, [pc, #20]	@ (800fa1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800fa08:	88fb      	ldrh	r3, [r7, #6]
 800fa0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800fa0c:	88fb      	ldrh	r3, [r7, #6]
 800fa0e:	4618      	mov	r0, r3
 800fa10:	f000 f806 	bl	800fa20 <HAL_GPIO_EXTI_Callback>
  }
}
 800fa14:	bf00      	nop
 800fa16:	3708      	adds	r7, #8
 800fa18:	46bd      	mov	sp, r7
 800fa1a:	bd80      	pop	{r7, pc}
 800fa1c:	40013c00 	.word	0x40013c00

0800fa20 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800fa20:	b480      	push	{r7}
 800fa22:	b083      	sub	sp, #12
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	4603      	mov	r3, r0
 800fa28:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800fa2a:	bf00      	nop
 800fa2c:	370c      	adds	r7, #12
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa34:	4770      	bx	lr
	...

0800fa38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800fa38:	b580      	push	{r7, lr}
 800fa3a:	b084      	sub	sp, #16
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d101      	bne.n	800fa4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800fa46:	2301      	movs	r3, #1
 800fa48:	e12b      	b.n	800fca2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fa50:	b2db      	uxtb	r3, r3
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d106      	bne.n	800fa64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	2200      	movs	r2, #0
 800fa5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800fa5e:	6878      	ldr	r0, [r7, #4]
 800fa60:	f7fd fad2 	bl	800d008 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	2224      	movs	r2, #36	@ 0x24
 800fa68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	681a      	ldr	r2, [r3, #0]
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	f022 0201 	bic.w	r2, r2, #1
 800fa7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	681a      	ldr	r2, [r3, #0]
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800fa8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	681a      	ldr	r2, [r3, #0]
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800fa9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800fa9c:	f001 fa16 	bl	8010ecc <HAL_RCC_GetPCLK1Freq>
 800faa0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	685b      	ldr	r3, [r3, #4]
 800faa6:	4a81      	ldr	r2, [pc, #516]	@ (800fcac <HAL_I2C_Init+0x274>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d807      	bhi.n	800fabc <HAL_I2C_Init+0x84>
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	4a80      	ldr	r2, [pc, #512]	@ (800fcb0 <HAL_I2C_Init+0x278>)
 800fab0:	4293      	cmp	r3, r2
 800fab2:	bf94      	ite	ls
 800fab4:	2301      	movls	r3, #1
 800fab6:	2300      	movhi	r3, #0
 800fab8:	b2db      	uxtb	r3, r3
 800faba:	e006      	b.n	800faca <HAL_I2C_Init+0x92>
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	4a7d      	ldr	r2, [pc, #500]	@ (800fcb4 <HAL_I2C_Init+0x27c>)
 800fac0:	4293      	cmp	r3, r2
 800fac2:	bf94      	ite	ls
 800fac4:	2301      	movls	r3, #1
 800fac6:	2300      	movhi	r3, #0
 800fac8:	b2db      	uxtb	r3, r3
 800faca:	2b00      	cmp	r3, #0
 800facc:	d001      	beq.n	800fad2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800face:	2301      	movs	r3, #1
 800fad0:	e0e7      	b.n	800fca2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	4a78      	ldr	r2, [pc, #480]	@ (800fcb8 <HAL_I2C_Init+0x280>)
 800fad6:	fba2 2303 	umull	r2, r3, r2, r3
 800fada:	0c9b      	lsrs	r3, r3, #18
 800fadc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	685b      	ldr	r3, [r3, #4]
 800fae4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	68ba      	ldr	r2, [r7, #8]
 800faee:	430a      	orrs	r2, r1
 800faf0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	6a1b      	ldr	r3, [r3, #32]
 800faf8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	685b      	ldr	r3, [r3, #4]
 800fb00:	4a6a      	ldr	r2, [pc, #424]	@ (800fcac <HAL_I2C_Init+0x274>)
 800fb02:	4293      	cmp	r3, r2
 800fb04:	d802      	bhi.n	800fb0c <HAL_I2C_Init+0xd4>
 800fb06:	68bb      	ldr	r3, [r7, #8]
 800fb08:	3301      	adds	r3, #1
 800fb0a:	e009      	b.n	800fb20 <HAL_I2C_Init+0xe8>
 800fb0c:	68bb      	ldr	r3, [r7, #8]
 800fb0e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800fb12:	fb02 f303 	mul.w	r3, r2, r3
 800fb16:	4a69      	ldr	r2, [pc, #420]	@ (800fcbc <HAL_I2C_Init+0x284>)
 800fb18:	fba2 2303 	umull	r2, r3, r2, r3
 800fb1c:	099b      	lsrs	r3, r3, #6
 800fb1e:	3301      	adds	r3, #1
 800fb20:	687a      	ldr	r2, [r7, #4]
 800fb22:	6812      	ldr	r2, [r2, #0]
 800fb24:	430b      	orrs	r3, r1
 800fb26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	69db      	ldr	r3, [r3, #28]
 800fb2e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800fb32:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	685b      	ldr	r3, [r3, #4]
 800fb3a:	495c      	ldr	r1, [pc, #368]	@ (800fcac <HAL_I2C_Init+0x274>)
 800fb3c:	428b      	cmp	r3, r1
 800fb3e:	d819      	bhi.n	800fb74 <HAL_I2C_Init+0x13c>
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	1e59      	subs	r1, r3, #1
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	685b      	ldr	r3, [r3, #4]
 800fb48:	005b      	lsls	r3, r3, #1
 800fb4a:	fbb1 f3f3 	udiv	r3, r1, r3
 800fb4e:	1c59      	adds	r1, r3, #1
 800fb50:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800fb54:	400b      	ands	r3, r1
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d00a      	beq.n	800fb70 <HAL_I2C_Init+0x138>
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	1e59      	subs	r1, r3, #1
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	685b      	ldr	r3, [r3, #4]
 800fb62:	005b      	lsls	r3, r3, #1
 800fb64:	fbb1 f3f3 	udiv	r3, r1, r3
 800fb68:	3301      	adds	r3, #1
 800fb6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb6e:	e051      	b.n	800fc14 <HAL_I2C_Init+0x1dc>
 800fb70:	2304      	movs	r3, #4
 800fb72:	e04f      	b.n	800fc14 <HAL_I2C_Init+0x1dc>
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	689b      	ldr	r3, [r3, #8]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d111      	bne.n	800fba0 <HAL_I2C_Init+0x168>
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	1e58      	subs	r0, r3, #1
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	6859      	ldr	r1, [r3, #4]
 800fb84:	460b      	mov	r3, r1
 800fb86:	005b      	lsls	r3, r3, #1
 800fb88:	440b      	add	r3, r1
 800fb8a:	fbb0 f3f3 	udiv	r3, r0, r3
 800fb8e:	3301      	adds	r3, #1
 800fb90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	bf0c      	ite	eq
 800fb98:	2301      	moveq	r3, #1
 800fb9a:	2300      	movne	r3, #0
 800fb9c:	b2db      	uxtb	r3, r3
 800fb9e:	e012      	b.n	800fbc6 <HAL_I2C_Init+0x18e>
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	1e58      	subs	r0, r3, #1
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6859      	ldr	r1, [r3, #4]
 800fba8:	460b      	mov	r3, r1
 800fbaa:	009b      	lsls	r3, r3, #2
 800fbac:	440b      	add	r3, r1
 800fbae:	0099      	lsls	r1, r3, #2
 800fbb0:	440b      	add	r3, r1
 800fbb2:	fbb0 f3f3 	udiv	r3, r0, r3
 800fbb6:	3301      	adds	r3, #1
 800fbb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	bf0c      	ite	eq
 800fbc0:	2301      	moveq	r3, #1
 800fbc2:	2300      	movne	r3, #0
 800fbc4:	b2db      	uxtb	r3, r3
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d001      	beq.n	800fbce <HAL_I2C_Init+0x196>
 800fbca:	2301      	movs	r3, #1
 800fbcc:	e022      	b.n	800fc14 <HAL_I2C_Init+0x1dc>
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	689b      	ldr	r3, [r3, #8]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d10e      	bne.n	800fbf4 <HAL_I2C_Init+0x1bc>
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	1e58      	subs	r0, r3, #1
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	6859      	ldr	r1, [r3, #4]
 800fbde:	460b      	mov	r3, r1
 800fbe0:	005b      	lsls	r3, r3, #1
 800fbe2:	440b      	add	r3, r1
 800fbe4:	fbb0 f3f3 	udiv	r3, r0, r3
 800fbe8:	3301      	adds	r3, #1
 800fbea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fbee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fbf2:	e00f      	b.n	800fc14 <HAL_I2C_Init+0x1dc>
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	1e58      	subs	r0, r3, #1
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	6859      	ldr	r1, [r3, #4]
 800fbfc:	460b      	mov	r3, r1
 800fbfe:	009b      	lsls	r3, r3, #2
 800fc00:	440b      	add	r3, r1
 800fc02:	0099      	lsls	r1, r3, #2
 800fc04:	440b      	add	r3, r1
 800fc06:	fbb0 f3f3 	udiv	r3, r0, r3
 800fc0a:	3301      	adds	r3, #1
 800fc0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fc10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fc14:	6879      	ldr	r1, [r7, #4]
 800fc16:	6809      	ldr	r1, [r1, #0]
 800fc18:	4313      	orrs	r3, r2
 800fc1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	69da      	ldr	r2, [r3, #28]
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	6a1b      	ldr	r3, [r3, #32]
 800fc2e:	431a      	orrs	r2, r3
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	430a      	orrs	r2, r1
 800fc36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	689b      	ldr	r3, [r3, #8]
 800fc3e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800fc42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800fc46:	687a      	ldr	r2, [r7, #4]
 800fc48:	6911      	ldr	r1, [r2, #16]
 800fc4a:	687a      	ldr	r2, [r7, #4]
 800fc4c:	68d2      	ldr	r2, [r2, #12]
 800fc4e:	4311      	orrs	r1, r2
 800fc50:	687a      	ldr	r2, [r7, #4]
 800fc52:	6812      	ldr	r2, [r2, #0]
 800fc54:	430b      	orrs	r3, r1
 800fc56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	68db      	ldr	r3, [r3, #12]
 800fc5e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	695a      	ldr	r2, [r3, #20]
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	699b      	ldr	r3, [r3, #24]
 800fc6a:	431a      	orrs	r2, r3
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	430a      	orrs	r2, r1
 800fc72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	681a      	ldr	r2, [r3, #0]
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	f042 0201 	orr.w	r2, r2, #1
 800fc82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	2200      	movs	r2, #0
 800fc88:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2220      	movs	r2, #32
 800fc8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	2200      	movs	r2, #0
 800fc96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800fca0:	2300      	movs	r3, #0
}
 800fca2:	4618      	mov	r0, r3
 800fca4:	3710      	adds	r7, #16
 800fca6:	46bd      	mov	sp, r7
 800fca8:	bd80      	pop	{r7, pc}
 800fcaa:	bf00      	nop
 800fcac:	000186a0 	.word	0x000186a0
 800fcb0:	001e847f 	.word	0x001e847f
 800fcb4:	003d08ff 	.word	0x003d08ff
 800fcb8:	431bde83 	.word	0x431bde83
 800fcbc:	10624dd3 	.word	0x10624dd3

0800fcc0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800fcc0:	b580      	push	{r7, lr}
 800fcc2:	b082      	sub	sp, #8
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d101      	bne.n	800fcd2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800fcce:	2301      	movs	r3, #1
 800fcd0:	e021      	b.n	800fd16 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	2224      	movs	r2, #36	@ 0x24
 800fcd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	681a      	ldr	r2, [r3, #0]
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	f022 0201 	bic.w	r2, r2, #1
 800fce8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f7fd f9f6 	bl	800d0dc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	2200      	movs	r2, #0
 800fd02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2200      	movs	r2, #0
 800fd08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	2200      	movs	r2, #0
 800fd10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fd14:	2300      	movs	r3, #0
}
 800fd16:	4618      	mov	r0, r3
 800fd18:	3708      	adds	r7, #8
 800fd1a:	46bd      	mov	sp, r7
 800fd1c:	bd80      	pop	{r7, pc}
	...

0800fd20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fd20:	b580      	push	{r7, lr}
 800fd22:	b088      	sub	sp, #32
 800fd24:	af02      	add	r7, sp, #8
 800fd26:	60f8      	str	r0, [r7, #12]
 800fd28:	607a      	str	r2, [r7, #4]
 800fd2a:	461a      	mov	r2, r3
 800fd2c:	460b      	mov	r3, r1
 800fd2e:	817b      	strh	r3, [r7, #10]
 800fd30:	4613      	mov	r3, r2
 800fd32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800fd34:	f7ff f9ce 	bl	800f0d4 <HAL_GetTick>
 800fd38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fd40:	b2db      	uxtb	r3, r3
 800fd42:	2b20      	cmp	r3, #32
 800fd44:	f040 80e0 	bne.w	800ff08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800fd48:	697b      	ldr	r3, [r7, #20]
 800fd4a:	9300      	str	r3, [sp, #0]
 800fd4c:	2319      	movs	r3, #25
 800fd4e:	2201      	movs	r2, #1
 800fd50:	4970      	ldr	r1, [pc, #448]	@ (800ff14 <HAL_I2C_Master_Transmit+0x1f4>)
 800fd52:	68f8      	ldr	r0, [r7, #12]
 800fd54:	f000 fd92 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 800fd58:	4603      	mov	r3, r0
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d001      	beq.n	800fd62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800fd5e:	2302      	movs	r3, #2
 800fd60:	e0d3      	b.n	800ff0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd68:	2b01      	cmp	r3, #1
 800fd6a:	d101      	bne.n	800fd70 <HAL_I2C_Master_Transmit+0x50>
 800fd6c:	2302      	movs	r3, #2
 800fd6e:	e0cc      	b.n	800ff0a <HAL_I2C_Master_Transmit+0x1ea>
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	2201      	movs	r2, #1
 800fd74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	f003 0301 	and.w	r3, r3, #1
 800fd82:	2b01      	cmp	r3, #1
 800fd84:	d007      	beq.n	800fd96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	681a      	ldr	r2, [r3, #0]
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	f042 0201 	orr.w	r2, r2, #1
 800fd94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800fda4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2221      	movs	r2, #33	@ 0x21
 800fdaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	2210      	movs	r2, #16
 800fdb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	687a      	ldr	r2, [r7, #4]
 800fdc0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	893a      	ldrh	r2, [r7, #8]
 800fdc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fdcc:	b29a      	uxth	r2, r3
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	4a50      	ldr	r2, [pc, #320]	@ (800ff18 <HAL_I2C_Master_Transmit+0x1f8>)
 800fdd6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800fdd8:	8979      	ldrh	r1, [r7, #10]
 800fdda:	697b      	ldr	r3, [r7, #20]
 800fddc:	6a3a      	ldr	r2, [r7, #32]
 800fdde:	68f8      	ldr	r0, [r7, #12]
 800fde0:	f000 fbfc 	bl	80105dc <I2C_MasterRequestWrite>
 800fde4:	4603      	mov	r3, r0
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d001      	beq.n	800fdee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800fdea:	2301      	movs	r3, #1
 800fdec:	e08d      	b.n	800ff0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800fdee:	2300      	movs	r3, #0
 800fdf0:	613b      	str	r3, [r7, #16]
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	695b      	ldr	r3, [r3, #20]
 800fdf8:	613b      	str	r3, [r7, #16]
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	699b      	ldr	r3, [r3, #24]
 800fe00:	613b      	str	r3, [r7, #16]
 800fe02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800fe04:	e066      	b.n	800fed4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fe06:	697a      	ldr	r2, [r7, #20]
 800fe08:	6a39      	ldr	r1, [r7, #32]
 800fe0a:	68f8      	ldr	r0, [r7, #12]
 800fe0c:	f000 fe50 	bl	8010ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 800fe10:	4603      	mov	r3, r0
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d00d      	beq.n	800fe32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe1a:	2b04      	cmp	r3, #4
 800fe1c:	d107      	bne.n	800fe2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	681a      	ldr	r2, [r3, #0]
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800fe2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800fe2e:	2301      	movs	r3, #1
 800fe30:	e06b      	b.n	800ff0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe36:	781a      	ldrb	r2, [r3, #0]
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe42:	1c5a      	adds	r2, r3, #1
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fe4c:	b29b      	uxth	r3, r3
 800fe4e:	3b01      	subs	r3, #1
 800fe50:	b29a      	uxth	r2, r3
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fe5a:	3b01      	subs	r3, #1
 800fe5c:	b29a      	uxth	r2, r3
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	695b      	ldr	r3, [r3, #20]
 800fe68:	f003 0304 	and.w	r3, r3, #4
 800fe6c:	2b04      	cmp	r3, #4
 800fe6e:	d11b      	bne.n	800fea8 <HAL_I2C_Master_Transmit+0x188>
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d017      	beq.n	800fea8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe7c:	781a      	ldrb	r2, [r3, #0]
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe88:	1c5a      	adds	r2, r3, #1
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fe92:	b29b      	uxth	r3, r3
 800fe94:	3b01      	subs	r3, #1
 800fe96:	b29a      	uxth	r2, r3
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fea0:	3b01      	subs	r3, #1
 800fea2:	b29a      	uxth	r2, r3
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fea8:	697a      	ldr	r2, [r7, #20]
 800feaa:	6a39      	ldr	r1, [r7, #32]
 800feac:	68f8      	ldr	r0, [r7, #12]
 800feae:	f000 fe47 	bl	8010b40 <I2C_WaitOnBTFFlagUntilTimeout>
 800feb2:	4603      	mov	r3, r0
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d00d      	beq.n	800fed4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800febc:	2b04      	cmp	r3, #4
 800febe:	d107      	bne.n	800fed0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	681a      	ldr	r2, [r3, #0]
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800fece:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800fed0:	2301      	movs	r3, #1
 800fed2:	e01a      	b.n	800ff0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d194      	bne.n	800fe06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	681a      	ldr	r2, [r3, #0]
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800feea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	2220      	movs	r2, #32
 800fef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	2200      	movs	r2, #0
 800fef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	2200      	movs	r2, #0
 800ff00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800ff04:	2300      	movs	r3, #0
 800ff06:	e000      	b.n	800ff0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800ff08:	2302      	movs	r3, #2
  }
}
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	3718      	adds	r7, #24
 800ff0e:	46bd      	mov	sp, r7
 800ff10:	bd80      	pop	{r7, pc}
 800ff12:	bf00      	nop
 800ff14:	00100002 	.word	0x00100002
 800ff18:	ffff0000 	.word	0xffff0000

0800ff1c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	b08c      	sub	sp, #48	@ 0x30
 800ff20:	af02      	add	r7, sp, #8
 800ff22:	60f8      	str	r0, [r7, #12]
 800ff24:	607a      	str	r2, [r7, #4]
 800ff26:	461a      	mov	r2, r3
 800ff28:	460b      	mov	r3, r1
 800ff2a:	817b      	strh	r3, [r7, #10]
 800ff2c:	4613      	mov	r3, r2
 800ff2e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800ff30:	f7ff f8d0 	bl	800f0d4 <HAL_GetTick>
 800ff34:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ff3c:	b2db      	uxtb	r3, r3
 800ff3e:	2b20      	cmp	r3, #32
 800ff40:	f040 8217 	bne.w	8010372 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ff44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff46:	9300      	str	r3, [sp, #0]
 800ff48:	2319      	movs	r3, #25
 800ff4a:	2201      	movs	r2, #1
 800ff4c:	497c      	ldr	r1, [pc, #496]	@ (8010140 <HAL_I2C_Master_Receive+0x224>)
 800ff4e:	68f8      	ldr	r0, [r7, #12]
 800ff50:	f000 fc94 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 800ff54:	4603      	mov	r3, r0
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d001      	beq.n	800ff5e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800ff5a:	2302      	movs	r3, #2
 800ff5c:	e20a      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ff64:	2b01      	cmp	r3, #1
 800ff66:	d101      	bne.n	800ff6c <HAL_I2C_Master_Receive+0x50>
 800ff68:	2302      	movs	r3, #2
 800ff6a:	e203      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	2201      	movs	r2, #1
 800ff70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	f003 0301 	and.w	r3, r3, #1
 800ff7e:	2b01      	cmp	r3, #1
 800ff80:	d007      	beq.n	800ff92 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	681a      	ldr	r2, [r3, #0]
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	f042 0201 	orr.w	r2, r2, #1
 800ff90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	681a      	ldr	r2, [r3, #0]
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ffa0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	2222      	movs	r2, #34	@ 0x22
 800ffa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	2210      	movs	r2, #16
 800ffae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	687a      	ldr	r2, [r7, #4]
 800ffbc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	893a      	ldrh	r2, [r7, #8]
 800ffc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ffc8:	b29a      	uxth	r2, r3
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	4a5c      	ldr	r2, [pc, #368]	@ (8010144 <HAL_I2C_Master_Receive+0x228>)
 800ffd2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800ffd4:	8979      	ldrh	r1, [r7, #10]
 800ffd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ffda:	68f8      	ldr	r0, [r7, #12]
 800ffdc:	f000 fb80 	bl	80106e0 <I2C_MasterRequestRead>
 800ffe0:	4603      	mov	r3, r0
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d001      	beq.n	800ffea <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800ffe6:	2301      	movs	r3, #1
 800ffe8:	e1c4      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d113      	bne.n	801001a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800fff2:	2300      	movs	r3, #0
 800fff4:	623b      	str	r3, [r7, #32]
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	695b      	ldr	r3, [r3, #20]
 800fffc:	623b      	str	r3, [r7, #32]
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	699b      	ldr	r3, [r3, #24]
 8010004:	623b      	str	r3, [r7, #32]
 8010006:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	681a      	ldr	r2, [r3, #0]
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010016:	601a      	str	r2, [r3, #0]
 8010018:	e198      	b.n	801034c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801001e:	2b01      	cmp	r3, #1
 8010020:	d11b      	bne.n	801005a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	681a      	ldr	r2, [r3, #0]
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8010030:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010032:	2300      	movs	r3, #0
 8010034:	61fb      	str	r3, [r7, #28]
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	695b      	ldr	r3, [r3, #20]
 801003c:	61fb      	str	r3, [r7, #28]
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	699b      	ldr	r3, [r3, #24]
 8010044:	61fb      	str	r3, [r7, #28]
 8010046:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	681a      	ldr	r2, [r3, #0]
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010056:	601a      	str	r2, [r3, #0]
 8010058:	e178      	b.n	801034c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801005e:	2b02      	cmp	r3, #2
 8010060:	d11b      	bne.n	801009a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	681a      	ldr	r2, [r3, #0]
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8010070:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	681a      	ldr	r2, [r3, #0]
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010080:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8010082:	2300      	movs	r3, #0
 8010084:	61bb      	str	r3, [r7, #24]
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	695b      	ldr	r3, [r3, #20]
 801008c:	61bb      	str	r3, [r7, #24]
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	699b      	ldr	r3, [r3, #24]
 8010094:	61bb      	str	r3, [r7, #24]
 8010096:	69bb      	ldr	r3, [r7, #24]
 8010098:	e158      	b.n	801034c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	681a      	ldr	r2, [r3, #0]
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80100a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80100aa:	2300      	movs	r3, #0
 80100ac:	617b      	str	r3, [r7, #20]
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	695b      	ldr	r3, [r3, #20]
 80100b4:	617b      	str	r3, [r7, #20]
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	699b      	ldr	r3, [r3, #24]
 80100bc:	617b      	str	r3, [r7, #20]
 80100be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80100c0:	e144      	b.n	801034c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80100c6:	2b03      	cmp	r3, #3
 80100c8:	f200 80f1 	bhi.w	80102ae <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80100d0:	2b01      	cmp	r3, #1
 80100d2:	d123      	bne.n	801011c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80100d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80100d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80100d8:	68f8      	ldr	r0, [r7, #12]
 80100da:	f000 fd79 	bl	8010bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80100de:	4603      	mov	r3, r0
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d001      	beq.n	80100e8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80100e4:	2301      	movs	r3, #1
 80100e6:	e145      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	691a      	ldr	r2, [r3, #16]
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100f2:	b2d2      	uxtb	r2, r2
 80100f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100fa:	1c5a      	adds	r2, r3, #1
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010104:	3b01      	subs	r3, #1
 8010106:	b29a      	uxth	r2, r3
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010110:	b29b      	uxth	r3, r3
 8010112:	3b01      	subs	r3, #1
 8010114:	b29a      	uxth	r2, r3
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801011a:	e117      	b.n	801034c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010120:	2b02      	cmp	r3, #2
 8010122:	d14e      	bne.n	80101c2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8010124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010126:	9300      	str	r3, [sp, #0]
 8010128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801012a:	2200      	movs	r2, #0
 801012c:	4906      	ldr	r1, [pc, #24]	@ (8010148 <HAL_I2C_Master_Receive+0x22c>)
 801012e:	68f8      	ldr	r0, [r7, #12]
 8010130:	f000 fba4 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 8010134:	4603      	mov	r3, r0
 8010136:	2b00      	cmp	r3, #0
 8010138:	d008      	beq.n	801014c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 801013a:	2301      	movs	r3, #1
 801013c:	e11a      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
 801013e:	bf00      	nop
 8010140:	00100002 	.word	0x00100002
 8010144:	ffff0000 	.word	0xffff0000
 8010148:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	681a      	ldr	r2, [r3, #0]
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801015a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	691a      	ldr	r2, [r3, #16]
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010166:	b2d2      	uxtb	r2, r2
 8010168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801016e:	1c5a      	adds	r2, r3, #1
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010178:	3b01      	subs	r3, #1
 801017a:	b29a      	uxth	r2, r3
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010184:	b29b      	uxth	r3, r3
 8010186:	3b01      	subs	r3, #1
 8010188:	b29a      	uxth	r2, r3
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	691a      	ldr	r2, [r3, #16]
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010198:	b2d2      	uxtb	r2, r2
 801019a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101a0:	1c5a      	adds	r2, r3, #1
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80101aa:	3b01      	subs	r3, #1
 80101ac:	b29a      	uxth	r2, r3
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80101b6:	b29b      	uxth	r3, r3
 80101b8:	3b01      	subs	r3, #1
 80101ba:	b29a      	uxth	r2, r3
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80101c0:	e0c4      	b.n	801034c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80101c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101c4:	9300      	str	r3, [sp, #0]
 80101c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101c8:	2200      	movs	r2, #0
 80101ca:	496c      	ldr	r1, [pc, #432]	@ (801037c <HAL_I2C_Master_Receive+0x460>)
 80101cc:	68f8      	ldr	r0, [r7, #12]
 80101ce:	f000 fb55 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 80101d2:	4603      	mov	r3, r0
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d001      	beq.n	80101dc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80101d8:	2301      	movs	r3, #1
 80101da:	e0cb      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	681a      	ldr	r2, [r3, #0]
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80101ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	691a      	ldr	r2, [r3, #16]
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101f6:	b2d2      	uxtb	r2, r2
 80101f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101fe:	1c5a      	adds	r2, r3, #1
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010208:	3b01      	subs	r3, #1
 801020a:	b29a      	uxth	r2, r3
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010214:	b29b      	uxth	r3, r3
 8010216:	3b01      	subs	r3, #1
 8010218:	b29a      	uxth	r2, r3
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 801021e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010220:	9300      	str	r3, [sp, #0]
 8010222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010224:	2200      	movs	r2, #0
 8010226:	4955      	ldr	r1, [pc, #340]	@ (801037c <HAL_I2C_Master_Receive+0x460>)
 8010228:	68f8      	ldr	r0, [r7, #12]
 801022a:	f000 fb27 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 801022e:	4603      	mov	r3, r0
 8010230:	2b00      	cmp	r3, #0
 8010232:	d001      	beq.n	8010238 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8010234:	2301      	movs	r3, #1
 8010236:	e09d      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	681a      	ldr	r2, [r3, #0]
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010246:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	691a      	ldr	r2, [r3, #16]
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010252:	b2d2      	uxtb	r2, r2
 8010254:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801025a:	1c5a      	adds	r2, r3, #1
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010264:	3b01      	subs	r3, #1
 8010266:	b29a      	uxth	r2, r3
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010270:	b29b      	uxth	r3, r3
 8010272:	3b01      	subs	r3, #1
 8010274:	b29a      	uxth	r2, r3
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	691a      	ldr	r2, [r3, #16]
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010284:	b2d2      	uxtb	r2, r2
 8010286:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801028c:	1c5a      	adds	r2, r3, #1
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010296:	3b01      	subs	r3, #1
 8010298:	b29a      	uxth	r2, r3
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80102a2:	b29b      	uxth	r3, r3
 80102a4:	3b01      	subs	r3, #1
 80102a6:	b29a      	uxth	r2, r3
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80102ac:	e04e      	b.n	801034c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80102ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80102b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80102b2:	68f8      	ldr	r0, [r7, #12]
 80102b4:	f000 fc8c 	bl	8010bd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80102b8:	4603      	mov	r3, r0
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d001      	beq.n	80102c2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80102be:	2301      	movs	r3, #1
 80102c0:	e058      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	691a      	ldr	r2, [r3, #16]
 80102c8:	68fb      	ldr	r3, [r7, #12]
 80102ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102cc:	b2d2      	uxtb	r2, r2
 80102ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102d4:	1c5a      	adds	r2, r3, #1
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80102de:	3b01      	subs	r3, #1
 80102e0:	b29a      	uxth	r2, r3
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80102ea:	b29b      	uxth	r3, r3
 80102ec:	3b01      	subs	r3, #1
 80102ee:	b29a      	uxth	r2, r3
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	695b      	ldr	r3, [r3, #20]
 80102fa:	f003 0304 	and.w	r3, r3, #4
 80102fe:	2b04      	cmp	r3, #4
 8010300:	d124      	bne.n	801034c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010306:	2b03      	cmp	r3, #3
 8010308:	d107      	bne.n	801031a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	681a      	ldr	r2, [r3, #0]
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8010318:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	691a      	ldr	r2, [r3, #16]
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010324:	b2d2      	uxtb	r2, r2
 8010326:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801032c:	1c5a      	adds	r2, r3, #1
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010336:	3b01      	subs	r3, #1
 8010338:	b29a      	uxth	r2, r3
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010342:	b29b      	uxth	r3, r3
 8010344:	3b01      	subs	r3, #1
 8010346:	b29a      	uxth	r2, r3
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010350:	2b00      	cmp	r3, #0
 8010352:	f47f aeb6 	bne.w	80100c2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	2220      	movs	r2, #32
 801035a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	2200      	movs	r2, #0
 8010362:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	2200      	movs	r2, #0
 801036a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 801036e:	2300      	movs	r3, #0
 8010370:	e000      	b.n	8010374 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8010372:	2302      	movs	r3, #2
  }
}
 8010374:	4618      	mov	r0, r3
 8010376:	3728      	adds	r7, #40	@ 0x28
 8010378:	46bd      	mov	sp, r7
 801037a:	bd80      	pop	{r7, pc}
 801037c:	00010004 	.word	0x00010004

08010380 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b08a      	sub	sp, #40	@ 0x28
 8010384:	af02      	add	r7, sp, #8
 8010386:	60f8      	str	r0, [r7, #12]
 8010388:	607a      	str	r2, [r7, #4]
 801038a:	603b      	str	r3, [r7, #0]
 801038c:	460b      	mov	r3, r1
 801038e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8010390:	f7fe fea0 	bl	800f0d4 <HAL_GetTick>
 8010394:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8010396:	2300      	movs	r3, #0
 8010398:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80103a0:	b2db      	uxtb	r3, r3
 80103a2:	2b20      	cmp	r3, #32
 80103a4:	f040 8111 	bne.w	80105ca <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80103a8:	69fb      	ldr	r3, [r7, #28]
 80103aa:	9300      	str	r3, [sp, #0]
 80103ac:	2319      	movs	r3, #25
 80103ae:	2201      	movs	r2, #1
 80103b0:	4988      	ldr	r1, [pc, #544]	@ (80105d4 <HAL_I2C_IsDeviceReady+0x254>)
 80103b2:	68f8      	ldr	r0, [r7, #12]
 80103b4:	f000 fa62 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 80103b8:	4603      	mov	r3, r0
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d001      	beq.n	80103c2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80103be:	2302      	movs	r3, #2
 80103c0:	e104      	b.n	80105cc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80103c8:	2b01      	cmp	r3, #1
 80103ca:	d101      	bne.n	80103d0 <HAL_I2C_IsDeviceReady+0x50>
 80103cc:	2302      	movs	r3, #2
 80103ce:	e0fd      	b.n	80105cc <HAL_I2C_IsDeviceReady+0x24c>
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	2201      	movs	r2, #1
 80103d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	f003 0301 	and.w	r3, r3, #1
 80103e2:	2b01      	cmp	r3, #1
 80103e4:	d007      	beq.n	80103f6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	681a      	ldr	r2, [r3, #0]
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	f042 0201 	orr.w	r2, r2, #1
 80103f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	681a      	ldr	r2, [r3, #0]
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8010404:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2224      	movs	r2, #36	@ 0x24
 801040a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	2200      	movs	r2, #0
 8010412:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	4a70      	ldr	r2, [pc, #448]	@ (80105d8 <HAL_I2C_IsDeviceReady+0x258>)
 8010418:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	681a      	ldr	r2, [r3, #0]
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010428:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 801042a:	69fb      	ldr	r3, [r7, #28]
 801042c:	9300      	str	r3, [sp, #0]
 801042e:	683b      	ldr	r3, [r7, #0]
 8010430:	2200      	movs	r2, #0
 8010432:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8010436:	68f8      	ldr	r0, [r7, #12]
 8010438:	f000 fa20 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 801043c:	4603      	mov	r3, r0
 801043e:	2b00      	cmp	r3, #0
 8010440:	d00d      	beq.n	801045e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801044c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010450:	d103      	bne.n	801045a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010458:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 801045a:	2303      	movs	r3, #3
 801045c:	e0b6      	b.n	80105cc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 801045e:	897b      	ldrh	r3, [r7, #10]
 8010460:	b2db      	uxtb	r3, r3
 8010462:	461a      	mov	r2, r3
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 801046c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 801046e:	f7fe fe31 	bl	800f0d4 <HAL_GetTick>
 8010472:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	695b      	ldr	r3, [r3, #20]
 801047a:	f003 0302 	and.w	r3, r3, #2
 801047e:	2b02      	cmp	r3, #2
 8010480:	bf0c      	ite	eq
 8010482:	2301      	moveq	r3, #1
 8010484:	2300      	movne	r3, #0
 8010486:	b2db      	uxtb	r3, r3
 8010488:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	695b      	ldr	r3, [r3, #20]
 8010490:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010498:	bf0c      	ite	eq
 801049a:	2301      	moveq	r3, #1
 801049c:	2300      	movne	r3, #0
 801049e:	b2db      	uxtb	r3, r3
 80104a0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80104a2:	e025      	b.n	80104f0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80104a4:	f7fe fe16 	bl	800f0d4 <HAL_GetTick>
 80104a8:	4602      	mov	r2, r0
 80104aa:	69fb      	ldr	r3, [r7, #28]
 80104ac:	1ad3      	subs	r3, r2, r3
 80104ae:	683a      	ldr	r2, [r7, #0]
 80104b0:	429a      	cmp	r2, r3
 80104b2:	d302      	bcc.n	80104ba <HAL_I2C_IsDeviceReady+0x13a>
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d103      	bne.n	80104c2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	22a0      	movs	r2, #160	@ 0xa0
 80104be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	695b      	ldr	r3, [r3, #20]
 80104c8:	f003 0302 	and.w	r3, r3, #2
 80104cc:	2b02      	cmp	r3, #2
 80104ce:	bf0c      	ite	eq
 80104d0:	2301      	moveq	r3, #1
 80104d2:	2300      	movne	r3, #0
 80104d4:	b2db      	uxtb	r3, r3
 80104d6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	695b      	ldr	r3, [r3, #20]
 80104de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80104e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80104e6:	bf0c      	ite	eq
 80104e8:	2301      	moveq	r3, #1
 80104ea:	2300      	movne	r3, #0
 80104ec:	b2db      	uxtb	r3, r3
 80104ee:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80104f6:	b2db      	uxtb	r3, r3
 80104f8:	2ba0      	cmp	r3, #160	@ 0xa0
 80104fa:	d005      	beq.n	8010508 <HAL_I2C_IsDeviceReady+0x188>
 80104fc:	7dfb      	ldrb	r3, [r7, #23]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d102      	bne.n	8010508 <HAL_I2C_IsDeviceReady+0x188>
 8010502:	7dbb      	ldrb	r3, [r7, #22]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d0cd      	beq.n	80104a4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	2220      	movs	r2, #32
 801050c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	695b      	ldr	r3, [r3, #20]
 8010516:	f003 0302 	and.w	r3, r3, #2
 801051a:	2b02      	cmp	r3, #2
 801051c:	d129      	bne.n	8010572 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	681a      	ldr	r2, [r3, #0]
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801052c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 801052e:	2300      	movs	r3, #0
 8010530:	613b      	str	r3, [r7, #16]
 8010532:	68fb      	ldr	r3, [r7, #12]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	695b      	ldr	r3, [r3, #20]
 8010538:	613b      	str	r3, [r7, #16]
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	699b      	ldr	r3, [r3, #24]
 8010540:	613b      	str	r3, [r7, #16]
 8010542:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8010544:	69fb      	ldr	r3, [r7, #28]
 8010546:	9300      	str	r3, [sp, #0]
 8010548:	2319      	movs	r3, #25
 801054a:	2201      	movs	r2, #1
 801054c:	4921      	ldr	r1, [pc, #132]	@ (80105d4 <HAL_I2C_IsDeviceReady+0x254>)
 801054e:	68f8      	ldr	r0, [r7, #12]
 8010550:	f000 f994 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 8010554:	4603      	mov	r3, r0
 8010556:	2b00      	cmp	r3, #0
 8010558:	d001      	beq.n	801055e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 801055a:	2301      	movs	r3, #1
 801055c:	e036      	b.n	80105cc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	2220      	movs	r2, #32
 8010562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	2200      	movs	r2, #0
 801056a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 801056e:	2300      	movs	r3, #0
 8010570:	e02c      	b.n	80105cc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	681a      	ldr	r2, [r3, #0]
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010580:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 801058a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 801058c:	69fb      	ldr	r3, [r7, #28]
 801058e:	9300      	str	r3, [sp, #0]
 8010590:	2319      	movs	r3, #25
 8010592:	2201      	movs	r2, #1
 8010594:	490f      	ldr	r1, [pc, #60]	@ (80105d4 <HAL_I2C_IsDeviceReady+0x254>)
 8010596:	68f8      	ldr	r0, [r7, #12]
 8010598:	f000 f970 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 801059c:	4603      	mov	r3, r0
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d001      	beq.n	80105a6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80105a2:	2301      	movs	r3, #1
 80105a4:	e012      	b.n	80105cc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80105a6:	69bb      	ldr	r3, [r7, #24]
 80105a8:	3301      	adds	r3, #1
 80105aa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80105ac:	69ba      	ldr	r2, [r7, #24]
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	429a      	cmp	r2, r3
 80105b2:	f4ff af32 	bcc.w	801041a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	2220      	movs	r2, #32
 80105ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	2200      	movs	r2, #0
 80105c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80105c6:	2301      	movs	r3, #1
 80105c8:	e000      	b.n	80105cc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80105ca:	2302      	movs	r3, #2
  }
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	3720      	adds	r7, #32
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}
 80105d4:	00100002 	.word	0x00100002
 80105d8:	ffff0000 	.word	0xffff0000

080105dc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b088      	sub	sp, #32
 80105e0:	af02      	add	r7, sp, #8
 80105e2:	60f8      	str	r0, [r7, #12]
 80105e4:	607a      	str	r2, [r7, #4]
 80105e6:	603b      	str	r3, [r7, #0]
 80105e8:	460b      	mov	r3, r1
 80105ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105f0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80105f2:	697b      	ldr	r3, [r7, #20]
 80105f4:	2b08      	cmp	r3, #8
 80105f6:	d006      	beq.n	8010606 <I2C_MasterRequestWrite+0x2a>
 80105f8:	697b      	ldr	r3, [r7, #20]
 80105fa:	2b01      	cmp	r3, #1
 80105fc:	d003      	beq.n	8010606 <I2C_MasterRequestWrite+0x2a>
 80105fe:	697b      	ldr	r3, [r7, #20]
 8010600:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8010604:	d108      	bne.n	8010618 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	681a      	ldr	r2, [r3, #0]
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010614:	601a      	str	r2, [r3, #0]
 8010616:	e00b      	b.n	8010630 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801061c:	2b12      	cmp	r3, #18
 801061e:	d107      	bne.n	8010630 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	681a      	ldr	r2, [r3, #0]
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801062e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	9300      	str	r3, [sp, #0]
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	2200      	movs	r2, #0
 8010638:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 801063c:	68f8      	ldr	r0, [r7, #12]
 801063e:	f000 f91d 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 8010642:	4603      	mov	r3, r0
 8010644:	2b00      	cmp	r3, #0
 8010646:	d00d      	beq.n	8010664 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010656:	d103      	bne.n	8010660 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801065e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8010660:	2303      	movs	r3, #3
 8010662:	e035      	b.n	80106d0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	691b      	ldr	r3, [r3, #16]
 8010668:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801066c:	d108      	bne.n	8010680 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 801066e:	897b      	ldrh	r3, [r7, #10]
 8010670:	b2db      	uxtb	r3, r3
 8010672:	461a      	mov	r2, r3
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 801067c:	611a      	str	r2, [r3, #16]
 801067e:	e01b      	b.n	80106b8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8010680:	897b      	ldrh	r3, [r7, #10]
 8010682:	11db      	asrs	r3, r3, #7
 8010684:	b2db      	uxtb	r3, r3
 8010686:	f003 0306 	and.w	r3, r3, #6
 801068a:	b2db      	uxtb	r3, r3
 801068c:	f063 030f 	orn	r3, r3, #15
 8010690:	b2da      	uxtb	r2, r3
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8010698:	683b      	ldr	r3, [r7, #0]
 801069a:	687a      	ldr	r2, [r7, #4]
 801069c:	490e      	ldr	r1, [pc, #56]	@ (80106d8 <I2C_MasterRequestWrite+0xfc>)
 801069e:	68f8      	ldr	r0, [r7, #12]
 80106a0:	f000 f966 	bl	8010970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80106a4:	4603      	mov	r3, r0
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d001      	beq.n	80106ae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80106aa:	2301      	movs	r3, #1
 80106ac:	e010      	b.n	80106d0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80106ae:	897b      	ldrh	r3, [r7, #10]
 80106b0:	b2da      	uxtb	r2, r3
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80106b8:	683b      	ldr	r3, [r7, #0]
 80106ba:	687a      	ldr	r2, [r7, #4]
 80106bc:	4907      	ldr	r1, [pc, #28]	@ (80106dc <I2C_MasterRequestWrite+0x100>)
 80106be:	68f8      	ldr	r0, [r7, #12]
 80106c0:	f000 f956 	bl	8010970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80106c4:	4603      	mov	r3, r0
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d001      	beq.n	80106ce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80106ca:	2301      	movs	r3, #1
 80106cc:	e000      	b.n	80106d0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80106ce:	2300      	movs	r3, #0
}
 80106d0:	4618      	mov	r0, r3
 80106d2:	3718      	adds	r7, #24
 80106d4:	46bd      	mov	sp, r7
 80106d6:	bd80      	pop	{r7, pc}
 80106d8:	00010008 	.word	0x00010008
 80106dc:	00010002 	.word	0x00010002

080106e0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b088      	sub	sp, #32
 80106e4:	af02      	add	r7, sp, #8
 80106e6:	60f8      	str	r0, [r7, #12]
 80106e8:	607a      	str	r2, [r7, #4]
 80106ea:	603b      	str	r3, [r7, #0]
 80106ec:	460b      	mov	r3, r1
 80106ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106f4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	681a      	ldr	r2, [r3, #0]
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010704:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8010706:	697b      	ldr	r3, [r7, #20]
 8010708:	2b08      	cmp	r3, #8
 801070a:	d006      	beq.n	801071a <I2C_MasterRequestRead+0x3a>
 801070c:	697b      	ldr	r3, [r7, #20]
 801070e:	2b01      	cmp	r3, #1
 8010710:	d003      	beq.n	801071a <I2C_MasterRequestRead+0x3a>
 8010712:	697b      	ldr	r3, [r7, #20]
 8010714:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8010718:	d108      	bne.n	801072c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	681a      	ldr	r2, [r3, #0]
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010728:	601a      	str	r2, [r3, #0]
 801072a:	e00b      	b.n	8010744 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010730:	2b11      	cmp	r3, #17
 8010732:	d107      	bne.n	8010744 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	681a      	ldr	r2, [r3, #0]
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010742:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010744:	683b      	ldr	r3, [r7, #0]
 8010746:	9300      	str	r3, [sp, #0]
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	2200      	movs	r2, #0
 801074c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8010750:	68f8      	ldr	r0, [r7, #12]
 8010752:	f000 f893 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 8010756:	4603      	mov	r3, r0
 8010758:	2b00      	cmp	r3, #0
 801075a:	d00d      	beq.n	8010778 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010766:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801076a:	d103      	bne.n	8010774 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010772:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8010774:	2303      	movs	r3, #3
 8010776:	e079      	b.n	801086c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	691b      	ldr	r3, [r3, #16]
 801077c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010780:	d108      	bne.n	8010794 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8010782:	897b      	ldrh	r3, [r7, #10]
 8010784:	b2db      	uxtb	r3, r3
 8010786:	f043 0301 	orr.w	r3, r3, #1
 801078a:	b2da      	uxtb	r2, r3
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	611a      	str	r2, [r3, #16]
 8010792:	e05f      	b.n	8010854 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8010794:	897b      	ldrh	r3, [r7, #10]
 8010796:	11db      	asrs	r3, r3, #7
 8010798:	b2db      	uxtb	r3, r3
 801079a:	f003 0306 	and.w	r3, r3, #6
 801079e:	b2db      	uxtb	r3, r3
 80107a0:	f063 030f 	orn	r3, r3, #15
 80107a4:	b2da      	uxtb	r2, r3
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	687a      	ldr	r2, [r7, #4]
 80107b0:	4930      	ldr	r1, [pc, #192]	@ (8010874 <I2C_MasterRequestRead+0x194>)
 80107b2:	68f8      	ldr	r0, [r7, #12]
 80107b4:	f000 f8dc 	bl	8010970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80107b8:	4603      	mov	r3, r0
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d001      	beq.n	80107c2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80107be:	2301      	movs	r3, #1
 80107c0:	e054      	b.n	801086c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80107c2:	897b      	ldrh	r3, [r7, #10]
 80107c4:	b2da      	uxtb	r2, r3
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80107cc:	683b      	ldr	r3, [r7, #0]
 80107ce:	687a      	ldr	r2, [r7, #4]
 80107d0:	4929      	ldr	r1, [pc, #164]	@ (8010878 <I2C_MasterRequestRead+0x198>)
 80107d2:	68f8      	ldr	r0, [r7, #12]
 80107d4:	f000 f8cc 	bl	8010970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80107d8:	4603      	mov	r3, r0
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d001      	beq.n	80107e2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80107de:	2301      	movs	r3, #1
 80107e0:	e044      	b.n	801086c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80107e2:	2300      	movs	r3, #0
 80107e4:	613b      	str	r3, [r7, #16]
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	695b      	ldr	r3, [r3, #20]
 80107ec:	613b      	str	r3, [r7, #16]
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	699b      	ldr	r3, [r3, #24]
 80107f4:	613b      	str	r3, [r7, #16]
 80107f6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	681a      	ldr	r2, [r3, #0]
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010806:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8010808:	683b      	ldr	r3, [r7, #0]
 801080a:	9300      	str	r3, [sp, #0]
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	2200      	movs	r2, #0
 8010810:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8010814:	68f8      	ldr	r0, [r7, #12]
 8010816:	f000 f831 	bl	801087c <I2C_WaitOnFlagUntilTimeout>
 801081a:	4603      	mov	r3, r0
 801081c:	2b00      	cmp	r3, #0
 801081e:	d00d      	beq.n	801083c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801082a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801082e:	d103      	bne.n	8010838 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010836:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8010838:	2303      	movs	r3, #3
 801083a:	e017      	b.n	801086c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 801083c:	897b      	ldrh	r3, [r7, #10]
 801083e:	11db      	asrs	r3, r3, #7
 8010840:	b2db      	uxtb	r3, r3
 8010842:	f003 0306 	and.w	r3, r3, #6
 8010846:	b2db      	uxtb	r3, r3
 8010848:	f063 030e 	orn	r3, r3, #14
 801084c:	b2da      	uxtb	r2, r3
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8010854:	683b      	ldr	r3, [r7, #0]
 8010856:	687a      	ldr	r2, [r7, #4]
 8010858:	4907      	ldr	r1, [pc, #28]	@ (8010878 <I2C_MasterRequestRead+0x198>)
 801085a:	68f8      	ldr	r0, [r7, #12]
 801085c:	f000 f888 	bl	8010970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8010860:	4603      	mov	r3, r0
 8010862:	2b00      	cmp	r3, #0
 8010864:	d001      	beq.n	801086a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8010866:	2301      	movs	r3, #1
 8010868:	e000      	b.n	801086c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 801086a:	2300      	movs	r3, #0
}
 801086c:	4618      	mov	r0, r3
 801086e:	3718      	adds	r7, #24
 8010870:	46bd      	mov	sp, r7
 8010872:	bd80      	pop	{r7, pc}
 8010874:	00010008 	.word	0x00010008
 8010878:	00010002 	.word	0x00010002

0801087c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b084      	sub	sp, #16
 8010880:	af00      	add	r7, sp, #0
 8010882:	60f8      	str	r0, [r7, #12]
 8010884:	60b9      	str	r1, [r7, #8]
 8010886:	603b      	str	r3, [r7, #0]
 8010888:	4613      	mov	r3, r2
 801088a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801088c:	e048      	b.n	8010920 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010894:	d044      	beq.n	8010920 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010896:	f7fe fc1d 	bl	800f0d4 <HAL_GetTick>
 801089a:	4602      	mov	r2, r0
 801089c:	69bb      	ldr	r3, [r7, #24]
 801089e:	1ad3      	subs	r3, r2, r3
 80108a0:	683a      	ldr	r2, [r7, #0]
 80108a2:	429a      	cmp	r2, r3
 80108a4:	d302      	bcc.n	80108ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d139      	bne.n	8010920 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80108ac:	68bb      	ldr	r3, [r7, #8]
 80108ae:	0c1b      	lsrs	r3, r3, #16
 80108b0:	b2db      	uxtb	r3, r3
 80108b2:	2b01      	cmp	r3, #1
 80108b4:	d10d      	bne.n	80108d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	695b      	ldr	r3, [r3, #20]
 80108bc:	43da      	mvns	r2, r3
 80108be:	68bb      	ldr	r3, [r7, #8]
 80108c0:	4013      	ands	r3, r2
 80108c2:	b29b      	uxth	r3, r3
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	bf0c      	ite	eq
 80108c8:	2301      	moveq	r3, #1
 80108ca:	2300      	movne	r3, #0
 80108cc:	b2db      	uxtb	r3, r3
 80108ce:	461a      	mov	r2, r3
 80108d0:	e00c      	b.n	80108ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	699b      	ldr	r3, [r3, #24]
 80108d8:	43da      	mvns	r2, r3
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	4013      	ands	r3, r2
 80108de:	b29b      	uxth	r3, r3
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	bf0c      	ite	eq
 80108e4:	2301      	moveq	r3, #1
 80108e6:	2300      	movne	r3, #0
 80108e8:	b2db      	uxtb	r3, r3
 80108ea:	461a      	mov	r2, r3
 80108ec:	79fb      	ldrb	r3, [r7, #7]
 80108ee:	429a      	cmp	r2, r3
 80108f0:	d116      	bne.n	8010920 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	2200      	movs	r2, #0
 80108f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	2220      	movs	r2, #32
 80108fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	2200      	movs	r2, #0
 8010904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801090c:	f043 0220 	orr.w	r2, r3, #32
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	2200      	movs	r2, #0
 8010918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 801091c:	2301      	movs	r3, #1
 801091e:	e023      	b.n	8010968 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8010920:	68bb      	ldr	r3, [r7, #8]
 8010922:	0c1b      	lsrs	r3, r3, #16
 8010924:	b2db      	uxtb	r3, r3
 8010926:	2b01      	cmp	r3, #1
 8010928:	d10d      	bne.n	8010946 <I2C_WaitOnFlagUntilTimeout+0xca>
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	695b      	ldr	r3, [r3, #20]
 8010930:	43da      	mvns	r2, r3
 8010932:	68bb      	ldr	r3, [r7, #8]
 8010934:	4013      	ands	r3, r2
 8010936:	b29b      	uxth	r3, r3
 8010938:	2b00      	cmp	r3, #0
 801093a:	bf0c      	ite	eq
 801093c:	2301      	moveq	r3, #1
 801093e:	2300      	movne	r3, #0
 8010940:	b2db      	uxtb	r3, r3
 8010942:	461a      	mov	r2, r3
 8010944:	e00c      	b.n	8010960 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	699b      	ldr	r3, [r3, #24]
 801094c:	43da      	mvns	r2, r3
 801094e:	68bb      	ldr	r3, [r7, #8]
 8010950:	4013      	ands	r3, r2
 8010952:	b29b      	uxth	r3, r3
 8010954:	2b00      	cmp	r3, #0
 8010956:	bf0c      	ite	eq
 8010958:	2301      	moveq	r3, #1
 801095a:	2300      	movne	r3, #0
 801095c:	b2db      	uxtb	r3, r3
 801095e:	461a      	mov	r2, r3
 8010960:	79fb      	ldrb	r3, [r7, #7]
 8010962:	429a      	cmp	r2, r3
 8010964:	d093      	beq.n	801088e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010966:	2300      	movs	r3, #0
}
 8010968:	4618      	mov	r0, r3
 801096a:	3710      	adds	r7, #16
 801096c:	46bd      	mov	sp, r7
 801096e:	bd80      	pop	{r7, pc}

08010970 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b084      	sub	sp, #16
 8010974:	af00      	add	r7, sp, #0
 8010976:	60f8      	str	r0, [r7, #12]
 8010978:	60b9      	str	r1, [r7, #8]
 801097a:	607a      	str	r2, [r7, #4]
 801097c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 801097e:	e071      	b.n	8010a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	695b      	ldr	r3, [r3, #20]
 8010986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801098a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801098e:	d123      	bne.n	80109d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	681a      	ldr	r2, [r3, #0]
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801099e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80109a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	2200      	movs	r2, #0
 80109ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	2220      	movs	r2, #32
 80109b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	2200      	movs	r2, #0
 80109bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109c4:	f043 0204 	orr.w	r2, r3, #4
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	2200      	movs	r2, #0
 80109d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80109d4:	2301      	movs	r3, #1
 80109d6:	e067      	b.n	8010aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109de:	d041      	beq.n	8010a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80109e0:	f7fe fb78 	bl	800f0d4 <HAL_GetTick>
 80109e4:	4602      	mov	r2, r0
 80109e6:	683b      	ldr	r3, [r7, #0]
 80109e8:	1ad3      	subs	r3, r2, r3
 80109ea:	687a      	ldr	r2, [r7, #4]
 80109ec:	429a      	cmp	r2, r3
 80109ee:	d302      	bcc.n	80109f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d136      	bne.n	8010a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80109f6:	68bb      	ldr	r3, [r7, #8]
 80109f8:	0c1b      	lsrs	r3, r3, #16
 80109fa:	b2db      	uxtb	r3, r3
 80109fc:	2b01      	cmp	r3, #1
 80109fe:	d10c      	bne.n	8010a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	695b      	ldr	r3, [r3, #20]
 8010a06:	43da      	mvns	r2, r3
 8010a08:	68bb      	ldr	r3, [r7, #8]
 8010a0a:	4013      	ands	r3, r2
 8010a0c:	b29b      	uxth	r3, r3
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	bf14      	ite	ne
 8010a12:	2301      	movne	r3, #1
 8010a14:	2300      	moveq	r3, #0
 8010a16:	b2db      	uxtb	r3, r3
 8010a18:	e00b      	b.n	8010a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	699b      	ldr	r3, [r3, #24]
 8010a20:	43da      	mvns	r2, r3
 8010a22:	68bb      	ldr	r3, [r7, #8]
 8010a24:	4013      	ands	r3, r2
 8010a26:	b29b      	uxth	r3, r3
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	bf14      	ite	ne
 8010a2c:	2301      	movne	r3, #1
 8010a2e:	2300      	moveq	r3, #0
 8010a30:	b2db      	uxtb	r3, r3
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d016      	beq.n	8010a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	2200      	movs	r2, #0
 8010a3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	2220      	movs	r2, #32
 8010a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	2200      	movs	r2, #0
 8010a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a50:	f043 0220 	orr.w	r2, r3, #32
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8010a60:	2301      	movs	r3, #1
 8010a62:	e021      	b.n	8010aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8010a64:	68bb      	ldr	r3, [r7, #8]
 8010a66:	0c1b      	lsrs	r3, r3, #16
 8010a68:	b2db      	uxtb	r3, r3
 8010a6a:	2b01      	cmp	r3, #1
 8010a6c:	d10c      	bne.n	8010a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	695b      	ldr	r3, [r3, #20]
 8010a74:	43da      	mvns	r2, r3
 8010a76:	68bb      	ldr	r3, [r7, #8]
 8010a78:	4013      	ands	r3, r2
 8010a7a:	b29b      	uxth	r3, r3
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	bf14      	ite	ne
 8010a80:	2301      	movne	r3, #1
 8010a82:	2300      	moveq	r3, #0
 8010a84:	b2db      	uxtb	r3, r3
 8010a86:	e00b      	b.n	8010aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	699b      	ldr	r3, [r3, #24]
 8010a8e:	43da      	mvns	r2, r3
 8010a90:	68bb      	ldr	r3, [r7, #8]
 8010a92:	4013      	ands	r3, r2
 8010a94:	b29b      	uxth	r3, r3
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	bf14      	ite	ne
 8010a9a:	2301      	movne	r3, #1
 8010a9c:	2300      	moveq	r3, #0
 8010a9e:	b2db      	uxtb	r3, r3
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	f47f af6d 	bne.w	8010980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8010aa6:	2300      	movs	r3, #0
}
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	3710      	adds	r7, #16
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bd80      	pop	{r7, pc}

08010ab0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b084      	sub	sp, #16
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	60f8      	str	r0, [r7, #12]
 8010ab8:	60b9      	str	r1, [r7, #8]
 8010aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010abc:	e034      	b.n	8010b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8010abe:	68f8      	ldr	r0, [r7, #12]
 8010ac0:	f000 f8e3 	bl	8010c8a <I2C_IsAcknowledgeFailed>
 8010ac4:	4603      	mov	r3, r0
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d001      	beq.n	8010ace <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8010aca:	2301      	movs	r3, #1
 8010acc:	e034      	b.n	8010b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010ace:	68bb      	ldr	r3, [r7, #8]
 8010ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ad4:	d028      	beq.n	8010b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010ad6:	f7fe fafd 	bl	800f0d4 <HAL_GetTick>
 8010ada:	4602      	mov	r2, r0
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	1ad3      	subs	r3, r2, r3
 8010ae0:	68ba      	ldr	r2, [r7, #8]
 8010ae2:	429a      	cmp	r2, r3
 8010ae4:	d302      	bcc.n	8010aec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8010ae6:	68bb      	ldr	r3, [r7, #8]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d11d      	bne.n	8010b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	695b      	ldr	r3, [r3, #20]
 8010af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010af6:	2b80      	cmp	r3, #128	@ 0x80
 8010af8:	d016      	beq.n	8010b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	2200      	movs	r2, #0
 8010afe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	2220      	movs	r2, #32
 8010b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b14:	f043 0220 	orr.w	r2, r3, #32
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	2200      	movs	r2, #0
 8010b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8010b24:	2301      	movs	r3, #1
 8010b26:	e007      	b.n	8010b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	695b      	ldr	r3, [r3, #20]
 8010b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b32:	2b80      	cmp	r3, #128	@ 0x80
 8010b34:	d1c3      	bne.n	8010abe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8010b36:	2300      	movs	r3, #0
}
 8010b38:	4618      	mov	r0, r3
 8010b3a:	3710      	adds	r7, #16
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	bd80      	pop	{r7, pc}

08010b40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b084      	sub	sp, #16
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	60f8      	str	r0, [r7, #12]
 8010b48:	60b9      	str	r1, [r7, #8]
 8010b4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8010b4c:	e034      	b.n	8010bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8010b4e:	68f8      	ldr	r0, [r7, #12]
 8010b50:	f000 f89b 	bl	8010c8a <I2C_IsAcknowledgeFailed>
 8010b54:	4603      	mov	r3, r0
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d001      	beq.n	8010b5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8010b5a:	2301      	movs	r3, #1
 8010b5c:	e034      	b.n	8010bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010b5e:	68bb      	ldr	r3, [r7, #8]
 8010b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b64:	d028      	beq.n	8010bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010b66:	f7fe fab5 	bl	800f0d4 <HAL_GetTick>
 8010b6a:	4602      	mov	r2, r0
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	1ad3      	subs	r3, r2, r3
 8010b70:	68ba      	ldr	r2, [r7, #8]
 8010b72:	429a      	cmp	r2, r3
 8010b74:	d302      	bcc.n	8010b7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8010b76:	68bb      	ldr	r3, [r7, #8]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d11d      	bne.n	8010bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	695b      	ldr	r3, [r3, #20]
 8010b82:	f003 0304 	and.w	r3, r3, #4
 8010b86:	2b04      	cmp	r3, #4
 8010b88:	d016      	beq.n	8010bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	2220      	movs	r2, #32
 8010b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ba4:	f043 0220 	orr.w	r2, r3, #32
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	2200      	movs	r2, #0
 8010bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8010bb4:	2301      	movs	r3, #1
 8010bb6:	e007      	b.n	8010bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	695b      	ldr	r3, [r3, #20]
 8010bbe:	f003 0304 	and.w	r3, r3, #4
 8010bc2:	2b04      	cmp	r3, #4
 8010bc4:	d1c3      	bne.n	8010b4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8010bc6:	2300      	movs	r3, #0
}
 8010bc8:	4618      	mov	r0, r3
 8010bca:	3710      	adds	r7, #16
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	bd80      	pop	{r7, pc}

08010bd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b084      	sub	sp, #16
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	60f8      	str	r0, [r7, #12]
 8010bd8:	60b9      	str	r1, [r7, #8]
 8010bda:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8010bdc:	e049      	b.n	8010c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	695b      	ldr	r3, [r3, #20]
 8010be4:	f003 0310 	and.w	r3, r3, #16
 8010be8:	2b10      	cmp	r3, #16
 8010bea:	d119      	bne.n	8010c20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	f06f 0210 	mvn.w	r2, #16
 8010bf4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	2200      	movs	r2, #0
 8010bfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	2220      	movs	r2, #32
 8010c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	2200      	movs	r2, #0
 8010c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	2200      	movs	r2, #0
 8010c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8010c1c:	2301      	movs	r3, #1
 8010c1e:	e030      	b.n	8010c82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010c20:	f7fe fa58 	bl	800f0d4 <HAL_GetTick>
 8010c24:	4602      	mov	r2, r0
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	1ad3      	subs	r3, r2, r3
 8010c2a:	68ba      	ldr	r2, [r7, #8]
 8010c2c:	429a      	cmp	r2, r3
 8010c2e:	d302      	bcc.n	8010c36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8010c30:	68bb      	ldr	r3, [r7, #8]
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d11d      	bne.n	8010c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	695b      	ldr	r3, [r3, #20]
 8010c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c40:	2b40      	cmp	r3, #64	@ 0x40
 8010c42:	d016      	beq.n	8010c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	2200      	movs	r2, #0
 8010c48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	2220      	movs	r2, #32
 8010c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	2200      	movs	r2, #0
 8010c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c5e:	f043 0220 	orr.w	r2, r3, #32
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	2200      	movs	r2, #0
 8010c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8010c6e:	2301      	movs	r3, #1
 8010c70:	e007      	b.n	8010c82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	695b      	ldr	r3, [r3, #20]
 8010c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c7c:	2b40      	cmp	r3, #64	@ 0x40
 8010c7e:	d1ae      	bne.n	8010bde <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8010c80:	2300      	movs	r3, #0
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	3710      	adds	r7, #16
 8010c86:	46bd      	mov	sp, r7
 8010c88:	bd80      	pop	{r7, pc}

08010c8a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8010c8a:	b480      	push	{r7}
 8010c8c:	b083      	sub	sp, #12
 8010c8e:	af00      	add	r7, sp, #0
 8010c90:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	695b      	ldr	r3, [r3, #20]
 8010c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010ca0:	d11b      	bne.n	8010cda <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8010caa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	2200      	movs	r2, #0
 8010cb0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	2220      	movs	r2, #32
 8010cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	2200      	movs	r2, #0
 8010cbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010cc6:	f043 0204 	orr.w	r2, r3, #4
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8010cd6:	2301      	movs	r3, #1
 8010cd8:	e000      	b.n	8010cdc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8010cda:	2300      	movs	r3, #0
}
 8010cdc:	4618      	mov	r0, r3
 8010cde:	370c      	adds	r7, #12
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce6:	4770      	bx	lr

08010ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b084      	sub	sp, #16
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
 8010cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d101      	bne.n	8010cfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010cf8:	2301      	movs	r3, #1
 8010cfa:	e0cc      	b.n	8010e96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010cfc:	4b68      	ldr	r3, [pc, #416]	@ (8010ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	f003 030f 	and.w	r3, r3, #15
 8010d04:	683a      	ldr	r2, [r7, #0]
 8010d06:	429a      	cmp	r2, r3
 8010d08:	d90c      	bls.n	8010d24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010d0a:	4b65      	ldr	r3, [pc, #404]	@ (8010ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8010d0c:	683a      	ldr	r2, [r7, #0]
 8010d0e:	b2d2      	uxtb	r2, r2
 8010d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8010d12:	4b63      	ldr	r3, [pc, #396]	@ (8010ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	f003 030f 	and.w	r3, r3, #15
 8010d1a:	683a      	ldr	r2, [r7, #0]
 8010d1c:	429a      	cmp	r2, r3
 8010d1e:	d001      	beq.n	8010d24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8010d20:	2301      	movs	r3, #1
 8010d22:	e0b8      	b.n	8010e96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	f003 0302 	and.w	r3, r3, #2
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d020      	beq.n	8010d72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	f003 0304 	and.w	r3, r3, #4
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d005      	beq.n	8010d48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010d3c:	4b59      	ldr	r3, [pc, #356]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010d3e:	689b      	ldr	r3, [r3, #8]
 8010d40:	4a58      	ldr	r2, [pc, #352]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010d42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8010d46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	f003 0308 	and.w	r3, r3, #8
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d005      	beq.n	8010d60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010d54:	4b53      	ldr	r3, [pc, #332]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010d56:	689b      	ldr	r3, [r3, #8]
 8010d58:	4a52      	ldr	r2, [pc, #328]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010d5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8010d5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010d60:	4b50      	ldr	r3, [pc, #320]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010d62:	689b      	ldr	r3, [r3, #8]
 8010d64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	689b      	ldr	r3, [r3, #8]
 8010d6c:	494d      	ldr	r1, [pc, #308]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010d6e:	4313      	orrs	r3, r2
 8010d70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	f003 0301 	and.w	r3, r3, #1
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d044      	beq.n	8010e08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	685b      	ldr	r3, [r3, #4]
 8010d82:	2b01      	cmp	r3, #1
 8010d84:	d107      	bne.n	8010d96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010d86:	4b47      	ldr	r3, [pc, #284]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d119      	bne.n	8010dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010d92:	2301      	movs	r3, #1
 8010d94:	e07f      	b.n	8010e96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	685b      	ldr	r3, [r3, #4]
 8010d9a:	2b02      	cmp	r3, #2
 8010d9c:	d003      	beq.n	8010da6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010da2:	2b03      	cmp	r3, #3
 8010da4:	d107      	bne.n	8010db6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010da6:	4b3f      	ldr	r3, [pc, #252]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d109      	bne.n	8010dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010db2:	2301      	movs	r3, #1
 8010db4:	e06f      	b.n	8010e96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010db6:	4b3b      	ldr	r3, [pc, #236]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	f003 0302 	and.w	r3, r3, #2
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d101      	bne.n	8010dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	e067      	b.n	8010e96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8010dc6:	4b37      	ldr	r3, [pc, #220]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010dc8:	689b      	ldr	r3, [r3, #8]
 8010dca:	f023 0203 	bic.w	r2, r3, #3
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	685b      	ldr	r3, [r3, #4]
 8010dd2:	4934      	ldr	r1, [pc, #208]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010dd4:	4313      	orrs	r3, r2
 8010dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8010dd8:	f7fe f97c 	bl	800f0d4 <HAL_GetTick>
 8010ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010dde:	e00a      	b.n	8010df6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010de0:	f7fe f978 	bl	800f0d4 <HAL_GetTick>
 8010de4:	4602      	mov	r2, r0
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	1ad3      	subs	r3, r2, r3
 8010dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010dee:	4293      	cmp	r3, r2
 8010df0:	d901      	bls.n	8010df6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8010df2:	2303      	movs	r3, #3
 8010df4:	e04f      	b.n	8010e96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010df6:	4b2b      	ldr	r3, [pc, #172]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010df8:	689b      	ldr	r3, [r3, #8]
 8010dfa:	f003 020c 	and.w	r2, r3, #12
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	685b      	ldr	r3, [r3, #4]
 8010e02:	009b      	lsls	r3, r3, #2
 8010e04:	429a      	cmp	r2, r3
 8010e06:	d1eb      	bne.n	8010de0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010e08:	4b25      	ldr	r3, [pc, #148]	@ (8010ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	f003 030f 	and.w	r3, r3, #15
 8010e10:	683a      	ldr	r2, [r7, #0]
 8010e12:	429a      	cmp	r2, r3
 8010e14:	d20c      	bcs.n	8010e30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010e16:	4b22      	ldr	r3, [pc, #136]	@ (8010ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8010e18:	683a      	ldr	r2, [r7, #0]
 8010e1a:	b2d2      	uxtb	r2, r2
 8010e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8010e1e:	4b20      	ldr	r3, [pc, #128]	@ (8010ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	f003 030f 	and.w	r3, r3, #15
 8010e26:	683a      	ldr	r2, [r7, #0]
 8010e28:	429a      	cmp	r2, r3
 8010e2a:	d001      	beq.n	8010e30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8010e2c:	2301      	movs	r3, #1
 8010e2e:	e032      	b.n	8010e96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	f003 0304 	and.w	r3, r3, #4
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d008      	beq.n	8010e4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010e3c:	4b19      	ldr	r3, [pc, #100]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010e3e:	689b      	ldr	r3, [r3, #8]
 8010e40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	68db      	ldr	r3, [r3, #12]
 8010e48:	4916      	ldr	r1, [pc, #88]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010e4a:	4313      	orrs	r3, r2
 8010e4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	f003 0308 	and.w	r3, r3, #8
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d009      	beq.n	8010e6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8010e5a:	4b12      	ldr	r3, [pc, #72]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010e5c:	689b      	ldr	r3, [r3, #8]
 8010e5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	691b      	ldr	r3, [r3, #16]
 8010e66:	00db      	lsls	r3, r3, #3
 8010e68:	490e      	ldr	r1, [pc, #56]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010e6a:	4313      	orrs	r3, r2
 8010e6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8010e6e:	f000 f855 	bl	8010f1c <HAL_RCC_GetSysClockFreq>
 8010e72:	4602      	mov	r2, r0
 8010e74:	4b0b      	ldr	r3, [pc, #44]	@ (8010ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8010e76:	689b      	ldr	r3, [r3, #8]
 8010e78:	091b      	lsrs	r3, r3, #4
 8010e7a:	f003 030f 	and.w	r3, r3, #15
 8010e7e:	490a      	ldr	r1, [pc, #40]	@ (8010ea8 <HAL_RCC_ClockConfig+0x1c0>)
 8010e80:	5ccb      	ldrb	r3, [r1, r3]
 8010e82:	fa22 f303 	lsr.w	r3, r2, r3
 8010e86:	4a09      	ldr	r2, [pc, #36]	@ (8010eac <HAL_RCC_ClockConfig+0x1c4>)
 8010e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8010e8a:	4b09      	ldr	r3, [pc, #36]	@ (8010eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	4618      	mov	r0, r3
 8010e90:	f7fe f8dc 	bl	800f04c <HAL_InitTick>

  return HAL_OK;
 8010e94:	2300      	movs	r3, #0
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	3710      	adds	r7, #16
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}
 8010e9e:	bf00      	nop
 8010ea0:	40023c00 	.word	0x40023c00
 8010ea4:	40023800 	.word	0x40023800
 8010ea8:	08019198 	.word	0x08019198
 8010eac:	200002ec 	.word	0x200002ec
 8010eb0:	200002f0 	.word	0x200002f0

08010eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010eb4:	b480      	push	{r7}
 8010eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010eb8:	4b03      	ldr	r3, [pc, #12]	@ (8010ec8 <HAL_RCC_GetHCLKFreq+0x14>)
 8010eba:	681b      	ldr	r3, [r3, #0]
}
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	46bd      	mov	sp, r7
 8010ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec4:	4770      	bx	lr
 8010ec6:	bf00      	nop
 8010ec8:	200002ec 	.word	0x200002ec

08010ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010ecc:	b580      	push	{r7, lr}
 8010ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8010ed0:	f7ff fff0 	bl	8010eb4 <HAL_RCC_GetHCLKFreq>
 8010ed4:	4602      	mov	r2, r0
 8010ed6:	4b05      	ldr	r3, [pc, #20]	@ (8010eec <HAL_RCC_GetPCLK1Freq+0x20>)
 8010ed8:	689b      	ldr	r3, [r3, #8]
 8010eda:	0a9b      	lsrs	r3, r3, #10
 8010edc:	f003 0307 	and.w	r3, r3, #7
 8010ee0:	4903      	ldr	r1, [pc, #12]	@ (8010ef0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8010ee2:	5ccb      	ldrb	r3, [r1, r3]
 8010ee4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010ee8:	4618      	mov	r0, r3
 8010eea:	bd80      	pop	{r7, pc}
 8010eec:	40023800 	.word	0x40023800
 8010ef0:	080191a8 	.word	0x080191a8

08010ef4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8010ef8:	f7ff ffdc 	bl	8010eb4 <HAL_RCC_GetHCLKFreq>
 8010efc:	4602      	mov	r2, r0
 8010efe:	4b05      	ldr	r3, [pc, #20]	@ (8010f14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8010f00:	689b      	ldr	r3, [r3, #8]
 8010f02:	0b5b      	lsrs	r3, r3, #13
 8010f04:	f003 0307 	and.w	r3, r3, #7
 8010f08:	4903      	ldr	r1, [pc, #12]	@ (8010f18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010f0a:	5ccb      	ldrb	r3, [r1, r3]
 8010f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010f10:	4618      	mov	r0, r3
 8010f12:	bd80      	pop	{r7, pc}
 8010f14:	40023800 	.word	0x40023800
 8010f18:	080191a8 	.word	0x080191a8

08010f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010f1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010f20:	b0a6      	sub	sp, #152	@ 0x98
 8010f22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8010f24:	2300      	movs	r3, #0
 8010f26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8010f2a:	2300      	movs	r3, #0
 8010f2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8010f30:	2300      	movs	r3, #0
 8010f32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8010f36:	2300      	movs	r3, #0
 8010f38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8010f42:	4bc8      	ldr	r3, [pc, #800]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8010f44:	689b      	ldr	r3, [r3, #8]
 8010f46:	f003 030c 	and.w	r3, r3, #12
 8010f4a:	2b0c      	cmp	r3, #12
 8010f4c:	f200 817e 	bhi.w	801124c <HAL_RCC_GetSysClockFreq+0x330>
 8010f50:	a201      	add	r2, pc, #4	@ (adr r2, 8010f58 <HAL_RCC_GetSysClockFreq+0x3c>)
 8010f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f56:	bf00      	nop
 8010f58:	08010f8d 	.word	0x08010f8d
 8010f5c:	0801124d 	.word	0x0801124d
 8010f60:	0801124d 	.word	0x0801124d
 8010f64:	0801124d 	.word	0x0801124d
 8010f68:	08010f95 	.word	0x08010f95
 8010f6c:	0801124d 	.word	0x0801124d
 8010f70:	0801124d 	.word	0x0801124d
 8010f74:	0801124d 	.word	0x0801124d
 8010f78:	08010f9d 	.word	0x08010f9d
 8010f7c:	0801124d 	.word	0x0801124d
 8010f80:	0801124d 	.word	0x0801124d
 8010f84:	0801124d 	.word	0x0801124d
 8010f88:	08011107 	.word	0x08011107
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010f8c:	4bb6      	ldr	r3, [pc, #728]	@ (8011268 <HAL_RCC_GetSysClockFreq+0x34c>)
 8010f8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8010f92:	e15f      	b.n	8011254 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8010f94:	4bb5      	ldr	r3, [pc, #724]	@ (801126c <HAL_RCC_GetSysClockFreq+0x350>)
 8010f96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8010f9a:	e15b      	b.n	8011254 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010f9c:	4bb1      	ldr	r3, [pc, #708]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8010f9e:	685b      	ldr	r3, [r3, #4]
 8010fa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010fa4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8010fa8:	4bae      	ldr	r3, [pc, #696]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8010faa:	685b      	ldr	r3, [r3, #4]
 8010fac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d031      	beq.n	8011018 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010fb4:	4bab      	ldr	r3, [pc, #684]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8010fb6:	685b      	ldr	r3, [r3, #4]
 8010fb8:	099b      	lsrs	r3, r3, #6
 8010fba:	2200      	movs	r2, #0
 8010fbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010fbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010fc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010fc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010fc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8010fc8:	2300      	movs	r3, #0
 8010fca:	667b      	str	r3, [r7, #100]	@ 0x64
 8010fcc:	4ba7      	ldr	r3, [pc, #668]	@ (801126c <HAL_RCC_GetSysClockFreq+0x350>)
 8010fce:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8010fd2:	462a      	mov	r2, r5
 8010fd4:	fb03 f202 	mul.w	r2, r3, r2
 8010fd8:	2300      	movs	r3, #0
 8010fda:	4621      	mov	r1, r4
 8010fdc:	fb01 f303 	mul.w	r3, r1, r3
 8010fe0:	4413      	add	r3, r2
 8010fe2:	4aa2      	ldr	r2, [pc, #648]	@ (801126c <HAL_RCC_GetSysClockFreq+0x350>)
 8010fe4:	4621      	mov	r1, r4
 8010fe6:	fba1 1202 	umull	r1, r2, r1, r2
 8010fea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8010fec:	460a      	mov	r2, r1
 8010fee:	67ba      	str	r2, [r7, #120]	@ 0x78
 8010ff0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010ff2:	4413      	add	r3, r2
 8010ff4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010ff6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010ffe:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8011000:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8011004:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8011008:	f7f7 fe6e 	bl	8008ce8 <__aeabi_uldivmod>
 801100c:	4602      	mov	r2, r0
 801100e:	460b      	mov	r3, r1
 8011010:	4613      	mov	r3, r2
 8011012:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011016:	e064      	b.n	80110e2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011018:	4b92      	ldr	r3, [pc, #584]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 801101a:	685b      	ldr	r3, [r3, #4]
 801101c:	099b      	lsrs	r3, r3, #6
 801101e:	2200      	movs	r2, #0
 8011020:	653b      	str	r3, [r7, #80]	@ 0x50
 8011022:	657a      	str	r2, [r7, #84]	@ 0x54
 8011024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801102a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801102c:	2300      	movs	r3, #0
 801102e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011030:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8011034:	4622      	mov	r2, r4
 8011036:	462b      	mov	r3, r5
 8011038:	f04f 0000 	mov.w	r0, #0
 801103c:	f04f 0100 	mov.w	r1, #0
 8011040:	0159      	lsls	r1, r3, #5
 8011042:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011046:	0150      	lsls	r0, r2, #5
 8011048:	4602      	mov	r2, r0
 801104a:	460b      	mov	r3, r1
 801104c:	4621      	mov	r1, r4
 801104e:	1a51      	subs	r1, r2, r1
 8011050:	6139      	str	r1, [r7, #16]
 8011052:	4629      	mov	r1, r5
 8011054:	eb63 0301 	sbc.w	r3, r3, r1
 8011058:	617b      	str	r3, [r7, #20]
 801105a:	f04f 0200 	mov.w	r2, #0
 801105e:	f04f 0300 	mov.w	r3, #0
 8011062:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011066:	4659      	mov	r1, fp
 8011068:	018b      	lsls	r3, r1, #6
 801106a:	4651      	mov	r1, sl
 801106c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8011070:	4651      	mov	r1, sl
 8011072:	018a      	lsls	r2, r1, #6
 8011074:	4651      	mov	r1, sl
 8011076:	ebb2 0801 	subs.w	r8, r2, r1
 801107a:	4659      	mov	r1, fp
 801107c:	eb63 0901 	sbc.w	r9, r3, r1
 8011080:	f04f 0200 	mov.w	r2, #0
 8011084:	f04f 0300 	mov.w	r3, #0
 8011088:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801108c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8011090:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8011094:	4690      	mov	r8, r2
 8011096:	4699      	mov	r9, r3
 8011098:	4623      	mov	r3, r4
 801109a:	eb18 0303 	adds.w	r3, r8, r3
 801109e:	60bb      	str	r3, [r7, #8]
 80110a0:	462b      	mov	r3, r5
 80110a2:	eb49 0303 	adc.w	r3, r9, r3
 80110a6:	60fb      	str	r3, [r7, #12]
 80110a8:	f04f 0200 	mov.w	r2, #0
 80110ac:	f04f 0300 	mov.w	r3, #0
 80110b0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80110b4:	4629      	mov	r1, r5
 80110b6:	028b      	lsls	r3, r1, #10
 80110b8:	4621      	mov	r1, r4
 80110ba:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80110be:	4621      	mov	r1, r4
 80110c0:	028a      	lsls	r2, r1, #10
 80110c2:	4610      	mov	r0, r2
 80110c4:	4619      	mov	r1, r3
 80110c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80110ca:	2200      	movs	r2, #0
 80110cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80110ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80110d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80110d4:	f7f7 fe08 	bl	8008ce8 <__aeabi_uldivmod>
 80110d8:	4602      	mov	r2, r0
 80110da:	460b      	mov	r3, r1
 80110dc:	4613      	mov	r3, r2
 80110de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80110e2:	4b60      	ldr	r3, [pc, #384]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 80110e4:	685b      	ldr	r3, [r3, #4]
 80110e6:	0c1b      	lsrs	r3, r3, #16
 80110e8:	f003 0303 	and.w	r3, r3, #3
 80110ec:	3301      	adds	r3, #1
 80110ee:	005b      	lsls	r3, r3, #1
 80110f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80110f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80110f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80110fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8011100:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8011104:	e0a6      	b.n	8011254 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011106:	4b57      	ldr	r3, [pc, #348]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8011108:	685b      	ldr	r3, [r3, #4]
 801110a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801110e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8011112:	4b54      	ldr	r3, [pc, #336]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8011114:	685b      	ldr	r3, [r3, #4]
 8011116:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801111a:	2b00      	cmp	r3, #0
 801111c:	d02a      	beq.n	8011174 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801111e:	4b51      	ldr	r3, [pc, #324]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8011120:	685b      	ldr	r3, [r3, #4]
 8011122:	099b      	lsrs	r3, r3, #6
 8011124:	2200      	movs	r2, #0
 8011126:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011128:	63fa      	str	r2, [r7, #60]	@ 0x3c
 801112a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801112c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8011130:	2100      	movs	r1, #0
 8011132:	4b4e      	ldr	r3, [pc, #312]	@ (801126c <HAL_RCC_GetSysClockFreq+0x350>)
 8011134:	fb03 f201 	mul.w	r2, r3, r1
 8011138:	2300      	movs	r3, #0
 801113a:	fb00 f303 	mul.w	r3, r0, r3
 801113e:	4413      	add	r3, r2
 8011140:	4a4a      	ldr	r2, [pc, #296]	@ (801126c <HAL_RCC_GetSysClockFreq+0x350>)
 8011142:	fba0 1202 	umull	r1, r2, r0, r2
 8011146:	677a      	str	r2, [r7, #116]	@ 0x74
 8011148:	460a      	mov	r2, r1
 801114a:	673a      	str	r2, [r7, #112]	@ 0x70
 801114c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801114e:	4413      	add	r3, r2
 8011150:	677b      	str	r3, [r7, #116]	@ 0x74
 8011152:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011156:	2200      	movs	r2, #0
 8011158:	633b      	str	r3, [r7, #48]	@ 0x30
 801115a:	637a      	str	r2, [r7, #52]	@ 0x34
 801115c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8011160:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8011164:	f7f7 fdc0 	bl	8008ce8 <__aeabi_uldivmod>
 8011168:	4602      	mov	r2, r0
 801116a:	460b      	mov	r3, r1
 801116c:	4613      	mov	r3, r2
 801116e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011172:	e05b      	b.n	801122c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011174:	4b3b      	ldr	r3, [pc, #236]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 8011176:	685b      	ldr	r3, [r3, #4]
 8011178:	099b      	lsrs	r3, r3, #6
 801117a:	2200      	movs	r2, #0
 801117c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801117e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011186:	623b      	str	r3, [r7, #32]
 8011188:	2300      	movs	r3, #0
 801118a:	627b      	str	r3, [r7, #36]	@ 0x24
 801118c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8011190:	4642      	mov	r2, r8
 8011192:	464b      	mov	r3, r9
 8011194:	f04f 0000 	mov.w	r0, #0
 8011198:	f04f 0100 	mov.w	r1, #0
 801119c:	0159      	lsls	r1, r3, #5
 801119e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80111a2:	0150      	lsls	r0, r2, #5
 80111a4:	4602      	mov	r2, r0
 80111a6:	460b      	mov	r3, r1
 80111a8:	4641      	mov	r1, r8
 80111aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80111ae:	4649      	mov	r1, r9
 80111b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80111b4:	f04f 0200 	mov.w	r2, #0
 80111b8:	f04f 0300 	mov.w	r3, #0
 80111bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80111c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80111c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80111c8:	ebb2 040a 	subs.w	r4, r2, sl
 80111cc:	eb63 050b 	sbc.w	r5, r3, fp
 80111d0:	f04f 0200 	mov.w	r2, #0
 80111d4:	f04f 0300 	mov.w	r3, #0
 80111d8:	00eb      	lsls	r3, r5, #3
 80111da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80111de:	00e2      	lsls	r2, r4, #3
 80111e0:	4614      	mov	r4, r2
 80111e2:	461d      	mov	r5, r3
 80111e4:	4643      	mov	r3, r8
 80111e6:	18e3      	adds	r3, r4, r3
 80111e8:	603b      	str	r3, [r7, #0]
 80111ea:	464b      	mov	r3, r9
 80111ec:	eb45 0303 	adc.w	r3, r5, r3
 80111f0:	607b      	str	r3, [r7, #4]
 80111f2:	f04f 0200 	mov.w	r2, #0
 80111f6:	f04f 0300 	mov.w	r3, #0
 80111fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80111fe:	4629      	mov	r1, r5
 8011200:	028b      	lsls	r3, r1, #10
 8011202:	4621      	mov	r1, r4
 8011204:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8011208:	4621      	mov	r1, r4
 801120a:	028a      	lsls	r2, r1, #10
 801120c:	4610      	mov	r0, r2
 801120e:	4619      	mov	r1, r3
 8011210:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011214:	2200      	movs	r2, #0
 8011216:	61bb      	str	r3, [r7, #24]
 8011218:	61fa      	str	r2, [r7, #28]
 801121a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801121e:	f7f7 fd63 	bl	8008ce8 <__aeabi_uldivmod>
 8011222:	4602      	mov	r2, r0
 8011224:	460b      	mov	r3, r1
 8011226:	4613      	mov	r3, r2
 8011228:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 801122c:	4b0d      	ldr	r3, [pc, #52]	@ (8011264 <HAL_RCC_GetSysClockFreq+0x348>)
 801122e:	685b      	ldr	r3, [r3, #4]
 8011230:	0f1b      	lsrs	r3, r3, #28
 8011232:	f003 0307 	and.w	r3, r3, #7
 8011236:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 801123a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801123e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011242:	fbb2 f3f3 	udiv	r3, r2, r3
 8011246:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 801124a:	e003      	b.n	8011254 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 801124c:	4b06      	ldr	r3, [pc, #24]	@ (8011268 <HAL_RCC_GetSysClockFreq+0x34c>)
 801124e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8011252:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011254:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8011258:	4618      	mov	r0, r3
 801125a:	3798      	adds	r7, #152	@ 0x98
 801125c:	46bd      	mov	sp, r7
 801125e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011262:	bf00      	nop
 8011264:	40023800 	.word	0x40023800
 8011268:	00f42400 	.word	0x00f42400
 801126c:	017d7840 	.word	0x017d7840

08011270 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011270:	b580      	push	{r7, lr}
 8011272:	b086      	sub	sp, #24
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	2b00      	cmp	r3, #0
 801127c:	d101      	bne.n	8011282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801127e:	2301      	movs	r3, #1
 8011280:	e28d      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	f003 0301 	and.w	r3, r3, #1
 801128a:	2b00      	cmp	r3, #0
 801128c:	f000 8083 	beq.w	8011396 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8011290:	4b94      	ldr	r3, [pc, #592]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011292:	689b      	ldr	r3, [r3, #8]
 8011294:	f003 030c 	and.w	r3, r3, #12
 8011298:	2b04      	cmp	r3, #4
 801129a:	d019      	beq.n	80112d0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 801129c:	4b91      	ldr	r3, [pc, #580]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 801129e:	689b      	ldr	r3, [r3, #8]
 80112a0:	f003 030c 	and.w	r3, r3, #12
        || \
 80112a4:	2b08      	cmp	r3, #8
 80112a6:	d106      	bne.n	80112b6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80112a8:	4b8e      	ldr	r3, [pc, #568]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80112aa:	685b      	ldr	r3, [r3, #4]
 80112ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80112b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80112b4:	d00c      	beq.n	80112d0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80112b6:	4b8b      	ldr	r3, [pc, #556]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80112b8:	689b      	ldr	r3, [r3, #8]
 80112ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80112be:	2b0c      	cmp	r3, #12
 80112c0:	d112      	bne.n	80112e8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80112c2:	4b88      	ldr	r3, [pc, #544]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80112c4:	685b      	ldr	r3, [r3, #4]
 80112c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80112ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80112ce:	d10b      	bne.n	80112e8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80112d0:	4b84      	ldr	r3, [pc, #528]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d05b      	beq.n	8011394 <HAL_RCC_OscConfig+0x124>
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	685b      	ldr	r3, [r3, #4]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d157      	bne.n	8011394 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80112e4:	2301      	movs	r3, #1
 80112e6:	e25a      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	685b      	ldr	r3, [r3, #4]
 80112ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80112f0:	d106      	bne.n	8011300 <HAL_RCC_OscConfig+0x90>
 80112f2:	4b7c      	ldr	r3, [pc, #496]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	4a7b      	ldr	r2, [pc, #492]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80112f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80112fc:	6013      	str	r3, [r2, #0]
 80112fe:	e01d      	b.n	801133c <HAL_RCC_OscConfig+0xcc>
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	685b      	ldr	r3, [r3, #4]
 8011304:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8011308:	d10c      	bne.n	8011324 <HAL_RCC_OscConfig+0xb4>
 801130a:	4b76      	ldr	r3, [pc, #472]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	4a75      	ldr	r2, [pc, #468]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011310:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8011314:	6013      	str	r3, [r2, #0]
 8011316:	4b73      	ldr	r3, [pc, #460]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011318:	681b      	ldr	r3, [r3, #0]
 801131a:	4a72      	ldr	r2, [pc, #456]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 801131c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011320:	6013      	str	r3, [r2, #0]
 8011322:	e00b      	b.n	801133c <HAL_RCC_OscConfig+0xcc>
 8011324:	4b6f      	ldr	r3, [pc, #444]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	4a6e      	ldr	r2, [pc, #440]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 801132a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801132e:	6013      	str	r3, [r2, #0]
 8011330:	4b6c      	ldr	r3, [pc, #432]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	4a6b      	ldr	r2, [pc, #428]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011336:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801133a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	685b      	ldr	r3, [r3, #4]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d013      	beq.n	801136c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011344:	f7fd fec6 	bl	800f0d4 <HAL_GetTick>
 8011348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801134a:	e008      	b.n	801135e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801134c:	f7fd fec2 	bl	800f0d4 <HAL_GetTick>
 8011350:	4602      	mov	r2, r0
 8011352:	693b      	ldr	r3, [r7, #16]
 8011354:	1ad3      	subs	r3, r2, r3
 8011356:	2b64      	cmp	r3, #100	@ 0x64
 8011358:	d901      	bls.n	801135e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 801135a:	2303      	movs	r3, #3
 801135c:	e21f      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801135e:	4b61      	ldr	r3, [pc, #388]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011366:	2b00      	cmp	r3, #0
 8011368:	d0f0      	beq.n	801134c <HAL_RCC_OscConfig+0xdc>
 801136a:	e014      	b.n	8011396 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801136c:	f7fd feb2 	bl	800f0d4 <HAL_GetTick>
 8011370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011372:	e008      	b.n	8011386 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011374:	f7fd feae 	bl	800f0d4 <HAL_GetTick>
 8011378:	4602      	mov	r2, r0
 801137a:	693b      	ldr	r3, [r7, #16]
 801137c:	1ad3      	subs	r3, r2, r3
 801137e:	2b64      	cmp	r3, #100	@ 0x64
 8011380:	d901      	bls.n	8011386 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8011382:	2303      	movs	r3, #3
 8011384:	e20b      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011386:	4b57      	ldr	r3, [pc, #348]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801138e:	2b00      	cmp	r3, #0
 8011390:	d1f0      	bne.n	8011374 <HAL_RCC_OscConfig+0x104>
 8011392:	e000      	b.n	8011396 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	f003 0302 	and.w	r3, r3, #2
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d06f      	beq.n	8011482 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80113a2:	4b50      	ldr	r3, [pc, #320]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80113a4:	689b      	ldr	r3, [r3, #8]
 80113a6:	f003 030c 	and.w	r3, r3, #12
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d017      	beq.n	80113de <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80113ae:	4b4d      	ldr	r3, [pc, #308]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80113b0:	689b      	ldr	r3, [r3, #8]
 80113b2:	f003 030c 	and.w	r3, r3, #12
        || \
 80113b6:	2b08      	cmp	r3, #8
 80113b8:	d105      	bne.n	80113c6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80113ba:	4b4a      	ldr	r3, [pc, #296]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80113bc:	685b      	ldr	r3, [r3, #4]
 80113be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d00b      	beq.n	80113de <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80113c6:	4b47      	ldr	r3, [pc, #284]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80113c8:	689b      	ldr	r3, [r3, #8]
 80113ca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80113ce:	2b0c      	cmp	r3, #12
 80113d0:	d11c      	bne.n	801140c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80113d2:	4b44      	ldr	r3, [pc, #272]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80113d4:	685b      	ldr	r3, [r3, #4]
 80113d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d116      	bne.n	801140c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80113de:	4b41      	ldr	r3, [pc, #260]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	f003 0302 	and.w	r3, r3, #2
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d005      	beq.n	80113f6 <HAL_RCC_OscConfig+0x186>
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	68db      	ldr	r3, [r3, #12]
 80113ee:	2b01      	cmp	r3, #1
 80113f0:	d001      	beq.n	80113f6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80113f2:	2301      	movs	r3, #1
 80113f4:	e1d3      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80113f6:	4b3b      	ldr	r3, [pc, #236]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	691b      	ldr	r3, [r3, #16]
 8011402:	00db      	lsls	r3, r3, #3
 8011404:	4937      	ldr	r1, [pc, #220]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011406:	4313      	orrs	r3, r2
 8011408:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801140a:	e03a      	b.n	8011482 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	68db      	ldr	r3, [r3, #12]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d020      	beq.n	8011456 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011414:	4b34      	ldr	r3, [pc, #208]	@ (80114e8 <HAL_RCC_OscConfig+0x278>)
 8011416:	2201      	movs	r2, #1
 8011418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801141a:	f7fd fe5b 	bl	800f0d4 <HAL_GetTick>
 801141e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011420:	e008      	b.n	8011434 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8011422:	f7fd fe57 	bl	800f0d4 <HAL_GetTick>
 8011426:	4602      	mov	r2, r0
 8011428:	693b      	ldr	r3, [r7, #16]
 801142a:	1ad3      	subs	r3, r2, r3
 801142c:	2b02      	cmp	r3, #2
 801142e:	d901      	bls.n	8011434 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8011430:	2303      	movs	r3, #3
 8011432:	e1b4      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011434:	4b2b      	ldr	r3, [pc, #172]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	f003 0302 	and.w	r3, r3, #2
 801143c:	2b00      	cmp	r3, #0
 801143e:	d0f0      	beq.n	8011422 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011440:	4b28      	ldr	r3, [pc, #160]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	691b      	ldr	r3, [r3, #16]
 801144c:	00db      	lsls	r3, r3, #3
 801144e:	4925      	ldr	r1, [pc, #148]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011450:	4313      	orrs	r3, r2
 8011452:	600b      	str	r3, [r1, #0]
 8011454:	e015      	b.n	8011482 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011456:	4b24      	ldr	r3, [pc, #144]	@ (80114e8 <HAL_RCC_OscConfig+0x278>)
 8011458:	2200      	movs	r2, #0
 801145a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801145c:	f7fd fe3a 	bl	800f0d4 <HAL_GetTick>
 8011460:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011462:	e008      	b.n	8011476 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8011464:	f7fd fe36 	bl	800f0d4 <HAL_GetTick>
 8011468:	4602      	mov	r2, r0
 801146a:	693b      	ldr	r3, [r7, #16]
 801146c:	1ad3      	subs	r3, r2, r3
 801146e:	2b02      	cmp	r3, #2
 8011470:	d901      	bls.n	8011476 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8011472:	2303      	movs	r3, #3
 8011474:	e193      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011476:	4b1b      	ldr	r3, [pc, #108]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	f003 0302 	and.w	r3, r3, #2
 801147e:	2b00      	cmp	r3, #0
 8011480:	d1f0      	bne.n	8011464 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	f003 0308 	and.w	r3, r3, #8
 801148a:	2b00      	cmp	r3, #0
 801148c:	d036      	beq.n	80114fc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	695b      	ldr	r3, [r3, #20]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d016      	beq.n	80114c4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011496:	4b15      	ldr	r3, [pc, #84]	@ (80114ec <HAL_RCC_OscConfig+0x27c>)
 8011498:	2201      	movs	r2, #1
 801149a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801149c:	f7fd fe1a 	bl	800f0d4 <HAL_GetTick>
 80114a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80114a2:	e008      	b.n	80114b6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80114a4:	f7fd fe16 	bl	800f0d4 <HAL_GetTick>
 80114a8:	4602      	mov	r2, r0
 80114aa:	693b      	ldr	r3, [r7, #16]
 80114ac:	1ad3      	subs	r3, r2, r3
 80114ae:	2b02      	cmp	r3, #2
 80114b0:	d901      	bls.n	80114b6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80114b2:	2303      	movs	r3, #3
 80114b4:	e173      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80114b6:	4b0b      	ldr	r3, [pc, #44]	@ (80114e4 <HAL_RCC_OscConfig+0x274>)
 80114b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114ba:	f003 0302 	and.w	r3, r3, #2
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d0f0      	beq.n	80114a4 <HAL_RCC_OscConfig+0x234>
 80114c2:	e01b      	b.n	80114fc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80114c4:	4b09      	ldr	r3, [pc, #36]	@ (80114ec <HAL_RCC_OscConfig+0x27c>)
 80114c6:	2200      	movs	r2, #0
 80114c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80114ca:	f7fd fe03 	bl	800f0d4 <HAL_GetTick>
 80114ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80114d0:	e00e      	b.n	80114f0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80114d2:	f7fd fdff 	bl	800f0d4 <HAL_GetTick>
 80114d6:	4602      	mov	r2, r0
 80114d8:	693b      	ldr	r3, [r7, #16]
 80114da:	1ad3      	subs	r3, r2, r3
 80114dc:	2b02      	cmp	r3, #2
 80114de:	d907      	bls.n	80114f0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80114e0:	2303      	movs	r3, #3
 80114e2:	e15c      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
 80114e4:	40023800 	.word	0x40023800
 80114e8:	42470000 	.word	0x42470000
 80114ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80114f0:	4b8a      	ldr	r3, [pc, #552]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80114f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114f4:	f003 0302 	and.w	r3, r3, #2
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d1ea      	bne.n	80114d2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	f003 0304 	and.w	r3, r3, #4
 8011504:	2b00      	cmp	r3, #0
 8011506:	f000 8097 	beq.w	8011638 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 801150a:	2300      	movs	r3, #0
 801150c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801150e:	4b83      	ldr	r3, [pc, #524]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011516:	2b00      	cmp	r3, #0
 8011518:	d10f      	bne.n	801153a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801151a:	2300      	movs	r3, #0
 801151c:	60bb      	str	r3, [r7, #8]
 801151e:	4b7f      	ldr	r3, [pc, #508]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011522:	4a7e      	ldr	r2, [pc, #504]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011528:	6413      	str	r3, [r2, #64]	@ 0x40
 801152a:	4b7c      	ldr	r3, [pc, #496]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 801152c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801152e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011532:	60bb      	str	r3, [r7, #8]
 8011534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011536:	2301      	movs	r3, #1
 8011538:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801153a:	4b79      	ldr	r3, [pc, #484]	@ (8011720 <HAL_RCC_OscConfig+0x4b0>)
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011542:	2b00      	cmp	r3, #0
 8011544:	d118      	bne.n	8011578 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011546:	4b76      	ldr	r3, [pc, #472]	@ (8011720 <HAL_RCC_OscConfig+0x4b0>)
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	4a75      	ldr	r2, [pc, #468]	@ (8011720 <HAL_RCC_OscConfig+0x4b0>)
 801154c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011552:	f7fd fdbf 	bl	800f0d4 <HAL_GetTick>
 8011556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011558:	e008      	b.n	801156c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801155a:	f7fd fdbb 	bl	800f0d4 <HAL_GetTick>
 801155e:	4602      	mov	r2, r0
 8011560:	693b      	ldr	r3, [r7, #16]
 8011562:	1ad3      	subs	r3, r2, r3
 8011564:	2b02      	cmp	r3, #2
 8011566:	d901      	bls.n	801156c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8011568:	2303      	movs	r3, #3
 801156a:	e118      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801156c:	4b6c      	ldr	r3, [pc, #432]	@ (8011720 <HAL_RCC_OscConfig+0x4b0>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011574:	2b00      	cmp	r3, #0
 8011576:	d0f0      	beq.n	801155a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	689b      	ldr	r3, [r3, #8]
 801157c:	2b01      	cmp	r3, #1
 801157e:	d106      	bne.n	801158e <HAL_RCC_OscConfig+0x31e>
 8011580:	4b66      	ldr	r3, [pc, #408]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011584:	4a65      	ldr	r2, [pc, #404]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011586:	f043 0301 	orr.w	r3, r3, #1
 801158a:	6713      	str	r3, [r2, #112]	@ 0x70
 801158c:	e01c      	b.n	80115c8 <HAL_RCC_OscConfig+0x358>
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	689b      	ldr	r3, [r3, #8]
 8011592:	2b05      	cmp	r3, #5
 8011594:	d10c      	bne.n	80115b0 <HAL_RCC_OscConfig+0x340>
 8011596:	4b61      	ldr	r3, [pc, #388]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801159a:	4a60      	ldr	r2, [pc, #384]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 801159c:	f043 0304 	orr.w	r3, r3, #4
 80115a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80115a2:	4b5e      	ldr	r3, [pc, #376]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80115a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80115a6:	4a5d      	ldr	r2, [pc, #372]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80115a8:	f043 0301 	orr.w	r3, r3, #1
 80115ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80115ae:	e00b      	b.n	80115c8 <HAL_RCC_OscConfig+0x358>
 80115b0:	4b5a      	ldr	r3, [pc, #360]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80115b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80115b4:	4a59      	ldr	r2, [pc, #356]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80115b6:	f023 0301 	bic.w	r3, r3, #1
 80115ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80115bc:	4b57      	ldr	r3, [pc, #348]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80115be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80115c0:	4a56      	ldr	r2, [pc, #344]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80115c2:	f023 0304 	bic.w	r3, r3, #4
 80115c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	689b      	ldr	r3, [r3, #8]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d015      	beq.n	80115fc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80115d0:	f7fd fd80 	bl	800f0d4 <HAL_GetTick>
 80115d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80115d6:	e00a      	b.n	80115ee <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80115d8:	f7fd fd7c 	bl	800f0d4 <HAL_GetTick>
 80115dc:	4602      	mov	r2, r0
 80115de:	693b      	ldr	r3, [r7, #16]
 80115e0:	1ad3      	subs	r3, r2, r3
 80115e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80115e6:	4293      	cmp	r3, r2
 80115e8:	d901      	bls.n	80115ee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80115ea:	2303      	movs	r3, #3
 80115ec:	e0d7      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80115ee:	4b4b      	ldr	r3, [pc, #300]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80115f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80115f2:	f003 0302 	and.w	r3, r3, #2
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d0ee      	beq.n	80115d8 <HAL_RCC_OscConfig+0x368>
 80115fa:	e014      	b.n	8011626 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80115fc:	f7fd fd6a 	bl	800f0d4 <HAL_GetTick>
 8011600:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011602:	e00a      	b.n	801161a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011604:	f7fd fd66 	bl	800f0d4 <HAL_GetTick>
 8011608:	4602      	mov	r2, r0
 801160a:	693b      	ldr	r3, [r7, #16]
 801160c:	1ad3      	subs	r3, r2, r3
 801160e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011612:	4293      	cmp	r3, r2
 8011614:	d901      	bls.n	801161a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8011616:	2303      	movs	r3, #3
 8011618:	e0c1      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801161a:	4b40      	ldr	r3, [pc, #256]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 801161c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801161e:	f003 0302 	and.w	r3, r3, #2
 8011622:	2b00      	cmp	r3, #0
 8011624:	d1ee      	bne.n	8011604 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8011626:	7dfb      	ldrb	r3, [r7, #23]
 8011628:	2b01      	cmp	r3, #1
 801162a:	d105      	bne.n	8011638 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801162c:	4b3b      	ldr	r3, [pc, #236]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 801162e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011630:	4a3a      	ldr	r2, [pc, #232]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011632:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011636:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	699b      	ldr	r3, [r3, #24]
 801163c:	2b00      	cmp	r3, #0
 801163e:	f000 80ad 	beq.w	801179c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8011642:	4b36      	ldr	r3, [pc, #216]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011644:	689b      	ldr	r3, [r3, #8]
 8011646:	f003 030c 	and.w	r3, r3, #12
 801164a:	2b08      	cmp	r3, #8
 801164c:	d060      	beq.n	8011710 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	699b      	ldr	r3, [r3, #24]
 8011652:	2b02      	cmp	r3, #2
 8011654:	d145      	bne.n	80116e2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011656:	4b33      	ldr	r3, [pc, #204]	@ (8011724 <HAL_RCC_OscConfig+0x4b4>)
 8011658:	2200      	movs	r2, #0
 801165a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801165c:	f7fd fd3a 	bl	800f0d4 <HAL_GetTick>
 8011660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011662:	e008      	b.n	8011676 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011664:	f7fd fd36 	bl	800f0d4 <HAL_GetTick>
 8011668:	4602      	mov	r2, r0
 801166a:	693b      	ldr	r3, [r7, #16]
 801166c:	1ad3      	subs	r3, r2, r3
 801166e:	2b02      	cmp	r3, #2
 8011670:	d901      	bls.n	8011676 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8011672:	2303      	movs	r3, #3
 8011674:	e093      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011676:	4b29      	ldr	r3, [pc, #164]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801167e:	2b00      	cmp	r3, #0
 8011680:	d1f0      	bne.n	8011664 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	69da      	ldr	r2, [r3, #28]
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	6a1b      	ldr	r3, [r3, #32]
 801168a:	431a      	orrs	r2, r3
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011690:	019b      	lsls	r3, r3, #6
 8011692:	431a      	orrs	r2, r3
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011698:	085b      	lsrs	r3, r3, #1
 801169a:	3b01      	subs	r3, #1
 801169c:	041b      	lsls	r3, r3, #16
 801169e:	431a      	orrs	r2, r3
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116a4:	061b      	lsls	r3, r3, #24
 80116a6:	431a      	orrs	r2, r3
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80116ac:	071b      	lsls	r3, r3, #28
 80116ae:	491b      	ldr	r1, [pc, #108]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80116b0:	4313      	orrs	r3, r2
 80116b2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80116b4:	4b1b      	ldr	r3, [pc, #108]	@ (8011724 <HAL_RCC_OscConfig+0x4b4>)
 80116b6:	2201      	movs	r2, #1
 80116b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80116ba:	f7fd fd0b 	bl	800f0d4 <HAL_GetTick>
 80116be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80116c0:	e008      	b.n	80116d4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80116c2:	f7fd fd07 	bl	800f0d4 <HAL_GetTick>
 80116c6:	4602      	mov	r2, r0
 80116c8:	693b      	ldr	r3, [r7, #16]
 80116ca:	1ad3      	subs	r3, r2, r3
 80116cc:	2b02      	cmp	r3, #2
 80116ce:	d901      	bls.n	80116d4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80116d0:	2303      	movs	r3, #3
 80116d2:	e064      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80116d4:	4b11      	ldr	r3, [pc, #68]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d0f0      	beq.n	80116c2 <HAL_RCC_OscConfig+0x452>
 80116e0:	e05c      	b.n	801179c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80116e2:	4b10      	ldr	r3, [pc, #64]	@ (8011724 <HAL_RCC_OscConfig+0x4b4>)
 80116e4:	2200      	movs	r2, #0
 80116e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80116e8:	f7fd fcf4 	bl	800f0d4 <HAL_GetTick>
 80116ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80116ee:	e008      	b.n	8011702 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80116f0:	f7fd fcf0 	bl	800f0d4 <HAL_GetTick>
 80116f4:	4602      	mov	r2, r0
 80116f6:	693b      	ldr	r3, [r7, #16]
 80116f8:	1ad3      	subs	r3, r2, r3
 80116fa:	2b02      	cmp	r3, #2
 80116fc:	d901      	bls.n	8011702 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80116fe:	2303      	movs	r3, #3
 8011700:	e04d      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011702:	4b06      	ldr	r3, [pc, #24]	@ (801171c <HAL_RCC_OscConfig+0x4ac>)
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801170a:	2b00      	cmp	r3, #0
 801170c:	d1f0      	bne.n	80116f0 <HAL_RCC_OscConfig+0x480>
 801170e:	e045      	b.n	801179c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	699b      	ldr	r3, [r3, #24]
 8011714:	2b01      	cmp	r3, #1
 8011716:	d107      	bne.n	8011728 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8011718:	2301      	movs	r3, #1
 801171a:	e040      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
 801171c:	40023800 	.word	0x40023800
 8011720:	40007000 	.word	0x40007000
 8011724:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011728:	4b1f      	ldr	r3, [pc, #124]	@ (80117a8 <HAL_RCC_OscConfig+0x538>)
 801172a:	685b      	ldr	r3, [r3, #4]
 801172c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	699b      	ldr	r3, [r3, #24]
 8011732:	2b01      	cmp	r3, #1
 8011734:	d030      	beq.n	8011798 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011740:	429a      	cmp	r2, r3
 8011742:	d129      	bne.n	8011798 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011744:	68fb      	ldr	r3, [r7, #12]
 8011746:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801174e:	429a      	cmp	r2, r3
 8011750:	d122      	bne.n	8011798 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011752:	68fa      	ldr	r2, [r7, #12]
 8011754:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8011758:	4013      	ands	r3, r2
 801175a:	687a      	ldr	r2, [r7, #4]
 801175c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 801175e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011760:	4293      	cmp	r3, r2
 8011762:	d119      	bne.n	8011798 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801176e:	085b      	lsrs	r3, r3, #1
 8011770:	3b01      	subs	r3, #1
 8011772:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011774:	429a      	cmp	r2, r3
 8011776:	d10f      	bne.n	8011798 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011782:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011784:	429a      	cmp	r2, r3
 8011786:	d107      	bne.n	8011798 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011792:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8011794:	429a      	cmp	r2, r3
 8011796:	d001      	beq.n	801179c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8011798:	2301      	movs	r3, #1
 801179a:	e000      	b.n	801179e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 801179c:	2300      	movs	r3, #0
}
 801179e:	4618      	mov	r0, r3
 80117a0:	3718      	adds	r7, #24
 80117a2:	46bd      	mov	sp, r7
 80117a4:	bd80      	pop	{r7, pc}
 80117a6:	bf00      	nop
 80117a8:	40023800 	.word	0x40023800

080117ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b082      	sub	sp, #8
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d101      	bne.n	80117be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80117ba:	2301      	movs	r3, #1
 80117bc:	e041      	b.n	8011842 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80117c4:	b2db      	uxtb	r3, r3
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d106      	bne.n	80117d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	2200      	movs	r2, #0
 80117ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80117d2:	6878      	ldr	r0, [r7, #4]
 80117d4:	f7fc fdf8 	bl	800e3c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	2202      	movs	r2, #2
 80117dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	681a      	ldr	r2, [r3, #0]
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	3304      	adds	r3, #4
 80117e8:	4619      	mov	r1, r3
 80117ea:	4610      	mov	r0, r2
 80117ec:	f000 fde4 	bl	80123b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	2201      	movs	r2, #1
 80117f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	2201      	movs	r2, #1
 80117fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	2201      	movs	r2, #1
 8011804:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	2201      	movs	r2, #1
 801180c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	2201      	movs	r2, #1
 8011814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	2201      	movs	r2, #1
 801181c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	2201      	movs	r2, #1
 8011824:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	2201      	movs	r2, #1
 801182c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	2201      	movs	r2, #1
 8011834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	2201      	movs	r2, #1
 801183c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011840:	2300      	movs	r3, #0
}
 8011842:	4618      	mov	r0, r3
 8011844:	3708      	adds	r7, #8
 8011846:	46bd      	mov	sp, r7
 8011848:	bd80      	pop	{r7, pc}
	...

0801184c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 801184c:	b480      	push	{r7}
 801184e:	b085      	sub	sp, #20
 8011850:	af00      	add	r7, sp, #0
 8011852:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801185a:	b2db      	uxtb	r3, r3
 801185c:	2b01      	cmp	r3, #1
 801185e:	d001      	beq.n	8011864 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8011860:	2301      	movs	r3, #1
 8011862:	e046      	b.n	80118f2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	2202      	movs	r2, #2
 8011868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	4a23      	ldr	r2, [pc, #140]	@ (8011900 <HAL_TIM_Base_Start+0xb4>)
 8011872:	4293      	cmp	r3, r2
 8011874:	d022      	beq.n	80118bc <HAL_TIM_Base_Start+0x70>
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801187e:	d01d      	beq.n	80118bc <HAL_TIM_Base_Start+0x70>
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	4a1f      	ldr	r2, [pc, #124]	@ (8011904 <HAL_TIM_Base_Start+0xb8>)
 8011886:	4293      	cmp	r3, r2
 8011888:	d018      	beq.n	80118bc <HAL_TIM_Base_Start+0x70>
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	4a1e      	ldr	r2, [pc, #120]	@ (8011908 <HAL_TIM_Base_Start+0xbc>)
 8011890:	4293      	cmp	r3, r2
 8011892:	d013      	beq.n	80118bc <HAL_TIM_Base_Start+0x70>
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	4a1c      	ldr	r2, [pc, #112]	@ (801190c <HAL_TIM_Base_Start+0xc0>)
 801189a:	4293      	cmp	r3, r2
 801189c:	d00e      	beq.n	80118bc <HAL_TIM_Base_Start+0x70>
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	4a1b      	ldr	r2, [pc, #108]	@ (8011910 <HAL_TIM_Base_Start+0xc4>)
 80118a4:	4293      	cmp	r3, r2
 80118a6:	d009      	beq.n	80118bc <HAL_TIM_Base_Start+0x70>
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	4a19      	ldr	r2, [pc, #100]	@ (8011914 <HAL_TIM_Base_Start+0xc8>)
 80118ae:	4293      	cmp	r3, r2
 80118b0:	d004      	beq.n	80118bc <HAL_TIM_Base_Start+0x70>
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	4a18      	ldr	r2, [pc, #96]	@ (8011918 <HAL_TIM_Base_Start+0xcc>)
 80118b8:	4293      	cmp	r3, r2
 80118ba:	d111      	bne.n	80118e0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	689b      	ldr	r3, [r3, #8]
 80118c2:	f003 0307 	and.w	r3, r3, #7
 80118c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	2b06      	cmp	r3, #6
 80118cc:	d010      	beq.n	80118f0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	681a      	ldr	r2, [r3, #0]
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	f042 0201 	orr.w	r2, r2, #1
 80118dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80118de:	e007      	b.n	80118f0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	681a      	ldr	r2, [r3, #0]
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	681b      	ldr	r3, [r3, #0]
 80118ea:	f042 0201 	orr.w	r2, r2, #1
 80118ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80118f0:	2300      	movs	r3, #0
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	3714      	adds	r7, #20
 80118f6:	46bd      	mov	sp, r7
 80118f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fc:	4770      	bx	lr
 80118fe:	bf00      	nop
 8011900:	40010000 	.word	0x40010000
 8011904:	40000400 	.word	0x40000400
 8011908:	40000800 	.word	0x40000800
 801190c:	40000c00 	.word	0x40000c00
 8011910:	40010400 	.word	0x40010400
 8011914:	40014000 	.word	0x40014000
 8011918:	40001800 	.word	0x40001800

0801191c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801191c:	b480      	push	{r7}
 801191e:	b085      	sub	sp, #20
 8011920:	af00      	add	r7, sp, #0
 8011922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801192a:	b2db      	uxtb	r3, r3
 801192c:	2b01      	cmp	r3, #1
 801192e:	d001      	beq.n	8011934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011930:	2301      	movs	r3, #1
 8011932:	e04e      	b.n	80119d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	2202      	movs	r2, #2
 8011938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	68da      	ldr	r2, [r3, #12]
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	f042 0201 	orr.w	r2, r2, #1
 801194a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	4a23      	ldr	r2, [pc, #140]	@ (80119e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8011952:	4293      	cmp	r3, r2
 8011954:	d022      	beq.n	801199c <HAL_TIM_Base_Start_IT+0x80>
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801195e:	d01d      	beq.n	801199c <HAL_TIM_Base_Start_IT+0x80>
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	4a1f      	ldr	r2, [pc, #124]	@ (80119e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8011966:	4293      	cmp	r3, r2
 8011968:	d018      	beq.n	801199c <HAL_TIM_Base_Start_IT+0x80>
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	4a1e      	ldr	r2, [pc, #120]	@ (80119e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8011970:	4293      	cmp	r3, r2
 8011972:	d013      	beq.n	801199c <HAL_TIM_Base_Start_IT+0x80>
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	4a1c      	ldr	r2, [pc, #112]	@ (80119ec <HAL_TIM_Base_Start_IT+0xd0>)
 801197a:	4293      	cmp	r3, r2
 801197c:	d00e      	beq.n	801199c <HAL_TIM_Base_Start_IT+0x80>
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	4a1b      	ldr	r2, [pc, #108]	@ (80119f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8011984:	4293      	cmp	r3, r2
 8011986:	d009      	beq.n	801199c <HAL_TIM_Base_Start_IT+0x80>
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	4a19      	ldr	r2, [pc, #100]	@ (80119f4 <HAL_TIM_Base_Start_IT+0xd8>)
 801198e:	4293      	cmp	r3, r2
 8011990:	d004      	beq.n	801199c <HAL_TIM_Base_Start_IT+0x80>
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	4a18      	ldr	r2, [pc, #96]	@ (80119f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8011998:	4293      	cmp	r3, r2
 801199a:	d111      	bne.n	80119c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	689b      	ldr	r3, [r3, #8]
 80119a2:	f003 0307 	and.w	r3, r3, #7
 80119a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	2b06      	cmp	r3, #6
 80119ac:	d010      	beq.n	80119d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	681a      	ldr	r2, [r3, #0]
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	f042 0201 	orr.w	r2, r2, #1
 80119bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80119be:	e007      	b.n	80119d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	681a      	ldr	r2, [r3, #0]
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	f042 0201 	orr.w	r2, r2, #1
 80119ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80119d0:	2300      	movs	r3, #0
}
 80119d2:	4618      	mov	r0, r3
 80119d4:	3714      	adds	r7, #20
 80119d6:	46bd      	mov	sp, r7
 80119d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119dc:	4770      	bx	lr
 80119de:	bf00      	nop
 80119e0:	40010000 	.word	0x40010000
 80119e4:	40000400 	.word	0x40000400
 80119e8:	40000800 	.word	0x40000800
 80119ec:	40000c00 	.word	0x40000c00
 80119f0:	40010400 	.word	0x40010400
 80119f4:	40014000 	.word	0x40014000
 80119f8:	40001800 	.word	0x40001800

080119fc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80119fc:	b480      	push	{r7}
 80119fe:	b083      	sub	sp, #12
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	68da      	ldr	r2, [r3, #12]
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	f022 0201 	bic.w	r2, r2, #1
 8011a12:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	6a1a      	ldr	r2, [r3, #32]
 8011a1a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011a1e:	4013      	ands	r3, r2
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d10f      	bne.n	8011a44 <HAL_TIM_Base_Stop_IT+0x48>
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	6a1a      	ldr	r2, [r3, #32]
 8011a2a:	f240 4344 	movw	r3, #1092	@ 0x444
 8011a2e:	4013      	ands	r3, r2
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d107      	bne.n	8011a44 <HAL_TIM_Base_Stop_IT+0x48>
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	681a      	ldr	r2, [r3, #0]
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	f022 0201 	bic.w	r2, r2, #1
 8011a42:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	2201      	movs	r2, #1
 8011a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8011a4c:	2300      	movs	r3, #0
}
 8011a4e:	4618      	mov	r0, r3
 8011a50:	370c      	adds	r7, #12
 8011a52:	46bd      	mov	sp, r7
 8011a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a58:	4770      	bx	lr

08011a5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011a5a:	b580      	push	{r7, lr}
 8011a5c:	b082      	sub	sp, #8
 8011a5e:	af00      	add	r7, sp, #0
 8011a60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d101      	bne.n	8011a6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011a68:	2301      	movs	r3, #1
 8011a6a:	e041      	b.n	8011af0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011a72:	b2db      	uxtb	r3, r3
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d106      	bne.n	8011a86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011a80:	6878      	ldr	r0, [r7, #4]
 8011a82:	f000 f839 	bl	8011af8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	2202      	movs	r2, #2
 8011a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681a      	ldr	r2, [r3, #0]
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	3304      	adds	r3, #4
 8011a96:	4619      	mov	r1, r3
 8011a98:	4610      	mov	r0, r2
 8011a9a:	f000 fc8d 	bl	80123b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	2201      	movs	r2, #1
 8011aa2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	2201      	movs	r2, #1
 8011aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2201      	movs	r2, #1
 8011ab2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	2201      	movs	r2, #1
 8011aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	2201      	movs	r2, #1
 8011ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	2201      	movs	r2, #1
 8011aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	2201      	movs	r2, #1
 8011ad2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	2201      	movs	r2, #1
 8011ada:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2201      	movs	r2, #1
 8011ae2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	2201      	movs	r2, #1
 8011aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011aee:	2300      	movs	r3, #0
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3708      	adds	r7, #8
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd80      	pop	{r7, pc}

08011af8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011af8:	b480      	push	{r7}
 8011afa:	b083      	sub	sp, #12
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011b00:	bf00      	nop
 8011b02:	370c      	adds	r7, #12
 8011b04:	46bd      	mov	sp, r7
 8011b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0a:	4770      	bx	lr

08011b0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011b0c:	b580      	push	{r7, lr}
 8011b0e:	b084      	sub	sp, #16
 8011b10:	af00      	add	r7, sp, #0
 8011b12:	6078      	str	r0, [r7, #4]
 8011b14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8011b16:	683b      	ldr	r3, [r7, #0]
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d109      	bne.n	8011b30 <HAL_TIM_PWM_Start+0x24>
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011b22:	b2db      	uxtb	r3, r3
 8011b24:	2b01      	cmp	r3, #1
 8011b26:	bf14      	ite	ne
 8011b28:	2301      	movne	r3, #1
 8011b2a:	2300      	moveq	r3, #0
 8011b2c:	b2db      	uxtb	r3, r3
 8011b2e:	e022      	b.n	8011b76 <HAL_TIM_PWM_Start+0x6a>
 8011b30:	683b      	ldr	r3, [r7, #0]
 8011b32:	2b04      	cmp	r3, #4
 8011b34:	d109      	bne.n	8011b4a <HAL_TIM_PWM_Start+0x3e>
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011b3c:	b2db      	uxtb	r3, r3
 8011b3e:	2b01      	cmp	r3, #1
 8011b40:	bf14      	ite	ne
 8011b42:	2301      	movne	r3, #1
 8011b44:	2300      	moveq	r3, #0
 8011b46:	b2db      	uxtb	r3, r3
 8011b48:	e015      	b.n	8011b76 <HAL_TIM_PWM_Start+0x6a>
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	2b08      	cmp	r3, #8
 8011b4e:	d109      	bne.n	8011b64 <HAL_TIM_PWM_Start+0x58>
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011b56:	b2db      	uxtb	r3, r3
 8011b58:	2b01      	cmp	r3, #1
 8011b5a:	bf14      	ite	ne
 8011b5c:	2301      	movne	r3, #1
 8011b5e:	2300      	moveq	r3, #0
 8011b60:	b2db      	uxtb	r3, r3
 8011b62:	e008      	b.n	8011b76 <HAL_TIM_PWM_Start+0x6a>
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011b6a:	b2db      	uxtb	r3, r3
 8011b6c:	2b01      	cmp	r3, #1
 8011b6e:	bf14      	ite	ne
 8011b70:	2301      	movne	r3, #1
 8011b72:	2300      	moveq	r3, #0
 8011b74:	b2db      	uxtb	r3, r3
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d001      	beq.n	8011b7e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8011b7a:	2301      	movs	r3, #1
 8011b7c:	e07c      	b.n	8011c78 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011b7e:	683b      	ldr	r3, [r7, #0]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d104      	bne.n	8011b8e <HAL_TIM_PWM_Start+0x82>
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	2202      	movs	r2, #2
 8011b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011b8c:	e013      	b.n	8011bb6 <HAL_TIM_PWM_Start+0xaa>
 8011b8e:	683b      	ldr	r3, [r7, #0]
 8011b90:	2b04      	cmp	r3, #4
 8011b92:	d104      	bne.n	8011b9e <HAL_TIM_PWM_Start+0x92>
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	2202      	movs	r2, #2
 8011b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011b9c:	e00b      	b.n	8011bb6 <HAL_TIM_PWM_Start+0xaa>
 8011b9e:	683b      	ldr	r3, [r7, #0]
 8011ba0:	2b08      	cmp	r3, #8
 8011ba2:	d104      	bne.n	8011bae <HAL_TIM_PWM_Start+0xa2>
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2202      	movs	r2, #2
 8011ba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011bac:	e003      	b.n	8011bb6 <HAL_TIM_PWM_Start+0xaa>
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	2202      	movs	r2, #2
 8011bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	2201      	movs	r2, #1
 8011bbc:	6839      	ldr	r1, [r7, #0]
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	f000 ff7b 	bl	8012aba <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8011c80 <HAL_TIM_PWM_Start+0x174>)
 8011bca:	4293      	cmp	r3, r2
 8011bcc:	d004      	beq.n	8011bd8 <HAL_TIM_PWM_Start+0xcc>
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8011c84 <HAL_TIM_PWM_Start+0x178>)
 8011bd4:	4293      	cmp	r3, r2
 8011bd6:	d101      	bne.n	8011bdc <HAL_TIM_PWM_Start+0xd0>
 8011bd8:	2301      	movs	r3, #1
 8011bda:	e000      	b.n	8011bde <HAL_TIM_PWM_Start+0xd2>
 8011bdc:	2300      	movs	r3, #0
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d007      	beq.n	8011bf2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011bf0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	4a22      	ldr	r2, [pc, #136]	@ (8011c80 <HAL_TIM_PWM_Start+0x174>)
 8011bf8:	4293      	cmp	r3, r2
 8011bfa:	d022      	beq.n	8011c42 <HAL_TIM_PWM_Start+0x136>
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011c04:	d01d      	beq.n	8011c42 <HAL_TIM_PWM_Start+0x136>
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8011c88 <HAL_TIM_PWM_Start+0x17c>)
 8011c0c:	4293      	cmp	r3, r2
 8011c0e:	d018      	beq.n	8011c42 <HAL_TIM_PWM_Start+0x136>
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	4a1d      	ldr	r2, [pc, #116]	@ (8011c8c <HAL_TIM_PWM_Start+0x180>)
 8011c16:	4293      	cmp	r3, r2
 8011c18:	d013      	beq.n	8011c42 <HAL_TIM_PWM_Start+0x136>
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8011c90 <HAL_TIM_PWM_Start+0x184>)
 8011c20:	4293      	cmp	r3, r2
 8011c22:	d00e      	beq.n	8011c42 <HAL_TIM_PWM_Start+0x136>
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	4a16      	ldr	r2, [pc, #88]	@ (8011c84 <HAL_TIM_PWM_Start+0x178>)
 8011c2a:	4293      	cmp	r3, r2
 8011c2c:	d009      	beq.n	8011c42 <HAL_TIM_PWM_Start+0x136>
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	4a18      	ldr	r2, [pc, #96]	@ (8011c94 <HAL_TIM_PWM_Start+0x188>)
 8011c34:	4293      	cmp	r3, r2
 8011c36:	d004      	beq.n	8011c42 <HAL_TIM_PWM_Start+0x136>
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	4a16      	ldr	r2, [pc, #88]	@ (8011c98 <HAL_TIM_PWM_Start+0x18c>)
 8011c3e:	4293      	cmp	r3, r2
 8011c40:	d111      	bne.n	8011c66 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	689b      	ldr	r3, [r3, #8]
 8011c48:	f003 0307 	and.w	r3, r3, #7
 8011c4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	2b06      	cmp	r3, #6
 8011c52:	d010      	beq.n	8011c76 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	681a      	ldr	r2, [r3, #0]
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	f042 0201 	orr.w	r2, r2, #1
 8011c62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011c64:	e007      	b.n	8011c76 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	681a      	ldr	r2, [r3, #0]
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	f042 0201 	orr.w	r2, r2, #1
 8011c74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011c76:	2300      	movs	r3, #0
}
 8011c78:	4618      	mov	r0, r3
 8011c7a:	3710      	adds	r7, #16
 8011c7c:	46bd      	mov	sp, r7
 8011c7e:	bd80      	pop	{r7, pc}
 8011c80:	40010000 	.word	0x40010000
 8011c84:	40010400 	.word	0x40010400
 8011c88:	40000400 	.word	0x40000400
 8011c8c:	40000800 	.word	0x40000800
 8011c90:	40000c00 	.word	0x40000c00
 8011c94:	40014000 	.word	0x40014000
 8011c98:	40001800 	.word	0x40001800

08011c9c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b082      	sub	sp, #8
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
 8011ca4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	2200      	movs	r2, #0
 8011cac:	6839      	ldr	r1, [r7, #0]
 8011cae:	4618      	mov	r0, r3
 8011cb0:	f000 ff03 	bl	8012aba <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	4a2e      	ldr	r2, [pc, #184]	@ (8011d74 <HAL_TIM_PWM_Stop+0xd8>)
 8011cba:	4293      	cmp	r3, r2
 8011cbc:	d004      	beq.n	8011cc8 <HAL_TIM_PWM_Stop+0x2c>
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	4a2d      	ldr	r2, [pc, #180]	@ (8011d78 <HAL_TIM_PWM_Stop+0xdc>)
 8011cc4:	4293      	cmp	r3, r2
 8011cc6:	d101      	bne.n	8011ccc <HAL_TIM_PWM_Stop+0x30>
 8011cc8:	2301      	movs	r3, #1
 8011cca:	e000      	b.n	8011cce <HAL_TIM_PWM_Stop+0x32>
 8011ccc:	2300      	movs	r3, #0
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d017      	beq.n	8011d02 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	6a1a      	ldr	r2, [r3, #32]
 8011cd8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011cdc:	4013      	ands	r3, r2
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d10f      	bne.n	8011d02 <HAL_TIM_PWM_Stop+0x66>
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	6a1a      	ldr	r2, [r3, #32]
 8011ce8:	f240 4344 	movw	r3, #1092	@ 0x444
 8011cec:	4013      	ands	r3, r2
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d107      	bne.n	8011d02 <HAL_TIM_PWM_Stop+0x66>
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011d00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	681b      	ldr	r3, [r3, #0]
 8011d06:	6a1a      	ldr	r2, [r3, #32]
 8011d08:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011d0c:	4013      	ands	r3, r2
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d10f      	bne.n	8011d32 <HAL_TIM_PWM_Stop+0x96>
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	6a1a      	ldr	r2, [r3, #32]
 8011d18:	f240 4344 	movw	r3, #1092	@ 0x444
 8011d1c:	4013      	ands	r3, r2
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d107      	bne.n	8011d32 <HAL_TIM_PWM_Stop+0x96>
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	681a      	ldr	r2, [r3, #0]
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	f022 0201 	bic.w	r2, r2, #1
 8011d30:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d104      	bne.n	8011d42 <HAL_TIM_PWM_Stop+0xa6>
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	2201      	movs	r2, #1
 8011d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011d40:	e013      	b.n	8011d6a <HAL_TIM_PWM_Stop+0xce>
 8011d42:	683b      	ldr	r3, [r7, #0]
 8011d44:	2b04      	cmp	r3, #4
 8011d46:	d104      	bne.n	8011d52 <HAL_TIM_PWM_Stop+0xb6>
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	2201      	movs	r2, #1
 8011d4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011d50:	e00b      	b.n	8011d6a <HAL_TIM_PWM_Stop+0xce>
 8011d52:	683b      	ldr	r3, [r7, #0]
 8011d54:	2b08      	cmp	r3, #8
 8011d56:	d104      	bne.n	8011d62 <HAL_TIM_PWM_Stop+0xc6>
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2201      	movs	r2, #1
 8011d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011d60:	e003      	b.n	8011d6a <HAL_TIM_PWM_Stop+0xce>
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	2201      	movs	r2, #1
 8011d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8011d6a:	2300      	movs	r3, #0
}
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	3708      	adds	r7, #8
 8011d70:	46bd      	mov	sp, r7
 8011d72:	bd80      	pop	{r7, pc}
 8011d74:	40010000 	.word	0x40010000
 8011d78:	40010400 	.word	0x40010400

08011d7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b084      	sub	sp, #16
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	68db      	ldr	r3, [r3, #12]
 8011d8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	691b      	ldr	r3, [r3, #16]
 8011d92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8011d94:	68bb      	ldr	r3, [r7, #8]
 8011d96:	f003 0302 	and.w	r3, r3, #2
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d020      	beq.n	8011de0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	f003 0302 	and.w	r3, r3, #2
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d01b      	beq.n	8011de0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	f06f 0202 	mvn.w	r2, #2
 8011db0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	2201      	movs	r2, #1
 8011db6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	699b      	ldr	r3, [r3, #24]
 8011dbe:	f003 0303 	and.w	r3, r3, #3
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d003      	beq.n	8011dce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8011dc6:	6878      	ldr	r0, [r7, #4]
 8011dc8:	f7fc fe0a 	bl	800e9e0 <HAL_TIM_IC_CaptureCallback>
 8011dcc:	e005      	b.n	8011dda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8011dce:	6878      	ldr	r0, [r7, #4]
 8011dd0:	f000 fad4 	bl	801237c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011dd4:	6878      	ldr	r0, [r7, #4]
 8011dd6:	f000 fadb 	bl	8012390 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	2200      	movs	r2, #0
 8011dde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8011de0:	68bb      	ldr	r3, [r7, #8]
 8011de2:	f003 0304 	and.w	r3, r3, #4
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d020      	beq.n	8011e2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	f003 0304 	and.w	r3, r3, #4
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d01b      	beq.n	8011e2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	f06f 0204 	mvn.w	r2, #4
 8011dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	2202      	movs	r2, #2
 8011e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	699b      	ldr	r3, [r3, #24]
 8011e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d003      	beq.n	8011e1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011e12:	6878      	ldr	r0, [r7, #4]
 8011e14:	f7fc fde4 	bl	800e9e0 <HAL_TIM_IC_CaptureCallback>
 8011e18:	e005      	b.n	8011e26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011e1a:	6878      	ldr	r0, [r7, #4]
 8011e1c:	f000 faae 	bl	801237c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011e20:	6878      	ldr	r0, [r7, #4]
 8011e22:	f000 fab5 	bl	8012390 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	2200      	movs	r2, #0
 8011e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8011e2c:	68bb      	ldr	r3, [r7, #8]
 8011e2e:	f003 0308 	and.w	r3, r3, #8
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d020      	beq.n	8011e78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	f003 0308 	and.w	r3, r3, #8
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d01b      	beq.n	8011e78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	f06f 0208 	mvn.w	r2, #8
 8011e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	2204      	movs	r2, #4
 8011e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	69db      	ldr	r3, [r3, #28]
 8011e56:	f003 0303 	and.w	r3, r3, #3
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d003      	beq.n	8011e66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011e5e:	6878      	ldr	r0, [r7, #4]
 8011e60:	f7fc fdbe 	bl	800e9e0 <HAL_TIM_IC_CaptureCallback>
 8011e64:	e005      	b.n	8011e72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011e66:	6878      	ldr	r0, [r7, #4]
 8011e68:	f000 fa88 	bl	801237c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011e6c:	6878      	ldr	r0, [r7, #4]
 8011e6e:	f000 fa8f 	bl	8012390 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2200      	movs	r2, #0
 8011e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8011e78:	68bb      	ldr	r3, [r7, #8]
 8011e7a:	f003 0310 	and.w	r3, r3, #16
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d020      	beq.n	8011ec4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	f003 0310 	and.w	r3, r3, #16
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d01b      	beq.n	8011ec4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	f06f 0210 	mvn.w	r2, #16
 8011e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	2208      	movs	r2, #8
 8011e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	69db      	ldr	r3, [r3, #28]
 8011ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d003      	beq.n	8011eb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011eaa:	6878      	ldr	r0, [r7, #4]
 8011eac:	f7fc fd98 	bl	800e9e0 <HAL_TIM_IC_CaptureCallback>
 8011eb0:	e005      	b.n	8011ebe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011eb2:	6878      	ldr	r0, [r7, #4]
 8011eb4:	f000 fa62 	bl	801237c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011eb8:	6878      	ldr	r0, [r7, #4]
 8011eba:	f000 fa69 	bl	8012390 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	2200      	movs	r2, #0
 8011ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8011ec4:	68bb      	ldr	r3, [r7, #8]
 8011ec6:	f003 0301 	and.w	r3, r3, #1
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d00c      	beq.n	8011ee8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	f003 0301 	and.w	r3, r3, #1
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d007      	beq.n	8011ee8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	f06f 0201 	mvn.w	r2, #1
 8011ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8011ee2:	6878      	ldr	r0, [r7, #4]
 8011ee4:	f7fc fcd6 	bl	800e894 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8011ee8:	68bb      	ldr	r3, [r7, #8]
 8011eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d00c      	beq.n	8011f0c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d007      	beq.n	8011f0c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8011f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8011f06:	6878      	ldr	r0, [r7, #4]
 8011f08:	f000 fe82 	bl	8012c10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d00c      	beq.n	8011f30 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d007      	beq.n	8011f30 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8011f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f000 fa3a 	bl	80123a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8011f30:	68bb      	ldr	r3, [r7, #8]
 8011f32:	f003 0320 	and.w	r3, r3, #32
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d00c      	beq.n	8011f54 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	f003 0320 	and.w	r3, r3, #32
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d007      	beq.n	8011f54 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	f06f 0220 	mvn.w	r2, #32
 8011f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8011f4e:	6878      	ldr	r0, [r7, #4]
 8011f50:	f000 fe54 	bl	8012bfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8011f54:	bf00      	nop
 8011f56:	3710      	adds	r7, #16
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}

08011f5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b086      	sub	sp, #24
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	60f8      	str	r0, [r7, #12]
 8011f64:	60b9      	str	r1, [r7, #8]
 8011f66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011f68:	2300      	movs	r3, #0
 8011f6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011f72:	2b01      	cmp	r3, #1
 8011f74:	d101      	bne.n	8011f7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8011f76:	2302      	movs	r3, #2
 8011f78:	e0ae      	b.n	80120d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	2201      	movs	r2, #1
 8011f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	2b0c      	cmp	r3, #12
 8011f86:	f200 809f 	bhi.w	80120c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8011f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8011f90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8011f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f90:	08011fc5 	.word	0x08011fc5
 8011f94:	080120c9 	.word	0x080120c9
 8011f98:	080120c9 	.word	0x080120c9
 8011f9c:	080120c9 	.word	0x080120c9
 8011fa0:	08012005 	.word	0x08012005
 8011fa4:	080120c9 	.word	0x080120c9
 8011fa8:	080120c9 	.word	0x080120c9
 8011fac:	080120c9 	.word	0x080120c9
 8011fb0:	08012047 	.word	0x08012047
 8011fb4:	080120c9 	.word	0x080120c9
 8011fb8:	080120c9 	.word	0x080120c9
 8011fbc:	080120c9 	.word	0x080120c9
 8011fc0:	08012087 	.word	0x08012087
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	68b9      	ldr	r1, [r7, #8]
 8011fca:	4618      	mov	r0, r3
 8011fcc:	f000 fa9a 	bl	8012504 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	699a      	ldr	r2, [r3, #24]
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	f042 0208 	orr.w	r2, r2, #8
 8011fde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	699a      	ldr	r2, [r3, #24]
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	681b      	ldr	r3, [r3, #0]
 8011fea:	f022 0204 	bic.w	r2, r2, #4
 8011fee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8011ff0:	68fb      	ldr	r3, [r7, #12]
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	6999      	ldr	r1, [r3, #24]
 8011ff6:	68bb      	ldr	r3, [r7, #8]
 8011ff8:	691a      	ldr	r2, [r3, #16]
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	430a      	orrs	r2, r1
 8012000:	619a      	str	r2, [r3, #24]
      break;
 8012002:	e064      	b.n	80120ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	68b9      	ldr	r1, [r7, #8]
 801200a:	4618      	mov	r0, r3
 801200c:	f000 faea 	bl	80125e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	699a      	ldr	r2, [r3, #24]
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801201e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	699a      	ldr	r2, [r3, #24]
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	681b      	ldr	r3, [r3, #0]
 801202a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801202e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	6999      	ldr	r1, [r3, #24]
 8012036:	68bb      	ldr	r3, [r7, #8]
 8012038:	691b      	ldr	r3, [r3, #16]
 801203a:	021a      	lsls	r2, r3, #8
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	430a      	orrs	r2, r1
 8012042:	619a      	str	r2, [r3, #24]
      break;
 8012044:	e043      	b.n	80120ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	68b9      	ldr	r1, [r7, #8]
 801204c:	4618      	mov	r0, r3
 801204e:	f000 fb3f 	bl	80126d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	69da      	ldr	r2, [r3, #28]
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	f042 0208 	orr.w	r2, r2, #8
 8012060:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	69da      	ldr	r2, [r3, #28]
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	f022 0204 	bic.w	r2, r2, #4
 8012070:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	69d9      	ldr	r1, [r3, #28]
 8012078:	68bb      	ldr	r3, [r7, #8]
 801207a:	691a      	ldr	r2, [r3, #16]
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	430a      	orrs	r2, r1
 8012082:	61da      	str	r2, [r3, #28]
      break;
 8012084:	e023      	b.n	80120ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	68b9      	ldr	r1, [r7, #8]
 801208c:	4618      	mov	r0, r3
 801208e:	f000 fb93 	bl	80127b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	69da      	ldr	r2, [r3, #28]
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80120a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	69da      	ldr	r2, [r3, #28]
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80120b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	69d9      	ldr	r1, [r3, #28]
 80120b8:	68bb      	ldr	r3, [r7, #8]
 80120ba:	691b      	ldr	r3, [r3, #16]
 80120bc:	021a      	lsls	r2, r3, #8
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	430a      	orrs	r2, r1
 80120c4:	61da      	str	r2, [r3, #28]
      break;
 80120c6:	e002      	b.n	80120ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80120c8:	2301      	movs	r3, #1
 80120ca:	75fb      	strb	r3, [r7, #23]
      break;
 80120cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	2200      	movs	r2, #0
 80120d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80120d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80120d8:	4618      	mov	r0, r3
 80120da:	3718      	adds	r7, #24
 80120dc:	46bd      	mov	sp, r7
 80120de:	bd80      	pop	{r7, pc}

080120e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80120e0:	b580      	push	{r7, lr}
 80120e2:	b084      	sub	sp, #16
 80120e4:	af00      	add	r7, sp, #0
 80120e6:	6078      	str	r0, [r7, #4]
 80120e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80120ea:	2300      	movs	r3, #0
 80120ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80120f4:	2b01      	cmp	r3, #1
 80120f6:	d101      	bne.n	80120fc <HAL_TIM_ConfigClockSource+0x1c>
 80120f8:	2302      	movs	r3, #2
 80120fa:	e0b4      	b.n	8012266 <HAL_TIM_ConfigClockSource+0x186>
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	2201      	movs	r2, #1
 8012100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	2202      	movs	r2, #2
 8012108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	689b      	ldr	r3, [r3, #8]
 8012112:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012114:	68bb      	ldr	r3, [r7, #8]
 8012116:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 801211a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801211c:	68bb      	ldr	r3, [r7, #8]
 801211e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012122:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	68ba      	ldr	r2, [r7, #8]
 801212a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801212c:	683b      	ldr	r3, [r7, #0]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012134:	d03e      	beq.n	80121b4 <HAL_TIM_ConfigClockSource+0xd4>
 8012136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801213a:	f200 8087 	bhi.w	801224c <HAL_TIM_ConfigClockSource+0x16c>
 801213e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012142:	f000 8086 	beq.w	8012252 <HAL_TIM_ConfigClockSource+0x172>
 8012146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801214a:	d87f      	bhi.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
 801214c:	2b70      	cmp	r3, #112	@ 0x70
 801214e:	d01a      	beq.n	8012186 <HAL_TIM_ConfigClockSource+0xa6>
 8012150:	2b70      	cmp	r3, #112	@ 0x70
 8012152:	d87b      	bhi.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
 8012154:	2b60      	cmp	r3, #96	@ 0x60
 8012156:	d050      	beq.n	80121fa <HAL_TIM_ConfigClockSource+0x11a>
 8012158:	2b60      	cmp	r3, #96	@ 0x60
 801215a:	d877      	bhi.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
 801215c:	2b50      	cmp	r3, #80	@ 0x50
 801215e:	d03c      	beq.n	80121da <HAL_TIM_ConfigClockSource+0xfa>
 8012160:	2b50      	cmp	r3, #80	@ 0x50
 8012162:	d873      	bhi.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
 8012164:	2b40      	cmp	r3, #64	@ 0x40
 8012166:	d058      	beq.n	801221a <HAL_TIM_ConfigClockSource+0x13a>
 8012168:	2b40      	cmp	r3, #64	@ 0x40
 801216a:	d86f      	bhi.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
 801216c:	2b30      	cmp	r3, #48	@ 0x30
 801216e:	d064      	beq.n	801223a <HAL_TIM_ConfigClockSource+0x15a>
 8012170:	2b30      	cmp	r3, #48	@ 0x30
 8012172:	d86b      	bhi.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
 8012174:	2b20      	cmp	r3, #32
 8012176:	d060      	beq.n	801223a <HAL_TIM_ConfigClockSource+0x15a>
 8012178:	2b20      	cmp	r3, #32
 801217a:	d867      	bhi.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
 801217c:	2b00      	cmp	r3, #0
 801217e:	d05c      	beq.n	801223a <HAL_TIM_ConfigClockSource+0x15a>
 8012180:	2b10      	cmp	r3, #16
 8012182:	d05a      	beq.n	801223a <HAL_TIM_ConfigClockSource+0x15a>
 8012184:	e062      	b.n	801224c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801218a:	683b      	ldr	r3, [r7, #0]
 801218c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801218e:	683b      	ldr	r3, [r7, #0]
 8012190:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012192:	683b      	ldr	r3, [r7, #0]
 8012194:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012196:	f000 fc70 	bl	8012a7a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	689b      	ldr	r3, [r3, #8]
 80121a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80121a2:	68bb      	ldr	r3, [r7, #8]
 80121a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80121a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	681b      	ldr	r3, [r3, #0]
 80121ae:	68ba      	ldr	r2, [r7, #8]
 80121b0:	609a      	str	r2, [r3, #8]
      break;
 80121b2:	e04f      	b.n	8012254 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80121b8:	683b      	ldr	r3, [r7, #0]
 80121ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80121bc:	683b      	ldr	r3, [r7, #0]
 80121be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80121c0:	683b      	ldr	r3, [r7, #0]
 80121c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80121c4:	f000 fc59 	bl	8012a7a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	689a      	ldr	r2, [r3, #8]
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80121d6:	609a      	str	r2, [r3, #8]
      break;
 80121d8:	e03c      	b.n	8012254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80121de:	683b      	ldr	r3, [r7, #0]
 80121e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80121e6:	461a      	mov	r2, r3
 80121e8:	f000 fbcd 	bl	8012986 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	2150      	movs	r1, #80	@ 0x50
 80121f2:	4618      	mov	r0, r3
 80121f4:	f000 fc26 	bl	8012a44 <TIM_ITRx_SetConfig>
      break;
 80121f8:	e02c      	b.n	8012254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80121fe:	683b      	ldr	r3, [r7, #0]
 8012200:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012206:	461a      	mov	r2, r3
 8012208:	f000 fbec 	bl	80129e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	2160      	movs	r1, #96	@ 0x60
 8012212:	4618      	mov	r0, r3
 8012214:	f000 fc16 	bl	8012a44 <TIM_ITRx_SetConfig>
      break;
 8012218:	e01c      	b.n	8012254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012222:	683b      	ldr	r3, [r7, #0]
 8012224:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012226:	461a      	mov	r2, r3
 8012228:	f000 fbad 	bl	8012986 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	2140      	movs	r1, #64	@ 0x40
 8012232:	4618      	mov	r0, r3
 8012234:	f000 fc06 	bl	8012a44 <TIM_ITRx_SetConfig>
      break;
 8012238:	e00c      	b.n	8012254 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	681a      	ldr	r2, [r3, #0]
 801223e:	683b      	ldr	r3, [r7, #0]
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	4619      	mov	r1, r3
 8012244:	4610      	mov	r0, r2
 8012246:	f000 fbfd 	bl	8012a44 <TIM_ITRx_SetConfig>
      break;
 801224a:	e003      	b.n	8012254 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 801224c:	2301      	movs	r3, #1
 801224e:	73fb      	strb	r3, [r7, #15]
      break;
 8012250:	e000      	b.n	8012254 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8012252:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	2201      	movs	r2, #1
 8012258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	2200      	movs	r2, #0
 8012260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012264:	7bfb      	ldrb	r3, [r7, #15]
}
 8012266:	4618      	mov	r0, r3
 8012268:	3710      	adds	r7, #16
 801226a:	46bd      	mov	sp, r7
 801226c:	bd80      	pop	{r7, pc}

0801226e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 801226e:	b580      	push	{r7, lr}
 8012270:	b082      	sub	sp, #8
 8012272:	af00      	add	r7, sp, #0
 8012274:	6078      	str	r0, [r7, #4]
 8012276:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801227e:	2b01      	cmp	r3, #1
 8012280:	d101      	bne.n	8012286 <HAL_TIM_SlaveConfigSynchro+0x18>
 8012282:	2302      	movs	r3, #2
 8012284:	e031      	b.n	80122ea <HAL_TIM_SlaveConfigSynchro+0x7c>
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	2201      	movs	r2, #1
 801228a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	2202      	movs	r2, #2
 8012292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8012296:	6839      	ldr	r1, [r7, #0]
 8012298:	6878      	ldr	r0, [r7, #4]
 801229a:	f000 fae3 	bl	8012864 <TIM_SlaveTimer_SetConfig>
 801229e:	4603      	mov	r3, r0
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d009      	beq.n	80122b8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	2201      	movs	r2, #1
 80122a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	2200      	movs	r2, #0
 80122b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80122b4:	2301      	movs	r3, #1
 80122b6:	e018      	b.n	80122ea <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	68da      	ldr	r2, [r3, #12]
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80122c6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	68da      	ldr	r2, [r3, #12]
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80122d6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2201      	movs	r2, #1
 80122dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2200      	movs	r2, #0
 80122e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80122e8:	2300      	movs	r3, #0
}
 80122ea:	4618      	mov	r0, r3
 80122ec:	3708      	adds	r7, #8
 80122ee:	46bd      	mov	sp, r7
 80122f0:	bd80      	pop	{r7, pc}
	...

080122f4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80122f4:	b480      	push	{r7}
 80122f6:	b085      	sub	sp, #20
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	6078      	str	r0, [r7, #4]
 80122fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80122fe:	2300      	movs	r3, #0
 8012300:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	2b0c      	cmp	r3, #12
 8012306:	d831      	bhi.n	801236c <HAL_TIM_ReadCapturedValue+0x78>
 8012308:	a201      	add	r2, pc, #4	@ (adr r2, 8012310 <HAL_TIM_ReadCapturedValue+0x1c>)
 801230a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801230e:	bf00      	nop
 8012310:	08012345 	.word	0x08012345
 8012314:	0801236d 	.word	0x0801236d
 8012318:	0801236d 	.word	0x0801236d
 801231c:	0801236d 	.word	0x0801236d
 8012320:	0801234f 	.word	0x0801234f
 8012324:	0801236d 	.word	0x0801236d
 8012328:	0801236d 	.word	0x0801236d
 801232c:	0801236d 	.word	0x0801236d
 8012330:	08012359 	.word	0x08012359
 8012334:	0801236d 	.word	0x0801236d
 8012338:	0801236d 	.word	0x0801236d
 801233c:	0801236d 	.word	0x0801236d
 8012340:	08012363 	.word	0x08012363
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801234a:	60fb      	str	r3, [r7, #12]

      break;
 801234c:	e00f      	b.n	801236e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012354:	60fb      	str	r3, [r7, #12]

      break;
 8012356:	e00a      	b.n	801236e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	681b      	ldr	r3, [r3, #0]
 801235c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801235e:	60fb      	str	r3, [r7, #12]

      break;
 8012360:	e005      	b.n	801236e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012368:	60fb      	str	r3, [r7, #12]

      break;
 801236a:	e000      	b.n	801236e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 801236c:	bf00      	nop
  }

  return tmpreg;
 801236e:	68fb      	ldr	r3, [r7, #12]
}
 8012370:	4618      	mov	r0, r3
 8012372:	3714      	adds	r7, #20
 8012374:	46bd      	mov	sp, r7
 8012376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237a:	4770      	bx	lr

0801237c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801237c:	b480      	push	{r7}
 801237e:	b083      	sub	sp, #12
 8012380:	af00      	add	r7, sp, #0
 8012382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012384:	bf00      	nop
 8012386:	370c      	adds	r7, #12
 8012388:	46bd      	mov	sp, r7
 801238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801238e:	4770      	bx	lr

08012390 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012390:	b480      	push	{r7}
 8012392:	b083      	sub	sp, #12
 8012394:	af00      	add	r7, sp, #0
 8012396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012398:	bf00      	nop
 801239a:	370c      	adds	r7, #12
 801239c:	46bd      	mov	sp, r7
 801239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a2:	4770      	bx	lr

080123a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80123a4:	b480      	push	{r7}
 80123a6:	b083      	sub	sp, #12
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80123ac:	bf00      	nop
 80123ae:	370c      	adds	r7, #12
 80123b0:	46bd      	mov	sp, r7
 80123b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123b6:	4770      	bx	lr

080123b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80123b8:	b480      	push	{r7}
 80123ba:	b085      	sub	sp, #20
 80123bc:	af00      	add	r7, sp, #0
 80123be:	6078      	str	r0, [r7, #4]
 80123c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	4a43      	ldr	r2, [pc, #268]	@ (80124d8 <TIM_Base_SetConfig+0x120>)
 80123cc:	4293      	cmp	r3, r2
 80123ce:	d013      	beq.n	80123f8 <TIM_Base_SetConfig+0x40>
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80123d6:	d00f      	beq.n	80123f8 <TIM_Base_SetConfig+0x40>
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	4a40      	ldr	r2, [pc, #256]	@ (80124dc <TIM_Base_SetConfig+0x124>)
 80123dc:	4293      	cmp	r3, r2
 80123de:	d00b      	beq.n	80123f8 <TIM_Base_SetConfig+0x40>
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	4a3f      	ldr	r2, [pc, #252]	@ (80124e0 <TIM_Base_SetConfig+0x128>)
 80123e4:	4293      	cmp	r3, r2
 80123e6:	d007      	beq.n	80123f8 <TIM_Base_SetConfig+0x40>
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	4a3e      	ldr	r2, [pc, #248]	@ (80124e4 <TIM_Base_SetConfig+0x12c>)
 80123ec:	4293      	cmp	r3, r2
 80123ee:	d003      	beq.n	80123f8 <TIM_Base_SetConfig+0x40>
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	4a3d      	ldr	r2, [pc, #244]	@ (80124e8 <TIM_Base_SetConfig+0x130>)
 80123f4:	4293      	cmp	r3, r2
 80123f6:	d108      	bne.n	801240a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80123fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012400:	683b      	ldr	r3, [r7, #0]
 8012402:	685b      	ldr	r3, [r3, #4]
 8012404:	68fa      	ldr	r2, [r7, #12]
 8012406:	4313      	orrs	r3, r2
 8012408:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	4a32      	ldr	r2, [pc, #200]	@ (80124d8 <TIM_Base_SetConfig+0x120>)
 801240e:	4293      	cmp	r3, r2
 8012410:	d02b      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012418:	d027      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	4a2f      	ldr	r2, [pc, #188]	@ (80124dc <TIM_Base_SetConfig+0x124>)
 801241e:	4293      	cmp	r3, r2
 8012420:	d023      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	4a2e      	ldr	r2, [pc, #184]	@ (80124e0 <TIM_Base_SetConfig+0x128>)
 8012426:	4293      	cmp	r3, r2
 8012428:	d01f      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	4a2d      	ldr	r2, [pc, #180]	@ (80124e4 <TIM_Base_SetConfig+0x12c>)
 801242e:	4293      	cmp	r3, r2
 8012430:	d01b      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	4a2c      	ldr	r2, [pc, #176]	@ (80124e8 <TIM_Base_SetConfig+0x130>)
 8012436:	4293      	cmp	r3, r2
 8012438:	d017      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	4a2b      	ldr	r2, [pc, #172]	@ (80124ec <TIM_Base_SetConfig+0x134>)
 801243e:	4293      	cmp	r3, r2
 8012440:	d013      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	4a2a      	ldr	r2, [pc, #168]	@ (80124f0 <TIM_Base_SetConfig+0x138>)
 8012446:	4293      	cmp	r3, r2
 8012448:	d00f      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	4a29      	ldr	r2, [pc, #164]	@ (80124f4 <TIM_Base_SetConfig+0x13c>)
 801244e:	4293      	cmp	r3, r2
 8012450:	d00b      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	4a28      	ldr	r2, [pc, #160]	@ (80124f8 <TIM_Base_SetConfig+0x140>)
 8012456:	4293      	cmp	r3, r2
 8012458:	d007      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	4a27      	ldr	r2, [pc, #156]	@ (80124fc <TIM_Base_SetConfig+0x144>)
 801245e:	4293      	cmp	r3, r2
 8012460:	d003      	beq.n	801246a <TIM_Base_SetConfig+0xb2>
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	4a26      	ldr	r2, [pc, #152]	@ (8012500 <TIM_Base_SetConfig+0x148>)
 8012466:	4293      	cmp	r3, r2
 8012468:	d108      	bne.n	801247c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012470:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012472:	683b      	ldr	r3, [r7, #0]
 8012474:	68db      	ldr	r3, [r3, #12]
 8012476:	68fa      	ldr	r2, [r7, #12]
 8012478:	4313      	orrs	r3, r2
 801247a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012482:	683b      	ldr	r3, [r7, #0]
 8012484:	695b      	ldr	r3, [r3, #20]
 8012486:	4313      	orrs	r3, r2
 8012488:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801248a:	683b      	ldr	r3, [r7, #0]
 801248c:	689a      	ldr	r2, [r3, #8]
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	681a      	ldr	r2, [r3, #0]
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	4a0e      	ldr	r2, [pc, #56]	@ (80124d8 <TIM_Base_SetConfig+0x120>)
 801249e:	4293      	cmp	r3, r2
 80124a0:	d003      	beq.n	80124aa <TIM_Base_SetConfig+0xf2>
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	4a10      	ldr	r2, [pc, #64]	@ (80124e8 <TIM_Base_SetConfig+0x130>)
 80124a6:	4293      	cmp	r3, r2
 80124a8:	d103      	bne.n	80124b2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80124aa:	683b      	ldr	r3, [r7, #0]
 80124ac:	691a      	ldr	r2, [r3, #16]
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	f043 0204 	orr.w	r2, r3, #4
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	2201      	movs	r2, #1
 80124c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	68fa      	ldr	r2, [r7, #12]
 80124c8:	601a      	str	r2, [r3, #0]
}
 80124ca:	bf00      	nop
 80124cc:	3714      	adds	r7, #20
 80124ce:	46bd      	mov	sp, r7
 80124d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d4:	4770      	bx	lr
 80124d6:	bf00      	nop
 80124d8:	40010000 	.word	0x40010000
 80124dc:	40000400 	.word	0x40000400
 80124e0:	40000800 	.word	0x40000800
 80124e4:	40000c00 	.word	0x40000c00
 80124e8:	40010400 	.word	0x40010400
 80124ec:	40014000 	.word	0x40014000
 80124f0:	40014400 	.word	0x40014400
 80124f4:	40014800 	.word	0x40014800
 80124f8:	40001800 	.word	0x40001800
 80124fc:	40001c00 	.word	0x40001c00
 8012500:	40002000 	.word	0x40002000

08012504 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012504:	b480      	push	{r7}
 8012506:	b087      	sub	sp, #28
 8012508:	af00      	add	r7, sp, #0
 801250a:	6078      	str	r0, [r7, #4]
 801250c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	6a1b      	ldr	r3, [r3, #32]
 8012512:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	6a1b      	ldr	r3, [r3, #32]
 8012518:	f023 0201 	bic.w	r2, r3, #1
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	685b      	ldr	r3, [r3, #4]
 8012524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	699b      	ldr	r3, [r3, #24]
 801252a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012534:	68fb      	ldr	r3, [r7, #12]
 8012536:	f023 0303 	bic.w	r3, r3, #3
 801253a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801253c:	683b      	ldr	r3, [r7, #0]
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	68fa      	ldr	r2, [r7, #12]
 8012542:	4313      	orrs	r3, r2
 8012544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012546:	697b      	ldr	r3, [r7, #20]
 8012548:	f023 0302 	bic.w	r3, r3, #2
 801254c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801254e:	683b      	ldr	r3, [r7, #0]
 8012550:	689b      	ldr	r3, [r3, #8]
 8012552:	697a      	ldr	r2, [r7, #20]
 8012554:	4313      	orrs	r3, r2
 8012556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	4a20      	ldr	r2, [pc, #128]	@ (80125dc <TIM_OC1_SetConfig+0xd8>)
 801255c:	4293      	cmp	r3, r2
 801255e:	d003      	beq.n	8012568 <TIM_OC1_SetConfig+0x64>
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	4a1f      	ldr	r2, [pc, #124]	@ (80125e0 <TIM_OC1_SetConfig+0xdc>)
 8012564:	4293      	cmp	r3, r2
 8012566:	d10c      	bne.n	8012582 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012568:	697b      	ldr	r3, [r7, #20]
 801256a:	f023 0308 	bic.w	r3, r3, #8
 801256e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012570:	683b      	ldr	r3, [r7, #0]
 8012572:	68db      	ldr	r3, [r3, #12]
 8012574:	697a      	ldr	r2, [r7, #20]
 8012576:	4313      	orrs	r3, r2
 8012578:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801257a:	697b      	ldr	r3, [r7, #20]
 801257c:	f023 0304 	bic.w	r3, r3, #4
 8012580:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	4a15      	ldr	r2, [pc, #84]	@ (80125dc <TIM_OC1_SetConfig+0xd8>)
 8012586:	4293      	cmp	r3, r2
 8012588:	d003      	beq.n	8012592 <TIM_OC1_SetConfig+0x8e>
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	4a14      	ldr	r2, [pc, #80]	@ (80125e0 <TIM_OC1_SetConfig+0xdc>)
 801258e:	4293      	cmp	r3, r2
 8012590:	d111      	bne.n	80125b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012592:	693b      	ldr	r3, [r7, #16]
 8012594:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012598:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801259a:	693b      	ldr	r3, [r7, #16]
 801259c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80125a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80125a2:	683b      	ldr	r3, [r7, #0]
 80125a4:	695b      	ldr	r3, [r3, #20]
 80125a6:	693a      	ldr	r2, [r7, #16]
 80125a8:	4313      	orrs	r3, r2
 80125aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80125ac:	683b      	ldr	r3, [r7, #0]
 80125ae:	699b      	ldr	r3, [r3, #24]
 80125b0:	693a      	ldr	r2, [r7, #16]
 80125b2:	4313      	orrs	r3, r2
 80125b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	693a      	ldr	r2, [r7, #16]
 80125ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	68fa      	ldr	r2, [r7, #12]
 80125c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	685a      	ldr	r2, [r3, #4]
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	697a      	ldr	r2, [r7, #20]
 80125ce:	621a      	str	r2, [r3, #32]
}
 80125d0:	bf00      	nop
 80125d2:	371c      	adds	r7, #28
 80125d4:	46bd      	mov	sp, r7
 80125d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125da:	4770      	bx	lr
 80125dc:	40010000 	.word	0x40010000
 80125e0:	40010400 	.word	0x40010400

080125e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80125e4:	b480      	push	{r7}
 80125e6:	b087      	sub	sp, #28
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	6078      	str	r0, [r7, #4]
 80125ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	6a1b      	ldr	r3, [r3, #32]
 80125f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	6a1b      	ldr	r3, [r3, #32]
 80125f8:	f023 0210 	bic.w	r2, r3, #16
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	685b      	ldr	r3, [r3, #4]
 8012604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	699b      	ldr	r3, [r3, #24]
 801260a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801261a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801261c:	683b      	ldr	r3, [r7, #0]
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	021b      	lsls	r3, r3, #8
 8012622:	68fa      	ldr	r2, [r7, #12]
 8012624:	4313      	orrs	r3, r2
 8012626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012628:	697b      	ldr	r3, [r7, #20]
 801262a:	f023 0320 	bic.w	r3, r3, #32
 801262e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012630:	683b      	ldr	r3, [r7, #0]
 8012632:	689b      	ldr	r3, [r3, #8]
 8012634:	011b      	lsls	r3, r3, #4
 8012636:	697a      	ldr	r2, [r7, #20]
 8012638:	4313      	orrs	r3, r2
 801263a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	4a22      	ldr	r2, [pc, #136]	@ (80126c8 <TIM_OC2_SetConfig+0xe4>)
 8012640:	4293      	cmp	r3, r2
 8012642:	d003      	beq.n	801264c <TIM_OC2_SetConfig+0x68>
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	4a21      	ldr	r2, [pc, #132]	@ (80126cc <TIM_OC2_SetConfig+0xe8>)
 8012648:	4293      	cmp	r3, r2
 801264a:	d10d      	bne.n	8012668 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801264c:	697b      	ldr	r3, [r7, #20]
 801264e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012654:	683b      	ldr	r3, [r7, #0]
 8012656:	68db      	ldr	r3, [r3, #12]
 8012658:	011b      	lsls	r3, r3, #4
 801265a:	697a      	ldr	r2, [r7, #20]
 801265c:	4313      	orrs	r3, r2
 801265e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012660:	697b      	ldr	r3, [r7, #20]
 8012662:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012666:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	4a17      	ldr	r2, [pc, #92]	@ (80126c8 <TIM_OC2_SetConfig+0xe4>)
 801266c:	4293      	cmp	r3, r2
 801266e:	d003      	beq.n	8012678 <TIM_OC2_SetConfig+0x94>
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	4a16      	ldr	r2, [pc, #88]	@ (80126cc <TIM_OC2_SetConfig+0xe8>)
 8012674:	4293      	cmp	r3, r2
 8012676:	d113      	bne.n	80126a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012678:	693b      	ldr	r3, [r7, #16]
 801267a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801267e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012680:	693b      	ldr	r3, [r7, #16]
 8012682:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012686:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012688:	683b      	ldr	r3, [r7, #0]
 801268a:	695b      	ldr	r3, [r3, #20]
 801268c:	009b      	lsls	r3, r3, #2
 801268e:	693a      	ldr	r2, [r7, #16]
 8012690:	4313      	orrs	r3, r2
 8012692:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012694:	683b      	ldr	r3, [r7, #0]
 8012696:	699b      	ldr	r3, [r3, #24]
 8012698:	009b      	lsls	r3, r3, #2
 801269a:	693a      	ldr	r2, [r7, #16]
 801269c:	4313      	orrs	r3, r2
 801269e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	693a      	ldr	r2, [r7, #16]
 80126a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	68fa      	ldr	r2, [r7, #12]
 80126aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80126ac:	683b      	ldr	r3, [r7, #0]
 80126ae:	685a      	ldr	r2, [r3, #4]
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	697a      	ldr	r2, [r7, #20]
 80126b8:	621a      	str	r2, [r3, #32]
}
 80126ba:	bf00      	nop
 80126bc:	371c      	adds	r7, #28
 80126be:	46bd      	mov	sp, r7
 80126c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c4:	4770      	bx	lr
 80126c6:	bf00      	nop
 80126c8:	40010000 	.word	0x40010000
 80126cc:	40010400 	.word	0x40010400

080126d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80126d0:	b480      	push	{r7}
 80126d2:	b087      	sub	sp, #28
 80126d4:	af00      	add	r7, sp, #0
 80126d6:	6078      	str	r0, [r7, #4]
 80126d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	6a1b      	ldr	r3, [r3, #32]
 80126de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	6a1b      	ldr	r3, [r3, #32]
 80126e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	685b      	ldr	r3, [r3, #4]
 80126f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	69db      	ldr	r3, [r3, #28]
 80126f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80126fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	f023 0303 	bic.w	r3, r3, #3
 8012706:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012708:	683b      	ldr	r3, [r7, #0]
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	68fa      	ldr	r2, [r7, #12]
 801270e:	4313      	orrs	r3, r2
 8012710:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012712:	697b      	ldr	r3, [r7, #20]
 8012714:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012718:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801271a:	683b      	ldr	r3, [r7, #0]
 801271c:	689b      	ldr	r3, [r3, #8]
 801271e:	021b      	lsls	r3, r3, #8
 8012720:	697a      	ldr	r2, [r7, #20]
 8012722:	4313      	orrs	r3, r2
 8012724:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	4a21      	ldr	r2, [pc, #132]	@ (80127b0 <TIM_OC3_SetConfig+0xe0>)
 801272a:	4293      	cmp	r3, r2
 801272c:	d003      	beq.n	8012736 <TIM_OC3_SetConfig+0x66>
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	4a20      	ldr	r2, [pc, #128]	@ (80127b4 <TIM_OC3_SetConfig+0xe4>)
 8012732:	4293      	cmp	r3, r2
 8012734:	d10d      	bne.n	8012752 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012736:	697b      	ldr	r3, [r7, #20]
 8012738:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801273c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801273e:	683b      	ldr	r3, [r7, #0]
 8012740:	68db      	ldr	r3, [r3, #12]
 8012742:	021b      	lsls	r3, r3, #8
 8012744:	697a      	ldr	r2, [r7, #20]
 8012746:	4313      	orrs	r3, r2
 8012748:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801274a:	697b      	ldr	r3, [r7, #20]
 801274c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012750:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	4a16      	ldr	r2, [pc, #88]	@ (80127b0 <TIM_OC3_SetConfig+0xe0>)
 8012756:	4293      	cmp	r3, r2
 8012758:	d003      	beq.n	8012762 <TIM_OC3_SetConfig+0x92>
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	4a15      	ldr	r2, [pc, #84]	@ (80127b4 <TIM_OC3_SetConfig+0xe4>)
 801275e:	4293      	cmp	r3, r2
 8012760:	d113      	bne.n	801278a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012762:	693b      	ldr	r3, [r7, #16]
 8012764:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801276a:	693b      	ldr	r3, [r7, #16]
 801276c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012772:	683b      	ldr	r3, [r7, #0]
 8012774:	695b      	ldr	r3, [r3, #20]
 8012776:	011b      	lsls	r3, r3, #4
 8012778:	693a      	ldr	r2, [r7, #16]
 801277a:	4313      	orrs	r3, r2
 801277c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801277e:	683b      	ldr	r3, [r7, #0]
 8012780:	699b      	ldr	r3, [r3, #24]
 8012782:	011b      	lsls	r3, r3, #4
 8012784:	693a      	ldr	r2, [r7, #16]
 8012786:	4313      	orrs	r3, r2
 8012788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	693a      	ldr	r2, [r7, #16]
 801278e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	68fa      	ldr	r2, [r7, #12]
 8012794:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012796:	683b      	ldr	r3, [r7, #0]
 8012798:	685a      	ldr	r2, [r3, #4]
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	697a      	ldr	r2, [r7, #20]
 80127a2:	621a      	str	r2, [r3, #32]
}
 80127a4:	bf00      	nop
 80127a6:	371c      	adds	r7, #28
 80127a8:	46bd      	mov	sp, r7
 80127aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ae:	4770      	bx	lr
 80127b0:	40010000 	.word	0x40010000
 80127b4:	40010400 	.word	0x40010400

080127b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80127b8:	b480      	push	{r7}
 80127ba:	b087      	sub	sp, #28
 80127bc:	af00      	add	r7, sp, #0
 80127be:	6078      	str	r0, [r7, #4]
 80127c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	6a1b      	ldr	r3, [r3, #32]
 80127c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	6a1b      	ldr	r3, [r3, #32]
 80127cc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	685b      	ldr	r3, [r3, #4]
 80127d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	69db      	ldr	r3, [r3, #28]
 80127de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80127e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80127ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80127f0:	683b      	ldr	r3, [r7, #0]
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	021b      	lsls	r3, r3, #8
 80127f6:	68fa      	ldr	r2, [r7, #12]
 80127f8:	4313      	orrs	r3, r2
 80127fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80127fc:	693b      	ldr	r3, [r7, #16]
 80127fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012802:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012804:	683b      	ldr	r3, [r7, #0]
 8012806:	689b      	ldr	r3, [r3, #8]
 8012808:	031b      	lsls	r3, r3, #12
 801280a:	693a      	ldr	r2, [r7, #16]
 801280c:	4313      	orrs	r3, r2
 801280e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	4a12      	ldr	r2, [pc, #72]	@ (801285c <TIM_OC4_SetConfig+0xa4>)
 8012814:	4293      	cmp	r3, r2
 8012816:	d003      	beq.n	8012820 <TIM_OC4_SetConfig+0x68>
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	4a11      	ldr	r2, [pc, #68]	@ (8012860 <TIM_OC4_SetConfig+0xa8>)
 801281c:	4293      	cmp	r3, r2
 801281e:	d109      	bne.n	8012834 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012820:	697b      	ldr	r3, [r7, #20]
 8012822:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012826:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	695b      	ldr	r3, [r3, #20]
 801282c:	019b      	lsls	r3, r3, #6
 801282e:	697a      	ldr	r2, [r7, #20]
 8012830:	4313      	orrs	r3, r2
 8012832:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	697a      	ldr	r2, [r7, #20]
 8012838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	68fa      	ldr	r2, [r7, #12]
 801283e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012840:	683b      	ldr	r3, [r7, #0]
 8012842:	685a      	ldr	r2, [r3, #4]
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	693a      	ldr	r2, [r7, #16]
 801284c:	621a      	str	r2, [r3, #32]
}
 801284e:	bf00      	nop
 8012850:	371c      	adds	r7, #28
 8012852:	46bd      	mov	sp, r7
 8012854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012858:	4770      	bx	lr
 801285a:	bf00      	nop
 801285c:	40010000 	.word	0x40010000
 8012860:	40010400 	.word	0x40010400

08012864 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8012864:	b580      	push	{r7, lr}
 8012866:	b086      	sub	sp, #24
 8012868:	af00      	add	r7, sp, #0
 801286a:	6078      	str	r0, [r7, #4]
 801286c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801286e:	2300      	movs	r3, #0
 8012870:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	689b      	ldr	r3, [r3, #8]
 8012878:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801287a:	693b      	ldr	r3, [r7, #16]
 801287c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012880:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8012882:	683b      	ldr	r3, [r7, #0]
 8012884:	685b      	ldr	r3, [r3, #4]
 8012886:	693a      	ldr	r2, [r7, #16]
 8012888:	4313      	orrs	r3, r2
 801288a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 801288c:	693b      	ldr	r3, [r7, #16]
 801288e:	f023 0307 	bic.w	r3, r3, #7
 8012892:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8012894:	683b      	ldr	r3, [r7, #0]
 8012896:	681b      	ldr	r3, [r3, #0]
 8012898:	693a      	ldr	r2, [r7, #16]
 801289a:	4313      	orrs	r3, r2
 801289c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	693a      	ldr	r2, [r7, #16]
 80128a4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80128a6:	683b      	ldr	r3, [r7, #0]
 80128a8:	685b      	ldr	r3, [r3, #4]
 80128aa:	2b70      	cmp	r3, #112	@ 0x70
 80128ac:	d01a      	beq.n	80128e4 <TIM_SlaveTimer_SetConfig+0x80>
 80128ae:	2b70      	cmp	r3, #112	@ 0x70
 80128b0:	d860      	bhi.n	8012974 <TIM_SlaveTimer_SetConfig+0x110>
 80128b2:	2b60      	cmp	r3, #96	@ 0x60
 80128b4:	d054      	beq.n	8012960 <TIM_SlaveTimer_SetConfig+0xfc>
 80128b6:	2b60      	cmp	r3, #96	@ 0x60
 80128b8:	d85c      	bhi.n	8012974 <TIM_SlaveTimer_SetConfig+0x110>
 80128ba:	2b50      	cmp	r3, #80	@ 0x50
 80128bc:	d046      	beq.n	801294c <TIM_SlaveTimer_SetConfig+0xe8>
 80128be:	2b50      	cmp	r3, #80	@ 0x50
 80128c0:	d858      	bhi.n	8012974 <TIM_SlaveTimer_SetConfig+0x110>
 80128c2:	2b40      	cmp	r3, #64	@ 0x40
 80128c4:	d019      	beq.n	80128fa <TIM_SlaveTimer_SetConfig+0x96>
 80128c6:	2b40      	cmp	r3, #64	@ 0x40
 80128c8:	d854      	bhi.n	8012974 <TIM_SlaveTimer_SetConfig+0x110>
 80128ca:	2b30      	cmp	r3, #48	@ 0x30
 80128cc:	d055      	beq.n	801297a <TIM_SlaveTimer_SetConfig+0x116>
 80128ce:	2b30      	cmp	r3, #48	@ 0x30
 80128d0:	d850      	bhi.n	8012974 <TIM_SlaveTimer_SetConfig+0x110>
 80128d2:	2b20      	cmp	r3, #32
 80128d4:	d051      	beq.n	801297a <TIM_SlaveTimer_SetConfig+0x116>
 80128d6:	2b20      	cmp	r3, #32
 80128d8:	d84c      	bhi.n	8012974 <TIM_SlaveTimer_SetConfig+0x110>
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d04d      	beq.n	801297a <TIM_SlaveTimer_SetConfig+0x116>
 80128de:	2b10      	cmp	r3, #16
 80128e0:	d04b      	beq.n	801297a <TIM_SlaveTimer_SetConfig+0x116>
 80128e2:	e047      	b.n	8012974 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80128e8:	683b      	ldr	r3, [r7, #0]
 80128ea:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80128ec:	683b      	ldr	r3, [r7, #0]
 80128ee:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80128f4:	f000 f8c1 	bl	8012a7a <TIM_ETR_SetConfig>
      break;
 80128f8:	e040      	b.n	801297c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80128fa:	683b      	ldr	r3, [r7, #0]
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	2b05      	cmp	r3, #5
 8012900:	d101      	bne.n	8012906 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8012902:	2301      	movs	r3, #1
 8012904:	e03b      	b.n	801297e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	6a1b      	ldr	r3, [r3, #32]
 801290c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	6a1a      	ldr	r2, [r3, #32]
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	f022 0201 	bic.w	r2, r2, #1
 801291c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	699b      	ldr	r3, [r3, #24]
 8012924:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012926:	68bb      	ldr	r3, [r7, #8]
 8012928:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801292c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 801292e:	683b      	ldr	r3, [r7, #0]
 8012930:	691b      	ldr	r3, [r3, #16]
 8012932:	011b      	lsls	r3, r3, #4
 8012934:	68ba      	ldr	r2, [r7, #8]
 8012936:	4313      	orrs	r3, r2
 8012938:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	68ba      	ldr	r2, [r7, #8]
 8012940:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	68fa      	ldr	r2, [r7, #12]
 8012948:	621a      	str	r2, [r3, #32]
      break;
 801294a:	e017      	b.n	801297c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8012950:	683b      	ldr	r3, [r7, #0]
 8012952:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8012954:	683b      	ldr	r3, [r7, #0]
 8012956:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012958:	461a      	mov	r2, r3
 801295a:	f000 f814 	bl	8012986 <TIM_TI1_ConfigInputStage>
      break;
 801295e:	e00d      	b.n	801297c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8012964:	683b      	ldr	r3, [r7, #0]
 8012966:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801296c:	461a      	mov	r2, r3
 801296e:	f000 f839 	bl	80129e4 <TIM_TI2_ConfigInputStage>
      break;
 8012972:	e003      	b.n	801297c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8012974:	2301      	movs	r3, #1
 8012976:	75fb      	strb	r3, [r7, #23]
      break;
 8012978:	e000      	b.n	801297c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 801297a:	bf00      	nop
  }

  return status;
 801297c:	7dfb      	ldrb	r3, [r7, #23]
}
 801297e:	4618      	mov	r0, r3
 8012980:	3718      	adds	r7, #24
 8012982:	46bd      	mov	sp, r7
 8012984:	bd80      	pop	{r7, pc}

08012986 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012986:	b480      	push	{r7}
 8012988:	b087      	sub	sp, #28
 801298a:	af00      	add	r7, sp, #0
 801298c:	60f8      	str	r0, [r7, #12]
 801298e:	60b9      	str	r1, [r7, #8]
 8012990:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	6a1b      	ldr	r3, [r3, #32]
 8012996:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	6a1b      	ldr	r3, [r3, #32]
 801299c:	f023 0201 	bic.w	r2, r3, #1
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	699b      	ldr	r3, [r3, #24]
 80129a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80129aa:	693b      	ldr	r3, [r7, #16]
 80129ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80129b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	011b      	lsls	r3, r3, #4
 80129b6:	693a      	ldr	r2, [r7, #16]
 80129b8:	4313      	orrs	r3, r2
 80129ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80129bc:	697b      	ldr	r3, [r7, #20]
 80129be:	f023 030a 	bic.w	r3, r3, #10
 80129c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80129c4:	697a      	ldr	r2, [r7, #20]
 80129c6:	68bb      	ldr	r3, [r7, #8]
 80129c8:	4313      	orrs	r3, r2
 80129ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	693a      	ldr	r2, [r7, #16]
 80129d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80129d2:	68fb      	ldr	r3, [r7, #12]
 80129d4:	697a      	ldr	r2, [r7, #20]
 80129d6:	621a      	str	r2, [r3, #32]
}
 80129d8:	bf00      	nop
 80129da:	371c      	adds	r7, #28
 80129dc:	46bd      	mov	sp, r7
 80129de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129e2:	4770      	bx	lr

080129e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80129e4:	b480      	push	{r7}
 80129e6:	b087      	sub	sp, #28
 80129e8:	af00      	add	r7, sp, #0
 80129ea:	60f8      	str	r0, [r7, #12]
 80129ec:	60b9      	str	r1, [r7, #8]
 80129ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	6a1b      	ldr	r3, [r3, #32]
 80129f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	6a1b      	ldr	r3, [r3, #32]
 80129fa:	f023 0210 	bic.w	r2, r3, #16
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	699b      	ldr	r3, [r3, #24]
 8012a06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012a08:	693b      	ldr	r3, [r7, #16]
 8012a0a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8012a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	031b      	lsls	r3, r3, #12
 8012a14:	693a      	ldr	r2, [r7, #16]
 8012a16:	4313      	orrs	r3, r2
 8012a18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012a1a:	697b      	ldr	r3, [r7, #20]
 8012a1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8012a20:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012a22:	68bb      	ldr	r3, [r7, #8]
 8012a24:	011b      	lsls	r3, r3, #4
 8012a26:	697a      	ldr	r2, [r7, #20]
 8012a28:	4313      	orrs	r3, r2
 8012a2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012a2c:	68fb      	ldr	r3, [r7, #12]
 8012a2e:	693a      	ldr	r2, [r7, #16]
 8012a30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012a32:	68fb      	ldr	r3, [r7, #12]
 8012a34:	697a      	ldr	r2, [r7, #20]
 8012a36:	621a      	str	r2, [r3, #32]
}
 8012a38:	bf00      	nop
 8012a3a:	371c      	adds	r7, #28
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a42:	4770      	bx	lr

08012a44 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012a44:	b480      	push	{r7}
 8012a46:	b085      	sub	sp, #20
 8012a48:	af00      	add	r7, sp, #0
 8012a4a:	6078      	str	r0, [r7, #4]
 8012a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	689b      	ldr	r3, [r3, #8]
 8012a52:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a5a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012a5c:	683a      	ldr	r2, [r7, #0]
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	4313      	orrs	r3, r2
 8012a62:	f043 0307 	orr.w	r3, r3, #7
 8012a66:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	68fa      	ldr	r2, [r7, #12]
 8012a6c:	609a      	str	r2, [r3, #8]
}
 8012a6e:	bf00      	nop
 8012a70:	3714      	adds	r7, #20
 8012a72:	46bd      	mov	sp, r7
 8012a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a78:	4770      	bx	lr

08012a7a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012a7a:	b480      	push	{r7}
 8012a7c:	b087      	sub	sp, #28
 8012a7e:	af00      	add	r7, sp, #0
 8012a80:	60f8      	str	r0, [r7, #12]
 8012a82:	60b9      	str	r1, [r7, #8]
 8012a84:	607a      	str	r2, [r7, #4]
 8012a86:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012a88:	68fb      	ldr	r3, [r7, #12]
 8012a8a:	689b      	ldr	r3, [r3, #8]
 8012a8c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012a8e:	697b      	ldr	r3, [r7, #20]
 8012a90:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012a94:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012a96:	683b      	ldr	r3, [r7, #0]
 8012a98:	021a      	lsls	r2, r3, #8
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	431a      	orrs	r2, r3
 8012a9e:	68bb      	ldr	r3, [r7, #8]
 8012aa0:	4313      	orrs	r3, r2
 8012aa2:	697a      	ldr	r2, [r7, #20]
 8012aa4:	4313      	orrs	r3, r2
 8012aa6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	697a      	ldr	r2, [r7, #20]
 8012aac:	609a      	str	r2, [r3, #8]
}
 8012aae:	bf00      	nop
 8012ab0:	371c      	adds	r7, #28
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ab8:	4770      	bx	lr

08012aba <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8012aba:	b480      	push	{r7}
 8012abc:	b087      	sub	sp, #28
 8012abe:	af00      	add	r7, sp, #0
 8012ac0:	60f8      	str	r0, [r7, #12]
 8012ac2:	60b9      	str	r1, [r7, #8]
 8012ac4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012ac6:	68bb      	ldr	r3, [r7, #8]
 8012ac8:	f003 031f 	and.w	r3, r3, #31
 8012acc:	2201      	movs	r2, #1
 8012ace:	fa02 f303 	lsl.w	r3, r2, r3
 8012ad2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	6a1a      	ldr	r2, [r3, #32]
 8012ad8:	697b      	ldr	r3, [r7, #20]
 8012ada:	43db      	mvns	r3, r3
 8012adc:	401a      	ands	r2, r3
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	6a1a      	ldr	r2, [r3, #32]
 8012ae6:	68bb      	ldr	r3, [r7, #8]
 8012ae8:	f003 031f 	and.w	r3, r3, #31
 8012aec:	6879      	ldr	r1, [r7, #4]
 8012aee:	fa01 f303 	lsl.w	r3, r1, r3
 8012af2:	431a      	orrs	r2, r3
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	621a      	str	r2, [r3, #32]
}
 8012af8:	bf00      	nop
 8012afa:	371c      	adds	r7, #28
 8012afc:	46bd      	mov	sp, r7
 8012afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b02:	4770      	bx	lr

08012b04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012b04:	b480      	push	{r7}
 8012b06:	b085      	sub	sp, #20
 8012b08:	af00      	add	r7, sp, #0
 8012b0a:	6078      	str	r0, [r7, #4]
 8012b0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012b14:	2b01      	cmp	r3, #1
 8012b16:	d101      	bne.n	8012b1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012b18:	2302      	movs	r3, #2
 8012b1a:	e05a      	b.n	8012bd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	2201      	movs	r2, #1
 8012b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	2202      	movs	r2, #2
 8012b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	685b      	ldr	r3, [r3, #4]
 8012b32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	689b      	ldr	r3, [r3, #8]
 8012b3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012b42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012b44:	683b      	ldr	r3, [r7, #0]
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	68fa      	ldr	r2, [r7, #12]
 8012b4a:	4313      	orrs	r3, r2
 8012b4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	68fa      	ldr	r2, [r7, #12]
 8012b54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	681b      	ldr	r3, [r3, #0]
 8012b5a:	4a21      	ldr	r2, [pc, #132]	@ (8012be0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8012b5c:	4293      	cmp	r3, r2
 8012b5e:	d022      	beq.n	8012ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012b68:	d01d      	beq.n	8012ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	4a1d      	ldr	r2, [pc, #116]	@ (8012be4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8012b70:	4293      	cmp	r3, r2
 8012b72:	d018      	beq.n	8012ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	681b      	ldr	r3, [r3, #0]
 8012b78:	4a1b      	ldr	r2, [pc, #108]	@ (8012be8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8012b7a:	4293      	cmp	r3, r2
 8012b7c:	d013      	beq.n	8012ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	4a1a      	ldr	r2, [pc, #104]	@ (8012bec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8012b84:	4293      	cmp	r3, r2
 8012b86:	d00e      	beq.n	8012ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	4a18      	ldr	r2, [pc, #96]	@ (8012bf0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8012b8e:	4293      	cmp	r3, r2
 8012b90:	d009      	beq.n	8012ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	4a17      	ldr	r2, [pc, #92]	@ (8012bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8012b98:	4293      	cmp	r3, r2
 8012b9a:	d004      	beq.n	8012ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	4a15      	ldr	r2, [pc, #84]	@ (8012bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8012ba2:	4293      	cmp	r3, r2
 8012ba4:	d10c      	bne.n	8012bc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012ba6:	68bb      	ldr	r3, [r7, #8]
 8012ba8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012bae:	683b      	ldr	r3, [r7, #0]
 8012bb0:	685b      	ldr	r3, [r3, #4]
 8012bb2:	68ba      	ldr	r2, [r7, #8]
 8012bb4:	4313      	orrs	r3, r2
 8012bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	68ba      	ldr	r2, [r7, #8]
 8012bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	2201      	movs	r2, #1
 8012bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	2200      	movs	r2, #0
 8012bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8012bd0:	2300      	movs	r3, #0
}
 8012bd2:	4618      	mov	r0, r3
 8012bd4:	3714      	adds	r7, #20
 8012bd6:	46bd      	mov	sp, r7
 8012bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bdc:	4770      	bx	lr
 8012bde:	bf00      	nop
 8012be0:	40010000 	.word	0x40010000
 8012be4:	40000400 	.word	0x40000400
 8012be8:	40000800 	.word	0x40000800
 8012bec:	40000c00 	.word	0x40000c00
 8012bf0:	40010400 	.word	0x40010400
 8012bf4:	40014000 	.word	0x40014000
 8012bf8:	40001800 	.word	0x40001800

08012bfc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8012bfc:	b480      	push	{r7}
 8012bfe:	b083      	sub	sp, #12
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8012c04:	bf00      	nop
 8012c06:	370c      	adds	r7, #12
 8012c08:	46bd      	mov	sp, r7
 8012c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c0e:	4770      	bx	lr

08012c10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8012c10:	b480      	push	{r7}
 8012c12:	b083      	sub	sp, #12
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8012c18:	bf00      	nop
 8012c1a:	370c      	adds	r7, #12
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c22:	4770      	bx	lr

08012c24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012c24:	b580      	push	{r7, lr}
 8012c26:	b082      	sub	sp, #8
 8012c28:	af00      	add	r7, sp, #0
 8012c2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d101      	bne.n	8012c36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012c32:	2301      	movs	r3, #1
 8012c34:	e042      	b.n	8012cbc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012c3c:	b2db      	uxtb	r3, r3
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d106      	bne.n	8012c50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	2200      	movs	r2, #0
 8012c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012c4a:	6878      	ldr	r0, [r7, #4]
 8012c4c:	f7fb ff8a 	bl	800eb64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	2224      	movs	r2, #36	@ 0x24
 8012c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	68da      	ldr	r2, [r3, #12]
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8012c66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8012c68:	6878      	ldr	r0, [r7, #4]
 8012c6a:	f000 fea7 	bl	80139bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	691a      	ldr	r2, [r3, #16]
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8012c7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	695a      	ldr	r2, [r3, #20]
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8012c8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	68da      	ldr	r2, [r3, #12]
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8012c9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	2220      	movs	r2, #32
 8012ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	2220      	movs	r2, #32
 8012cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	2200      	movs	r2, #0
 8012cb8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8012cba:	2300      	movs	r3, #0
}
 8012cbc:	4618      	mov	r0, r3
 8012cbe:	3708      	adds	r7, #8
 8012cc0:	46bd      	mov	sp, r7
 8012cc2:	bd80      	pop	{r7, pc}

08012cc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012cc4:	b580      	push	{r7, lr}
 8012cc6:	b08a      	sub	sp, #40	@ 0x28
 8012cc8:	af02      	add	r7, sp, #8
 8012cca:	60f8      	str	r0, [r7, #12]
 8012ccc:	60b9      	str	r1, [r7, #8]
 8012cce:	603b      	str	r3, [r7, #0]
 8012cd0:	4613      	mov	r3, r2
 8012cd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8012cd4:	2300      	movs	r3, #0
 8012cd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012cd8:	68fb      	ldr	r3, [r7, #12]
 8012cda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012cde:	b2db      	uxtb	r3, r3
 8012ce0:	2b20      	cmp	r3, #32
 8012ce2:	d175      	bne.n	8012dd0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8012ce4:	68bb      	ldr	r3, [r7, #8]
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d002      	beq.n	8012cf0 <HAL_UART_Transmit+0x2c>
 8012cea:	88fb      	ldrh	r3, [r7, #6]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d101      	bne.n	8012cf4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8012cf0:	2301      	movs	r3, #1
 8012cf2:	e06e      	b.n	8012dd2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	2200      	movs	r2, #0
 8012cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012cfa:	68fb      	ldr	r3, [r7, #12]
 8012cfc:	2221      	movs	r2, #33	@ 0x21
 8012cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8012d02:	f7fc f9e7 	bl	800f0d4 <HAL_GetTick>
 8012d06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	88fa      	ldrh	r2, [r7, #6]
 8012d0c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	88fa      	ldrh	r2, [r7, #6]
 8012d12:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	689b      	ldr	r3, [r3, #8]
 8012d18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012d1c:	d108      	bne.n	8012d30 <HAL_UART_Transmit+0x6c>
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	691b      	ldr	r3, [r3, #16]
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d104      	bne.n	8012d30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8012d26:	2300      	movs	r3, #0
 8012d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8012d2a:	68bb      	ldr	r3, [r7, #8]
 8012d2c:	61bb      	str	r3, [r7, #24]
 8012d2e:	e003      	b.n	8012d38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8012d30:	68bb      	ldr	r3, [r7, #8]
 8012d32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8012d34:	2300      	movs	r3, #0
 8012d36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8012d38:	e02e      	b.n	8012d98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8012d3a:	683b      	ldr	r3, [r7, #0]
 8012d3c:	9300      	str	r3, [sp, #0]
 8012d3e:	697b      	ldr	r3, [r7, #20]
 8012d40:	2200      	movs	r2, #0
 8012d42:	2180      	movs	r1, #128	@ 0x80
 8012d44:	68f8      	ldr	r0, [r7, #12]
 8012d46:	f000 fbf3 	bl	8013530 <UART_WaitOnFlagUntilTimeout>
 8012d4a:	4603      	mov	r3, r0
 8012d4c:	2b00      	cmp	r3, #0
 8012d4e:	d005      	beq.n	8012d5c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	2220      	movs	r2, #32
 8012d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8012d58:	2303      	movs	r3, #3
 8012d5a:	e03a      	b.n	8012dd2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8012d5c:	69fb      	ldr	r3, [r7, #28]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d10b      	bne.n	8012d7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8012d62:	69bb      	ldr	r3, [r7, #24]
 8012d64:	881b      	ldrh	r3, [r3, #0]
 8012d66:	461a      	mov	r2, r3
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8012d70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8012d72:	69bb      	ldr	r3, [r7, #24]
 8012d74:	3302      	adds	r3, #2
 8012d76:	61bb      	str	r3, [r7, #24]
 8012d78:	e007      	b.n	8012d8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8012d7a:	69fb      	ldr	r3, [r7, #28]
 8012d7c:	781a      	ldrb	r2, [r3, #0]
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8012d84:	69fb      	ldr	r3, [r7, #28]
 8012d86:	3301      	adds	r3, #1
 8012d88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8012d8e:	b29b      	uxth	r3, r3
 8012d90:	3b01      	subs	r3, #1
 8012d92:	b29a      	uxth	r2, r3
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8012d9c:	b29b      	uxth	r3, r3
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d1cb      	bne.n	8012d3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8012da2:	683b      	ldr	r3, [r7, #0]
 8012da4:	9300      	str	r3, [sp, #0]
 8012da6:	697b      	ldr	r3, [r7, #20]
 8012da8:	2200      	movs	r2, #0
 8012daa:	2140      	movs	r1, #64	@ 0x40
 8012dac:	68f8      	ldr	r0, [r7, #12]
 8012dae:	f000 fbbf 	bl	8013530 <UART_WaitOnFlagUntilTimeout>
 8012db2:	4603      	mov	r3, r0
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d005      	beq.n	8012dc4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	2220      	movs	r2, #32
 8012dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8012dc0:	2303      	movs	r3, #3
 8012dc2:	e006      	b.n	8012dd2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	2220      	movs	r2, #32
 8012dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8012dcc:	2300      	movs	r3, #0
 8012dce:	e000      	b.n	8012dd2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8012dd0:	2302      	movs	r3, #2
  }
}
 8012dd2:	4618      	mov	r0, r3
 8012dd4:	3720      	adds	r7, #32
 8012dd6:	46bd      	mov	sp, r7
 8012dd8:	bd80      	pop	{r7, pc}

08012dda <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012dda:	b580      	push	{r7, lr}
 8012ddc:	b084      	sub	sp, #16
 8012dde:	af00      	add	r7, sp, #0
 8012de0:	60f8      	str	r0, [r7, #12]
 8012de2:	60b9      	str	r1, [r7, #8]
 8012de4:	4613      	mov	r3, r2
 8012de6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012dee:	b2db      	uxtb	r3, r3
 8012df0:	2b20      	cmp	r3, #32
 8012df2:	d112      	bne.n	8012e1a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8012df4:	68bb      	ldr	r3, [r7, #8]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d002      	beq.n	8012e00 <HAL_UART_Receive_IT+0x26>
 8012dfa:	88fb      	ldrh	r3, [r7, #6]
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d101      	bne.n	8012e04 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8012e00:	2301      	movs	r3, #1
 8012e02:	e00b      	b.n	8012e1c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	2200      	movs	r2, #0
 8012e08:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8012e0a:	88fb      	ldrh	r3, [r7, #6]
 8012e0c:	461a      	mov	r2, r3
 8012e0e:	68b9      	ldr	r1, [r7, #8]
 8012e10:	68f8      	ldr	r0, [r7, #12]
 8012e12:	f000 fbe6 	bl	80135e2 <UART_Start_Receive_IT>
 8012e16:	4603      	mov	r3, r0
 8012e18:	e000      	b.n	8012e1c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8012e1a:	2302      	movs	r3, #2
  }
}
 8012e1c:	4618      	mov	r0, r3
 8012e1e:	3710      	adds	r7, #16
 8012e20:	46bd      	mov	sp, r7
 8012e22:	bd80      	pop	{r7, pc}

08012e24 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8012e24:	b580      	push	{r7, lr}
 8012e26:	b09a      	sub	sp, #104	@ 0x68
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	330c      	adds	r3, #12
 8012e32:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012e36:	e853 3f00 	ldrex	r3, [r3]
 8012e3a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8012e3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012e42:	667b      	str	r3, [r7, #100]	@ 0x64
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	681b      	ldr	r3, [r3, #0]
 8012e48:	330c      	adds	r3, #12
 8012e4a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012e4c:	657a      	str	r2, [r7, #84]	@ 0x54
 8012e4e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e50:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012e52:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012e54:	e841 2300 	strex	r3, r2, [r1]
 8012e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012e5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d1e5      	bne.n	8012e2c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	681b      	ldr	r3, [r3, #0]
 8012e64:	3314      	adds	r3, #20
 8012e66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e6a:	e853 3f00 	ldrex	r3, [r3]
 8012e6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e72:	f023 0301 	bic.w	r3, r3, #1
 8012e76:	663b      	str	r3, [r7, #96]	@ 0x60
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	3314      	adds	r3, #20
 8012e7e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012e80:	643a      	str	r2, [r7, #64]	@ 0x40
 8012e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012e86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012e88:	e841 2300 	strex	r3, r2, [r1]
 8012e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d1e5      	bne.n	8012e60 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e98:	2b01      	cmp	r3, #1
 8012e9a:	d119      	bne.n	8012ed0 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	330c      	adds	r3, #12
 8012ea2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ea4:	6a3b      	ldr	r3, [r7, #32]
 8012ea6:	e853 3f00 	ldrex	r3, [r3]
 8012eaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8012eac:	69fb      	ldr	r3, [r7, #28]
 8012eae:	f023 0310 	bic.w	r3, r3, #16
 8012eb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	330c      	adds	r3, #12
 8012eba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012ebc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ec0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ec4:	e841 2300 	strex	r3, r2, [r1]
 8012ec8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d1e5      	bne.n	8012e9c <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	695b      	ldr	r3, [r3, #20]
 8012ed6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012eda:	2b40      	cmp	r3, #64	@ 0x40
 8012edc:	d13f      	bne.n	8012f5e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	3314      	adds	r3, #20
 8012ee4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ee6:	68fb      	ldr	r3, [r7, #12]
 8012ee8:	e853 3f00 	ldrex	r3, [r3]
 8012eec:	60bb      	str	r3, [r7, #8]
   return(result);
 8012eee:	68bb      	ldr	r3, [r7, #8]
 8012ef0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012ef4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	3314      	adds	r3, #20
 8012efc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012efe:	61ba      	str	r2, [r7, #24]
 8012f00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f02:	6979      	ldr	r1, [r7, #20]
 8012f04:	69ba      	ldr	r2, [r7, #24]
 8012f06:	e841 2300 	strex	r3, r2, [r1]
 8012f0a:	613b      	str	r3, [r7, #16]
   return(result);
 8012f0c:	693b      	ldr	r3, [r7, #16]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d1e5      	bne.n	8012ede <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d013      	beq.n	8012f42 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012f1e:	4a19      	ldr	r2, [pc, #100]	@ (8012f84 <HAL_UART_AbortReceive_IT+0x160>)
 8012f20:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012f26:	4618      	mov	r0, r3
 8012f28:	f7fc fa85 	bl	800f436 <HAL_DMA_Abort_IT>
 8012f2c:	4603      	mov	r3, r0
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d022      	beq.n	8012f78 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012f38:	687a      	ldr	r2, [r7, #4]
 8012f3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8012f3c:	4610      	mov	r0, r2
 8012f3e:	4798      	blx	r3
 8012f40:	e01a      	b.n	8012f78 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	2200      	movs	r2, #0
 8012f46:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	2220      	movs	r2, #32
 8012f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	2200      	movs	r2, #0
 8012f54:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8012f56:	6878      	ldr	r0, [r7, #4]
 8012f58:	f000 fad4 	bl	8013504 <HAL_UART_AbortReceiveCpltCallback>
 8012f5c:	e00c      	b.n	8012f78 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	2200      	movs	r2, #0
 8012f62:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	2220      	movs	r2, #32
 8012f68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	2200      	movs	r2, #0
 8012f70:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8012f72:	6878      	ldr	r0, [r7, #4]
 8012f74:	f000 fac6 	bl	8013504 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8012f78:	2300      	movs	r3, #0
}
 8012f7a:	4618      	mov	r0, r3
 8012f7c:	3768      	adds	r7, #104	@ 0x68
 8012f7e:	46bd      	mov	sp, r7
 8012f80:	bd80      	pop	{r7, pc}
 8012f82:	bf00      	nop
 8012f84:	0801373f 	.word	0x0801373f

08012f88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b0ba      	sub	sp, #232	@ 0xe8
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	68db      	ldr	r3, [r3, #12]
 8012fa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	695b      	ldr	r3, [r3, #20]
 8012faa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8012fae:	2300      	movs	r3, #0
 8012fb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8012fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012fbe:	f003 030f 	and.w	r3, r3, #15
 8012fc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8012fc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d10f      	bne.n	8012fee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8012fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012fd2:	f003 0320 	and.w	r3, r3, #32
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d009      	beq.n	8012fee <HAL_UART_IRQHandler+0x66>
 8012fda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012fde:	f003 0320 	and.w	r3, r3, #32
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d003      	beq.n	8012fee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8012fe6:	6878      	ldr	r0, [r7, #4]
 8012fe8:	f000 fc29 	bl	801383e <UART_Receive_IT>
      return;
 8012fec:	e273      	b.n	80134d6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8012fee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	f000 80de 	beq.w	80131b4 <HAL_UART_IRQHandler+0x22c>
 8012ff8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012ffc:	f003 0301 	and.w	r3, r3, #1
 8013000:	2b00      	cmp	r3, #0
 8013002:	d106      	bne.n	8013012 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8013004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013008:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 801300c:	2b00      	cmp	r3, #0
 801300e:	f000 80d1 	beq.w	80131b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8013012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013016:	f003 0301 	and.w	r3, r3, #1
 801301a:	2b00      	cmp	r3, #0
 801301c:	d00b      	beq.n	8013036 <HAL_UART_IRQHandler+0xae>
 801301e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013026:	2b00      	cmp	r3, #0
 8013028:	d005      	beq.n	8013036 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801302e:	f043 0201 	orr.w	r2, r3, #1
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8013036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801303a:	f003 0304 	and.w	r3, r3, #4
 801303e:	2b00      	cmp	r3, #0
 8013040:	d00b      	beq.n	801305a <HAL_UART_IRQHandler+0xd2>
 8013042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013046:	f003 0301 	and.w	r3, r3, #1
 801304a:	2b00      	cmp	r3, #0
 801304c:	d005      	beq.n	801305a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013052:	f043 0202 	orr.w	r2, r3, #2
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801305a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801305e:	f003 0302 	and.w	r3, r3, #2
 8013062:	2b00      	cmp	r3, #0
 8013064:	d00b      	beq.n	801307e <HAL_UART_IRQHandler+0xf6>
 8013066:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801306a:	f003 0301 	and.w	r3, r3, #1
 801306e:	2b00      	cmp	r3, #0
 8013070:	d005      	beq.n	801307e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013076:	f043 0204 	orr.w	r2, r3, #4
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 801307e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013082:	f003 0308 	and.w	r3, r3, #8
 8013086:	2b00      	cmp	r3, #0
 8013088:	d011      	beq.n	80130ae <HAL_UART_IRQHandler+0x126>
 801308a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801308e:	f003 0320 	and.w	r3, r3, #32
 8013092:	2b00      	cmp	r3, #0
 8013094:	d105      	bne.n	80130a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8013096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801309a:	f003 0301 	and.w	r3, r3, #1
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d005      	beq.n	80130ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80130a6:	f043 0208 	orr.w	r2, r3, #8
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	f000 820a 	beq.w	80134cc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80130b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80130bc:	f003 0320 	and.w	r3, r3, #32
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d008      	beq.n	80130d6 <HAL_UART_IRQHandler+0x14e>
 80130c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80130c8:	f003 0320 	and.w	r3, r3, #32
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d002      	beq.n	80130d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80130d0:	6878      	ldr	r0, [r7, #4]
 80130d2:	f000 fbb4 	bl	801383e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	695b      	ldr	r3, [r3, #20]
 80130dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80130e0:	2b40      	cmp	r3, #64	@ 0x40
 80130e2:	bf0c      	ite	eq
 80130e4:	2301      	moveq	r3, #1
 80130e6:	2300      	movne	r3, #0
 80130e8:	b2db      	uxtb	r3, r3
 80130ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80130f2:	f003 0308 	and.w	r3, r3, #8
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d103      	bne.n	8013102 <HAL_UART_IRQHandler+0x17a>
 80130fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d04f      	beq.n	80131a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013102:	6878      	ldr	r0, [r7, #4]
 8013104:	f000 faa7 	bl	8013656 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	695b      	ldr	r3, [r3, #20]
 801310e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013112:	2b40      	cmp	r3, #64	@ 0x40
 8013114:	d141      	bne.n	801319a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	3314      	adds	r3, #20
 801311c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013120:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013124:	e853 3f00 	ldrex	r3, [r3]
 8013128:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 801312c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013130:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013134:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	3314      	adds	r3, #20
 801313e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8013142:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8013146:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801314a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801314e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013152:	e841 2300 	strex	r3, r2, [r1]
 8013156:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801315a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801315e:	2b00      	cmp	r3, #0
 8013160:	d1d9      	bne.n	8013116 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013166:	2b00      	cmp	r3, #0
 8013168:	d013      	beq.n	8013192 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801316e:	4a8a      	ldr	r2, [pc, #552]	@ (8013398 <HAL_UART_IRQHandler+0x410>)
 8013170:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013176:	4618      	mov	r0, r3
 8013178:	f7fc f95d 	bl	800f436 <HAL_DMA_Abort_IT>
 801317c:	4603      	mov	r3, r0
 801317e:	2b00      	cmp	r3, #0
 8013180:	d016      	beq.n	80131b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013188:	687a      	ldr	r2, [r7, #4]
 801318a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 801318c:	4610      	mov	r0, r2
 801318e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013190:	e00e      	b.n	80131b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013192:	6878      	ldr	r0, [r7, #4]
 8013194:	f000 f9ac 	bl	80134f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013198:	e00a      	b.n	80131b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	f000 f9a8 	bl	80134f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80131a0:	e006      	b.n	80131b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80131a2:	6878      	ldr	r0, [r7, #4]
 80131a4:	f000 f9a4 	bl	80134f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	2200      	movs	r2, #0
 80131ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80131ae:	e18d      	b.n	80134cc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80131b0:	bf00      	nop
    return;
 80131b2:	e18b      	b.n	80134cc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80131b8:	2b01      	cmp	r3, #1
 80131ba:	f040 8167 	bne.w	801348c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80131be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80131c2:	f003 0310 	and.w	r3, r3, #16
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	f000 8160 	beq.w	801348c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80131cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80131d0:	f003 0310 	and.w	r3, r3, #16
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	f000 8159 	beq.w	801348c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80131da:	2300      	movs	r3, #0
 80131dc:	60bb      	str	r3, [r7, #8]
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	60bb      	str	r3, [r7, #8]
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	681b      	ldr	r3, [r3, #0]
 80131ea:	685b      	ldr	r3, [r3, #4]
 80131ec:	60bb      	str	r3, [r7, #8]
 80131ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	681b      	ldr	r3, [r3, #0]
 80131f4:	695b      	ldr	r3, [r3, #20]
 80131f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80131fa:	2b40      	cmp	r3, #64	@ 0x40
 80131fc:	f040 80ce 	bne.w	801339c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	685b      	ldr	r3, [r3, #4]
 8013208:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801320c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013210:	2b00      	cmp	r3, #0
 8013212:	f000 80a9 	beq.w	8013368 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801321a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801321e:	429a      	cmp	r2, r3
 8013220:	f080 80a2 	bcs.w	8013368 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801322a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013230:	69db      	ldr	r3, [r3, #28]
 8013232:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013236:	f000 8088 	beq.w	801334a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	330c      	adds	r3, #12
 8013240:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013244:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013248:	e853 3f00 	ldrex	r3, [r3]
 801324c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013250:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013254:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013258:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	330c      	adds	r3, #12
 8013262:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8013266:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801326a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801326e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013272:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013276:	e841 2300 	strex	r3, r2, [r1]
 801327a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801327e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013282:	2b00      	cmp	r3, #0
 8013284:	d1d9      	bne.n	801323a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	3314      	adds	r3, #20
 801328c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801328e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013290:	e853 3f00 	ldrex	r3, [r3]
 8013294:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013296:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013298:	f023 0301 	bic.w	r3, r3, #1
 801329c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	3314      	adds	r3, #20
 80132a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80132aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80132ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80132b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80132b6:	e841 2300 	strex	r3, r2, [r1]
 80132ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80132bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80132be:	2b00      	cmp	r3, #0
 80132c0:	d1e1      	bne.n	8013286 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	681b      	ldr	r3, [r3, #0]
 80132c6:	3314      	adds	r3, #20
 80132c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80132cc:	e853 3f00 	ldrex	r3, [r3]
 80132d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80132d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80132d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80132d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	3314      	adds	r3, #20
 80132e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80132e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80132e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80132ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80132ee:	e841 2300 	strex	r3, r2, [r1]
 80132f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80132f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d1e3      	bne.n	80132c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	2220      	movs	r2, #32
 80132fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	2200      	movs	r2, #0
 8013306:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	681b      	ldr	r3, [r3, #0]
 801330c:	330c      	adds	r3, #12
 801330e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013312:	e853 3f00 	ldrex	r3, [r3]
 8013316:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013318:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801331a:	f023 0310 	bic.w	r3, r3, #16
 801331e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	330c      	adds	r3, #12
 8013328:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801332c:	65ba      	str	r2, [r7, #88]	@ 0x58
 801332e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013330:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013332:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013334:	e841 2300 	strex	r3, r2, [r1]
 8013338:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801333a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801333c:	2b00      	cmp	r3, #0
 801333e:	d1e3      	bne.n	8013308 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013344:	4618      	mov	r0, r3
 8013346:	f7fc f806 	bl	800f356 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	2202      	movs	r2, #2
 801334e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013358:	b29b      	uxth	r3, r3
 801335a:	1ad3      	subs	r3, r2, r3
 801335c:	b29b      	uxth	r3, r3
 801335e:	4619      	mov	r1, r3
 8013360:	6878      	ldr	r0, [r7, #4]
 8013362:	f000 f8d9 	bl	8013518 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013366:	e0b3      	b.n	80134d0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801336c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013370:	429a      	cmp	r2, r3
 8013372:	f040 80ad 	bne.w	80134d0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801337a:	69db      	ldr	r3, [r3, #28]
 801337c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013380:	f040 80a6 	bne.w	80134d0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	2202      	movs	r2, #2
 8013388:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801338e:	4619      	mov	r1, r3
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	f000 f8c1 	bl	8013518 <HAL_UARTEx_RxEventCallback>
      return;
 8013396:	e09b      	b.n	80134d0 <HAL_UART_IRQHandler+0x548>
 8013398:	0801371d 	.word	0x0801371d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80133a4:	b29b      	uxth	r3, r3
 80133a6:	1ad3      	subs	r3, r2, r3
 80133a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80133b0:	b29b      	uxth	r3, r3
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	f000 808e 	beq.w	80134d4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80133b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80133bc:	2b00      	cmp	r3, #0
 80133be:	f000 8089 	beq.w	80134d4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	330c      	adds	r3, #12
 80133c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80133cc:	e853 3f00 	ldrex	r3, [r3]
 80133d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80133d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80133d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	330c      	adds	r3, #12
 80133e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80133e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80133e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80133ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80133ee:	e841 2300 	strex	r3, r2, [r1]
 80133f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80133f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d1e3      	bne.n	80133c2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	3314      	adds	r3, #20
 8013400:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013404:	e853 3f00 	ldrex	r3, [r3]
 8013408:	623b      	str	r3, [r7, #32]
   return(result);
 801340a:	6a3b      	ldr	r3, [r7, #32]
 801340c:	f023 0301 	bic.w	r3, r3, #1
 8013410:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	3314      	adds	r3, #20
 801341a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801341e:	633a      	str	r2, [r7, #48]	@ 0x30
 8013420:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013422:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013426:	e841 2300 	strex	r3, r2, [r1]
 801342a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801342c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801342e:	2b00      	cmp	r3, #0
 8013430:	d1e3      	bne.n	80133fa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	2220      	movs	r2, #32
 8013436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	2200      	movs	r2, #0
 801343e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	330c      	adds	r3, #12
 8013446:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013448:	693b      	ldr	r3, [r7, #16]
 801344a:	e853 3f00 	ldrex	r3, [r3]
 801344e:	60fb      	str	r3, [r7, #12]
   return(result);
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	f023 0310 	bic.w	r3, r3, #16
 8013456:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	330c      	adds	r3, #12
 8013460:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8013464:	61fa      	str	r2, [r7, #28]
 8013466:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013468:	69b9      	ldr	r1, [r7, #24]
 801346a:	69fa      	ldr	r2, [r7, #28]
 801346c:	e841 2300 	strex	r3, r2, [r1]
 8013470:	617b      	str	r3, [r7, #20]
   return(result);
 8013472:	697b      	ldr	r3, [r7, #20]
 8013474:	2b00      	cmp	r3, #0
 8013476:	d1e3      	bne.n	8013440 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	2202      	movs	r2, #2
 801347c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801347e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013482:	4619      	mov	r1, r3
 8013484:	6878      	ldr	r0, [r7, #4]
 8013486:	f000 f847 	bl	8013518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 801348a:	e023      	b.n	80134d4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 801348c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013494:	2b00      	cmp	r3, #0
 8013496:	d009      	beq.n	80134ac <HAL_UART_IRQHandler+0x524>
 8013498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801349c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d003      	beq.n	80134ac <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80134a4:	6878      	ldr	r0, [r7, #4]
 80134a6:	f000 f962 	bl	801376e <UART_Transmit_IT>
    return;
 80134aa:	e014      	b.n	80134d6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80134ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80134b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d00e      	beq.n	80134d6 <HAL_UART_IRQHandler+0x54e>
 80134b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80134bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d008      	beq.n	80134d6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80134c4:	6878      	ldr	r0, [r7, #4]
 80134c6:	f000 f9a2 	bl	801380e <UART_EndTransmit_IT>
    return;
 80134ca:	e004      	b.n	80134d6 <HAL_UART_IRQHandler+0x54e>
    return;
 80134cc:	bf00      	nop
 80134ce:	e002      	b.n	80134d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80134d0:	bf00      	nop
 80134d2:	e000      	b.n	80134d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80134d4:	bf00      	nop
  }
}
 80134d6:	37e8      	adds	r7, #232	@ 0xe8
 80134d8:	46bd      	mov	sp, r7
 80134da:	bd80      	pop	{r7, pc}

080134dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80134dc:	b480      	push	{r7}
 80134de:	b083      	sub	sp, #12
 80134e0:	af00      	add	r7, sp, #0
 80134e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80134e4:	bf00      	nop
 80134e6:	370c      	adds	r7, #12
 80134e8:	46bd      	mov	sp, r7
 80134ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ee:	4770      	bx	lr

080134f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80134f0:	b480      	push	{r7}
 80134f2:	b083      	sub	sp, #12
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80134f8:	bf00      	nop
 80134fa:	370c      	adds	r7, #12
 80134fc:	46bd      	mov	sp, r7
 80134fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013502:	4770      	bx	lr

08013504 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8013504:	b480      	push	{r7}
 8013506:	b083      	sub	sp, #12
 8013508:	af00      	add	r7, sp, #0
 801350a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 801350c:	bf00      	nop
 801350e:	370c      	adds	r7, #12
 8013510:	46bd      	mov	sp, r7
 8013512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013516:	4770      	bx	lr

08013518 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013518:	b480      	push	{r7}
 801351a:	b083      	sub	sp, #12
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]
 8013520:	460b      	mov	r3, r1
 8013522:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013524:	bf00      	nop
 8013526:	370c      	adds	r7, #12
 8013528:	46bd      	mov	sp, r7
 801352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801352e:	4770      	bx	lr

08013530 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8013530:	b580      	push	{r7, lr}
 8013532:	b086      	sub	sp, #24
 8013534:	af00      	add	r7, sp, #0
 8013536:	60f8      	str	r0, [r7, #12]
 8013538:	60b9      	str	r1, [r7, #8]
 801353a:	603b      	str	r3, [r7, #0]
 801353c:	4613      	mov	r3, r2
 801353e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013540:	e03b      	b.n	80135ba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8013542:	6a3b      	ldr	r3, [r7, #32]
 8013544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013548:	d037      	beq.n	80135ba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801354a:	f7fb fdc3 	bl	800f0d4 <HAL_GetTick>
 801354e:	4602      	mov	r2, r0
 8013550:	683b      	ldr	r3, [r7, #0]
 8013552:	1ad3      	subs	r3, r2, r3
 8013554:	6a3a      	ldr	r2, [r7, #32]
 8013556:	429a      	cmp	r2, r3
 8013558:	d302      	bcc.n	8013560 <UART_WaitOnFlagUntilTimeout+0x30>
 801355a:	6a3b      	ldr	r3, [r7, #32]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d101      	bne.n	8013564 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8013560:	2303      	movs	r3, #3
 8013562:	e03a      	b.n	80135da <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	68db      	ldr	r3, [r3, #12]
 801356a:	f003 0304 	and.w	r3, r3, #4
 801356e:	2b00      	cmp	r3, #0
 8013570:	d023      	beq.n	80135ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8013572:	68bb      	ldr	r3, [r7, #8]
 8013574:	2b80      	cmp	r3, #128	@ 0x80
 8013576:	d020      	beq.n	80135ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8013578:	68bb      	ldr	r3, [r7, #8]
 801357a:	2b40      	cmp	r3, #64	@ 0x40
 801357c:	d01d      	beq.n	80135ba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	f003 0308 	and.w	r3, r3, #8
 8013588:	2b08      	cmp	r3, #8
 801358a:	d116      	bne.n	80135ba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 801358c:	2300      	movs	r3, #0
 801358e:	617b      	str	r3, [r7, #20]
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	617b      	str	r3, [r7, #20]
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	685b      	ldr	r3, [r3, #4]
 801359e:	617b      	str	r3, [r7, #20]
 80135a0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80135a2:	68f8      	ldr	r0, [r7, #12]
 80135a4:	f000 f857 	bl	8013656 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	2208      	movs	r2, #8
 80135ac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	2200      	movs	r2, #0
 80135b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80135b6:	2301      	movs	r3, #1
 80135b8:	e00f      	b.n	80135da <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	681a      	ldr	r2, [r3, #0]
 80135c0:	68bb      	ldr	r3, [r7, #8]
 80135c2:	4013      	ands	r3, r2
 80135c4:	68ba      	ldr	r2, [r7, #8]
 80135c6:	429a      	cmp	r2, r3
 80135c8:	bf0c      	ite	eq
 80135ca:	2301      	moveq	r3, #1
 80135cc:	2300      	movne	r3, #0
 80135ce:	b2db      	uxtb	r3, r3
 80135d0:	461a      	mov	r2, r3
 80135d2:	79fb      	ldrb	r3, [r7, #7]
 80135d4:	429a      	cmp	r2, r3
 80135d6:	d0b4      	beq.n	8013542 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80135d8:	2300      	movs	r3, #0
}
 80135da:	4618      	mov	r0, r3
 80135dc:	3718      	adds	r7, #24
 80135de:	46bd      	mov	sp, r7
 80135e0:	bd80      	pop	{r7, pc}

080135e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80135e2:	b480      	push	{r7}
 80135e4:	b085      	sub	sp, #20
 80135e6:	af00      	add	r7, sp, #0
 80135e8:	60f8      	str	r0, [r7, #12]
 80135ea:	60b9      	str	r1, [r7, #8]
 80135ec:	4613      	mov	r3, r2
 80135ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	68ba      	ldr	r2, [r7, #8]
 80135f4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80135f6:	68fb      	ldr	r3, [r7, #12]
 80135f8:	88fa      	ldrh	r2, [r7, #6]
 80135fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	88fa      	ldrh	r2, [r7, #6]
 8013600:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	2200      	movs	r2, #0
 8013606:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	2222      	movs	r2, #34	@ 0x22
 801360c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8013610:	68fb      	ldr	r3, [r7, #12]
 8013612:	691b      	ldr	r3, [r3, #16]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d007      	beq.n	8013628 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	68da      	ldr	r2, [r3, #12]
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013626:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	695a      	ldr	r2, [r3, #20]
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	f042 0201 	orr.w	r2, r2, #1
 8013636:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	68da      	ldr	r2, [r3, #12]
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	f042 0220 	orr.w	r2, r2, #32
 8013646:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013648:	2300      	movs	r3, #0
}
 801364a:	4618      	mov	r0, r3
 801364c:	3714      	adds	r7, #20
 801364e:	46bd      	mov	sp, r7
 8013650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013654:	4770      	bx	lr

08013656 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013656:	b480      	push	{r7}
 8013658:	b095      	sub	sp, #84	@ 0x54
 801365a:	af00      	add	r7, sp, #0
 801365c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	330c      	adds	r3, #12
 8013664:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013668:	e853 3f00 	ldrex	r3, [r3]
 801366c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801366e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013670:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013674:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	330c      	adds	r3, #12
 801367c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801367e:	643a      	str	r2, [r7, #64]	@ 0x40
 8013680:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013682:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013684:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013686:	e841 2300 	strex	r3, r2, [r1]
 801368a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801368c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801368e:	2b00      	cmp	r3, #0
 8013690:	d1e5      	bne.n	801365e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	3314      	adds	r3, #20
 8013698:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801369a:	6a3b      	ldr	r3, [r7, #32]
 801369c:	e853 3f00 	ldrex	r3, [r3]
 80136a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80136a2:	69fb      	ldr	r3, [r7, #28]
 80136a4:	f023 0301 	bic.w	r3, r3, #1
 80136a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	3314      	adds	r3, #20
 80136b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80136b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80136b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80136b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80136ba:	e841 2300 	strex	r3, r2, [r1]
 80136be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80136c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d1e5      	bne.n	8013692 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80136ca:	2b01      	cmp	r3, #1
 80136cc:	d119      	bne.n	8013702 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	330c      	adds	r3, #12
 80136d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	e853 3f00 	ldrex	r3, [r3]
 80136dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80136de:	68bb      	ldr	r3, [r7, #8]
 80136e0:	f023 0310 	bic.w	r3, r3, #16
 80136e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	330c      	adds	r3, #12
 80136ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80136ee:	61ba      	str	r2, [r7, #24]
 80136f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136f2:	6979      	ldr	r1, [r7, #20]
 80136f4:	69ba      	ldr	r2, [r7, #24]
 80136f6:	e841 2300 	strex	r3, r2, [r1]
 80136fa:	613b      	str	r3, [r7, #16]
   return(result);
 80136fc:	693b      	ldr	r3, [r7, #16]
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d1e5      	bne.n	80136ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	2220      	movs	r2, #32
 8013706:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	2200      	movs	r2, #0
 801370e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8013710:	bf00      	nop
 8013712:	3754      	adds	r7, #84	@ 0x54
 8013714:	46bd      	mov	sp, r7
 8013716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801371a:	4770      	bx	lr

0801371c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801371c:	b580      	push	{r7, lr}
 801371e:	b084      	sub	sp, #16
 8013720:	af00      	add	r7, sp, #0
 8013722:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013728:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	2200      	movs	r2, #0
 801372e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013730:	68f8      	ldr	r0, [r7, #12]
 8013732:	f7ff fedd 	bl	80134f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013736:	bf00      	nop
 8013738:	3710      	adds	r7, #16
 801373a:	46bd      	mov	sp, r7
 801373c:	bd80      	pop	{r7, pc}

0801373e <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801373e:	b580      	push	{r7, lr}
 8013740:	b084      	sub	sp, #16
 8013742:	af00      	add	r7, sp, #0
 8013744:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801374a:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	2200      	movs	r2, #0
 8013750:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	2220      	movs	r2, #32
 8013756:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	2200      	movs	r2, #0
 801375e:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013760:	68f8      	ldr	r0, [r7, #12]
 8013762:	f7ff fecf 	bl	8013504 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013766:	bf00      	nop
 8013768:	3710      	adds	r7, #16
 801376a:	46bd      	mov	sp, r7
 801376c:	bd80      	pop	{r7, pc}

0801376e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801376e:	b480      	push	{r7}
 8013770:	b085      	sub	sp, #20
 8013772:	af00      	add	r7, sp, #0
 8013774:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801377c:	b2db      	uxtb	r3, r3
 801377e:	2b21      	cmp	r3, #33	@ 0x21
 8013780:	d13e      	bne.n	8013800 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	689b      	ldr	r3, [r3, #8]
 8013786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801378a:	d114      	bne.n	80137b6 <UART_Transmit_IT+0x48>
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	691b      	ldr	r3, [r3, #16]
 8013790:	2b00      	cmp	r3, #0
 8013792:	d110      	bne.n	80137b6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	6a1b      	ldr	r3, [r3, #32]
 8013798:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	881b      	ldrh	r3, [r3, #0]
 801379e:	461a      	mov	r2, r3
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80137a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	6a1b      	ldr	r3, [r3, #32]
 80137ae:	1c9a      	adds	r2, r3, #2
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	621a      	str	r2, [r3, #32]
 80137b4:	e008      	b.n	80137c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	6a1b      	ldr	r3, [r3, #32]
 80137ba:	1c59      	adds	r1, r3, #1
 80137bc:	687a      	ldr	r2, [r7, #4]
 80137be:	6211      	str	r1, [r2, #32]
 80137c0:	781a      	ldrb	r2, [r3, #0]
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80137cc:	b29b      	uxth	r3, r3
 80137ce:	3b01      	subs	r3, #1
 80137d0:	b29b      	uxth	r3, r3
 80137d2:	687a      	ldr	r2, [r7, #4]
 80137d4:	4619      	mov	r1, r3
 80137d6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d10f      	bne.n	80137fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	68da      	ldr	r2, [r3, #12]
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	681b      	ldr	r3, [r3, #0]
 80137e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80137ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	681b      	ldr	r3, [r3, #0]
 80137f0:	68da      	ldr	r2, [r3, #12]
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80137fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80137fc:	2300      	movs	r3, #0
 80137fe:	e000      	b.n	8013802 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8013800:	2302      	movs	r3, #2
  }
}
 8013802:	4618      	mov	r0, r3
 8013804:	3714      	adds	r7, #20
 8013806:	46bd      	mov	sp, r7
 8013808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801380c:	4770      	bx	lr

0801380e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801380e:	b580      	push	{r7, lr}
 8013810:	b082      	sub	sp, #8
 8013812:	af00      	add	r7, sp, #0
 8013814:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	68da      	ldr	r2, [r3, #12]
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013824:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	2220      	movs	r2, #32
 801382a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801382e:	6878      	ldr	r0, [r7, #4]
 8013830:	f7ff fe54 	bl	80134dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8013834:	2300      	movs	r3, #0
}
 8013836:	4618      	mov	r0, r3
 8013838:	3708      	adds	r7, #8
 801383a:	46bd      	mov	sp, r7
 801383c:	bd80      	pop	{r7, pc}

0801383e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801383e:	b580      	push	{r7, lr}
 8013840:	b08c      	sub	sp, #48	@ 0x30
 8013842:	af00      	add	r7, sp, #0
 8013844:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8013846:	2300      	movs	r3, #0
 8013848:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 801384a:	2300      	movs	r3, #0
 801384c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013854:	b2db      	uxtb	r3, r3
 8013856:	2b22      	cmp	r3, #34	@ 0x22
 8013858:	f040 80aa 	bne.w	80139b0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	689b      	ldr	r3, [r3, #8]
 8013860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013864:	d115      	bne.n	8013892 <UART_Receive_IT+0x54>
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	691b      	ldr	r3, [r3, #16]
 801386a:	2b00      	cmp	r3, #0
 801386c:	d111      	bne.n	8013892 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013872:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	685b      	ldr	r3, [r3, #4]
 801387a:	b29b      	uxth	r3, r3
 801387c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013880:	b29a      	uxth	r2, r3
 8013882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013884:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801388a:	1c9a      	adds	r2, r3, #2
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	629a      	str	r2, [r3, #40]	@ 0x28
 8013890:	e024      	b.n	80138dc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013896:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	689b      	ldr	r3, [r3, #8]
 801389c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80138a0:	d007      	beq.n	80138b2 <UART_Receive_IT+0x74>
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	689b      	ldr	r3, [r3, #8]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d10a      	bne.n	80138c0 <UART_Receive_IT+0x82>
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	691b      	ldr	r3, [r3, #16]
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	d106      	bne.n	80138c0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	685b      	ldr	r3, [r3, #4]
 80138b8:	b2da      	uxtb	r2, r3
 80138ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138bc:	701a      	strb	r2, [r3, #0]
 80138be:	e008      	b.n	80138d2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	681b      	ldr	r3, [r3, #0]
 80138c4:	685b      	ldr	r3, [r3, #4]
 80138c6:	b2db      	uxtb	r3, r3
 80138c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80138cc:	b2da      	uxtb	r2, r3
 80138ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138d0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80138d6:	1c5a      	adds	r2, r3, #1
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80138e0:	b29b      	uxth	r3, r3
 80138e2:	3b01      	subs	r3, #1
 80138e4:	b29b      	uxth	r3, r3
 80138e6:	687a      	ldr	r2, [r7, #4]
 80138e8:	4619      	mov	r1, r3
 80138ea:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d15d      	bne.n	80139ac <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	68da      	ldr	r2, [r3, #12]
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	f022 0220 	bic.w	r2, r2, #32
 80138fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	68da      	ldr	r2, [r3, #12]
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801390e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	695a      	ldr	r2, [r3, #20]
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	f022 0201 	bic.w	r2, r2, #1
 801391e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	2220      	movs	r2, #32
 8013924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	2200      	movs	r2, #0
 801392c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013932:	2b01      	cmp	r3, #1
 8013934:	d135      	bne.n	80139a2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	2200      	movs	r2, #0
 801393a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	330c      	adds	r3, #12
 8013942:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013944:	697b      	ldr	r3, [r7, #20]
 8013946:	e853 3f00 	ldrex	r3, [r3]
 801394a:	613b      	str	r3, [r7, #16]
   return(result);
 801394c:	693b      	ldr	r3, [r7, #16]
 801394e:	f023 0310 	bic.w	r3, r3, #16
 8013952:	627b      	str	r3, [r7, #36]	@ 0x24
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	330c      	adds	r3, #12
 801395a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801395c:	623a      	str	r2, [r7, #32]
 801395e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013960:	69f9      	ldr	r1, [r7, #28]
 8013962:	6a3a      	ldr	r2, [r7, #32]
 8013964:	e841 2300 	strex	r3, r2, [r1]
 8013968:	61bb      	str	r3, [r7, #24]
   return(result);
 801396a:	69bb      	ldr	r3, [r7, #24]
 801396c:	2b00      	cmp	r3, #0
 801396e:	d1e5      	bne.n	801393c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	f003 0310 	and.w	r3, r3, #16
 801397a:	2b10      	cmp	r3, #16
 801397c:	d10a      	bne.n	8013994 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 801397e:	2300      	movs	r3, #0
 8013980:	60fb      	str	r3, [r7, #12]
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	681b      	ldr	r3, [r3, #0]
 8013988:	60fb      	str	r3, [r7, #12]
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	685b      	ldr	r3, [r3, #4]
 8013990:	60fb      	str	r3, [r7, #12]
 8013992:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8013998:	4619      	mov	r1, r3
 801399a:	6878      	ldr	r0, [r7, #4]
 801399c:	f7ff fdbc 	bl	8013518 <HAL_UARTEx_RxEventCallback>
 80139a0:	e002      	b.n	80139a8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80139a2:	6878      	ldr	r0, [r7, #4]
 80139a4:	f7fb f9dc 	bl	800ed60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80139a8:	2300      	movs	r3, #0
 80139aa:	e002      	b.n	80139b2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80139ac:	2300      	movs	r3, #0
 80139ae:	e000      	b.n	80139b2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80139b0:	2302      	movs	r3, #2
  }
}
 80139b2:	4618      	mov	r0, r3
 80139b4:	3730      	adds	r7, #48	@ 0x30
 80139b6:	46bd      	mov	sp, r7
 80139b8:	bd80      	pop	{r7, pc}
	...

080139bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80139bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80139c0:	b0c0      	sub	sp, #256	@ 0x100
 80139c2:	af00      	add	r7, sp, #0
 80139c4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80139c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	691b      	ldr	r3, [r3, #16]
 80139d0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80139d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80139d8:	68d9      	ldr	r1, [r3, #12]
 80139da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80139de:	681a      	ldr	r2, [r3, #0]
 80139e0:	ea40 0301 	orr.w	r3, r0, r1
 80139e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80139e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80139ea:	689a      	ldr	r2, [r3, #8]
 80139ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80139f0:	691b      	ldr	r3, [r3, #16]
 80139f2:	431a      	orrs	r2, r3
 80139f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80139f8:	695b      	ldr	r3, [r3, #20]
 80139fa:	431a      	orrs	r2, r3
 80139fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a00:	69db      	ldr	r3, [r3, #28]
 8013a02:	4313      	orrs	r3, r2
 8013a04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8013a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	68db      	ldr	r3, [r3, #12]
 8013a10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8013a14:	f021 010c 	bic.w	r1, r1, #12
 8013a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a1c:	681a      	ldr	r2, [r3, #0]
 8013a1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8013a22:	430b      	orrs	r3, r1
 8013a24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8013a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	695b      	ldr	r3, [r3, #20]
 8013a2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8013a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a36:	6999      	ldr	r1, [r3, #24]
 8013a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a3c:	681a      	ldr	r2, [r3, #0]
 8013a3e:	ea40 0301 	orr.w	r3, r0, r1
 8013a42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8013a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a48:	681a      	ldr	r2, [r3, #0]
 8013a4a:	4b8f      	ldr	r3, [pc, #572]	@ (8013c88 <UART_SetConfig+0x2cc>)
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	d005      	beq.n	8013a5c <UART_SetConfig+0xa0>
 8013a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a54:	681a      	ldr	r2, [r3, #0]
 8013a56:	4b8d      	ldr	r3, [pc, #564]	@ (8013c8c <UART_SetConfig+0x2d0>)
 8013a58:	429a      	cmp	r2, r3
 8013a5a:	d104      	bne.n	8013a66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8013a5c:	f7fd fa4a 	bl	8010ef4 <HAL_RCC_GetPCLK2Freq>
 8013a60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8013a64:	e003      	b.n	8013a6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8013a66:	f7fd fa31 	bl	8010ecc <HAL_RCC_GetPCLK1Freq>
 8013a6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013a72:	69db      	ldr	r3, [r3, #28]
 8013a74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013a78:	f040 810c 	bne.w	8013c94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8013a7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8013a80:	2200      	movs	r2, #0
 8013a82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8013a86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8013a8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8013a8e:	4622      	mov	r2, r4
 8013a90:	462b      	mov	r3, r5
 8013a92:	1891      	adds	r1, r2, r2
 8013a94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8013a96:	415b      	adcs	r3, r3
 8013a98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013a9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8013a9e:	4621      	mov	r1, r4
 8013aa0:	eb12 0801 	adds.w	r8, r2, r1
 8013aa4:	4629      	mov	r1, r5
 8013aa6:	eb43 0901 	adc.w	r9, r3, r1
 8013aaa:	f04f 0200 	mov.w	r2, #0
 8013aae:	f04f 0300 	mov.w	r3, #0
 8013ab2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8013ab6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8013aba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8013abe:	4690      	mov	r8, r2
 8013ac0:	4699      	mov	r9, r3
 8013ac2:	4623      	mov	r3, r4
 8013ac4:	eb18 0303 	adds.w	r3, r8, r3
 8013ac8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8013acc:	462b      	mov	r3, r5
 8013ace:	eb49 0303 	adc.w	r3, r9, r3
 8013ad2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8013ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013ada:	685b      	ldr	r3, [r3, #4]
 8013adc:	2200      	movs	r2, #0
 8013ade:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8013ae2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8013ae6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8013aea:	460b      	mov	r3, r1
 8013aec:	18db      	adds	r3, r3, r3
 8013aee:	653b      	str	r3, [r7, #80]	@ 0x50
 8013af0:	4613      	mov	r3, r2
 8013af2:	eb42 0303 	adc.w	r3, r2, r3
 8013af6:	657b      	str	r3, [r7, #84]	@ 0x54
 8013af8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8013afc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8013b00:	f7f5 f8f2 	bl	8008ce8 <__aeabi_uldivmod>
 8013b04:	4602      	mov	r2, r0
 8013b06:	460b      	mov	r3, r1
 8013b08:	4b61      	ldr	r3, [pc, #388]	@ (8013c90 <UART_SetConfig+0x2d4>)
 8013b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8013b0e:	095b      	lsrs	r3, r3, #5
 8013b10:	011c      	lsls	r4, r3, #4
 8013b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8013b16:	2200      	movs	r2, #0
 8013b18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013b1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8013b20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8013b24:	4642      	mov	r2, r8
 8013b26:	464b      	mov	r3, r9
 8013b28:	1891      	adds	r1, r2, r2
 8013b2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8013b2c:	415b      	adcs	r3, r3
 8013b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013b30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8013b34:	4641      	mov	r1, r8
 8013b36:	eb12 0a01 	adds.w	sl, r2, r1
 8013b3a:	4649      	mov	r1, r9
 8013b3c:	eb43 0b01 	adc.w	fp, r3, r1
 8013b40:	f04f 0200 	mov.w	r2, #0
 8013b44:	f04f 0300 	mov.w	r3, #0
 8013b48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8013b4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8013b50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013b54:	4692      	mov	sl, r2
 8013b56:	469b      	mov	fp, r3
 8013b58:	4643      	mov	r3, r8
 8013b5a:	eb1a 0303 	adds.w	r3, sl, r3
 8013b5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013b62:	464b      	mov	r3, r9
 8013b64:	eb4b 0303 	adc.w	r3, fp, r3
 8013b68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8013b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013b70:	685b      	ldr	r3, [r3, #4]
 8013b72:	2200      	movs	r2, #0
 8013b74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013b78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8013b7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8013b80:	460b      	mov	r3, r1
 8013b82:	18db      	adds	r3, r3, r3
 8013b84:	643b      	str	r3, [r7, #64]	@ 0x40
 8013b86:	4613      	mov	r3, r2
 8013b88:	eb42 0303 	adc.w	r3, r2, r3
 8013b8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8013b8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8013b92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8013b96:	f7f5 f8a7 	bl	8008ce8 <__aeabi_uldivmod>
 8013b9a:	4602      	mov	r2, r0
 8013b9c:	460b      	mov	r3, r1
 8013b9e:	4611      	mov	r1, r2
 8013ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8013c90 <UART_SetConfig+0x2d4>)
 8013ba2:	fba3 2301 	umull	r2, r3, r3, r1
 8013ba6:	095b      	lsrs	r3, r3, #5
 8013ba8:	2264      	movs	r2, #100	@ 0x64
 8013baa:	fb02 f303 	mul.w	r3, r2, r3
 8013bae:	1acb      	subs	r3, r1, r3
 8013bb0:	00db      	lsls	r3, r3, #3
 8013bb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8013bb6:	4b36      	ldr	r3, [pc, #216]	@ (8013c90 <UART_SetConfig+0x2d4>)
 8013bb8:	fba3 2302 	umull	r2, r3, r3, r2
 8013bbc:	095b      	lsrs	r3, r3, #5
 8013bbe:	005b      	lsls	r3, r3, #1
 8013bc0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8013bc4:	441c      	add	r4, r3
 8013bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8013bca:	2200      	movs	r2, #0
 8013bcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013bd0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8013bd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8013bd8:	4642      	mov	r2, r8
 8013bda:	464b      	mov	r3, r9
 8013bdc:	1891      	adds	r1, r2, r2
 8013bde:	63b9      	str	r1, [r7, #56]	@ 0x38
 8013be0:	415b      	adcs	r3, r3
 8013be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013be4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8013be8:	4641      	mov	r1, r8
 8013bea:	1851      	adds	r1, r2, r1
 8013bec:	6339      	str	r1, [r7, #48]	@ 0x30
 8013bee:	4649      	mov	r1, r9
 8013bf0:	414b      	adcs	r3, r1
 8013bf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8013bf4:	f04f 0200 	mov.w	r2, #0
 8013bf8:	f04f 0300 	mov.w	r3, #0
 8013bfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8013c00:	4659      	mov	r1, fp
 8013c02:	00cb      	lsls	r3, r1, #3
 8013c04:	4651      	mov	r1, sl
 8013c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8013c0a:	4651      	mov	r1, sl
 8013c0c:	00ca      	lsls	r2, r1, #3
 8013c0e:	4610      	mov	r0, r2
 8013c10:	4619      	mov	r1, r3
 8013c12:	4603      	mov	r3, r0
 8013c14:	4642      	mov	r2, r8
 8013c16:	189b      	adds	r3, r3, r2
 8013c18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013c1c:	464b      	mov	r3, r9
 8013c1e:	460a      	mov	r2, r1
 8013c20:	eb42 0303 	adc.w	r3, r2, r3
 8013c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013c2c:	685b      	ldr	r3, [r3, #4]
 8013c2e:	2200      	movs	r2, #0
 8013c30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8013c34:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8013c38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8013c3c:	460b      	mov	r3, r1
 8013c3e:	18db      	adds	r3, r3, r3
 8013c40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013c42:	4613      	mov	r3, r2
 8013c44:	eb42 0303 	adc.w	r3, r2, r3
 8013c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013c4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8013c4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8013c52:	f7f5 f849 	bl	8008ce8 <__aeabi_uldivmod>
 8013c56:	4602      	mov	r2, r0
 8013c58:	460b      	mov	r3, r1
 8013c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8013c90 <UART_SetConfig+0x2d4>)
 8013c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8013c60:	095b      	lsrs	r3, r3, #5
 8013c62:	2164      	movs	r1, #100	@ 0x64
 8013c64:	fb01 f303 	mul.w	r3, r1, r3
 8013c68:	1ad3      	subs	r3, r2, r3
 8013c6a:	00db      	lsls	r3, r3, #3
 8013c6c:	3332      	adds	r3, #50	@ 0x32
 8013c6e:	4a08      	ldr	r2, [pc, #32]	@ (8013c90 <UART_SetConfig+0x2d4>)
 8013c70:	fba2 2303 	umull	r2, r3, r2, r3
 8013c74:	095b      	lsrs	r3, r3, #5
 8013c76:	f003 0207 	and.w	r2, r3, #7
 8013c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013c7e:	681b      	ldr	r3, [r3, #0]
 8013c80:	4422      	add	r2, r4
 8013c82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8013c84:	e106      	b.n	8013e94 <UART_SetConfig+0x4d8>
 8013c86:	bf00      	nop
 8013c88:	40011000 	.word	0x40011000
 8013c8c:	40011400 	.word	0x40011400
 8013c90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013c94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8013c98:	2200      	movs	r2, #0
 8013c9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8013c9e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8013ca2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8013ca6:	4642      	mov	r2, r8
 8013ca8:	464b      	mov	r3, r9
 8013caa:	1891      	adds	r1, r2, r2
 8013cac:	6239      	str	r1, [r7, #32]
 8013cae:	415b      	adcs	r3, r3
 8013cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8013cb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8013cb6:	4641      	mov	r1, r8
 8013cb8:	1854      	adds	r4, r2, r1
 8013cba:	4649      	mov	r1, r9
 8013cbc:	eb43 0501 	adc.w	r5, r3, r1
 8013cc0:	f04f 0200 	mov.w	r2, #0
 8013cc4:	f04f 0300 	mov.w	r3, #0
 8013cc8:	00eb      	lsls	r3, r5, #3
 8013cca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8013cce:	00e2      	lsls	r2, r4, #3
 8013cd0:	4614      	mov	r4, r2
 8013cd2:	461d      	mov	r5, r3
 8013cd4:	4643      	mov	r3, r8
 8013cd6:	18e3      	adds	r3, r4, r3
 8013cd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013cdc:	464b      	mov	r3, r9
 8013cde:	eb45 0303 	adc.w	r3, r5, r3
 8013ce2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013cea:	685b      	ldr	r3, [r3, #4]
 8013cec:	2200      	movs	r2, #0
 8013cee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013cf2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8013cf6:	f04f 0200 	mov.w	r2, #0
 8013cfa:	f04f 0300 	mov.w	r3, #0
 8013cfe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8013d02:	4629      	mov	r1, r5
 8013d04:	008b      	lsls	r3, r1, #2
 8013d06:	4621      	mov	r1, r4
 8013d08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8013d0c:	4621      	mov	r1, r4
 8013d0e:	008a      	lsls	r2, r1, #2
 8013d10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8013d14:	f7f4 ffe8 	bl	8008ce8 <__aeabi_uldivmod>
 8013d18:	4602      	mov	r2, r0
 8013d1a:	460b      	mov	r3, r1
 8013d1c:	4b60      	ldr	r3, [pc, #384]	@ (8013ea0 <UART_SetConfig+0x4e4>)
 8013d1e:	fba3 2302 	umull	r2, r3, r3, r2
 8013d22:	095b      	lsrs	r3, r3, #5
 8013d24:	011c      	lsls	r4, r3, #4
 8013d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8013d2a:	2200      	movs	r2, #0
 8013d2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013d30:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8013d34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8013d38:	4642      	mov	r2, r8
 8013d3a:	464b      	mov	r3, r9
 8013d3c:	1891      	adds	r1, r2, r2
 8013d3e:	61b9      	str	r1, [r7, #24]
 8013d40:	415b      	adcs	r3, r3
 8013d42:	61fb      	str	r3, [r7, #28]
 8013d44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8013d48:	4641      	mov	r1, r8
 8013d4a:	1851      	adds	r1, r2, r1
 8013d4c:	6139      	str	r1, [r7, #16]
 8013d4e:	4649      	mov	r1, r9
 8013d50:	414b      	adcs	r3, r1
 8013d52:	617b      	str	r3, [r7, #20]
 8013d54:	f04f 0200 	mov.w	r2, #0
 8013d58:	f04f 0300 	mov.w	r3, #0
 8013d5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8013d60:	4659      	mov	r1, fp
 8013d62:	00cb      	lsls	r3, r1, #3
 8013d64:	4651      	mov	r1, sl
 8013d66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8013d6a:	4651      	mov	r1, sl
 8013d6c:	00ca      	lsls	r2, r1, #3
 8013d6e:	4610      	mov	r0, r2
 8013d70:	4619      	mov	r1, r3
 8013d72:	4603      	mov	r3, r0
 8013d74:	4642      	mov	r2, r8
 8013d76:	189b      	adds	r3, r3, r2
 8013d78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013d7c:	464b      	mov	r3, r9
 8013d7e:	460a      	mov	r2, r1
 8013d80:	eb42 0303 	adc.w	r3, r2, r3
 8013d84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013d8c:	685b      	ldr	r3, [r3, #4]
 8013d8e:	2200      	movs	r2, #0
 8013d90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8013d92:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8013d94:	f04f 0200 	mov.w	r2, #0
 8013d98:	f04f 0300 	mov.w	r3, #0
 8013d9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8013da0:	4649      	mov	r1, r9
 8013da2:	008b      	lsls	r3, r1, #2
 8013da4:	4641      	mov	r1, r8
 8013da6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8013daa:	4641      	mov	r1, r8
 8013dac:	008a      	lsls	r2, r1, #2
 8013dae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8013db2:	f7f4 ff99 	bl	8008ce8 <__aeabi_uldivmod>
 8013db6:	4602      	mov	r2, r0
 8013db8:	460b      	mov	r3, r1
 8013dba:	4611      	mov	r1, r2
 8013dbc:	4b38      	ldr	r3, [pc, #224]	@ (8013ea0 <UART_SetConfig+0x4e4>)
 8013dbe:	fba3 2301 	umull	r2, r3, r3, r1
 8013dc2:	095b      	lsrs	r3, r3, #5
 8013dc4:	2264      	movs	r2, #100	@ 0x64
 8013dc6:	fb02 f303 	mul.w	r3, r2, r3
 8013dca:	1acb      	subs	r3, r1, r3
 8013dcc:	011b      	lsls	r3, r3, #4
 8013dce:	3332      	adds	r3, #50	@ 0x32
 8013dd0:	4a33      	ldr	r2, [pc, #204]	@ (8013ea0 <UART_SetConfig+0x4e4>)
 8013dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8013dd6:	095b      	lsrs	r3, r3, #5
 8013dd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013ddc:	441c      	add	r4, r3
 8013dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8013de2:	2200      	movs	r2, #0
 8013de4:	673b      	str	r3, [r7, #112]	@ 0x70
 8013de6:	677a      	str	r2, [r7, #116]	@ 0x74
 8013de8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8013dec:	4642      	mov	r2, r8
 8013dee:	464b      	mov	r3, r9
 8013df0:	1891      	adds	r1, r2, r2
 8013df2:	60b9      	str	r1, [r7, #8]
 8013df4:	415b      	adcs	r3, r3
 8013df6:	60fb      	str	r3, [r7, #12]
 8013df8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8013dfc:	4641      	mov	r1, r8
 8013dfe:	1851      	adds	r1, r2, r1
 8013e00:	6039      	str	r1, [r7, #0]
 8013e02:	4649      	mov	r1, r9
 8013e04:	414b      	adcs	r3, r1
 8013e06:	607b      	str	r3, [r7, #4]
 8013e08:	f04f 0200 	mov.w	r2, #0
 8013e0c:	f04f 0300 	mov.w	r3, #0
 8013e10:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8013e14:	4659      	mov	r1, fp
 8013e16:	00cb      	lsls	r3, r1, #3
 8013e18:	4651      	mov	r1, sl
 8013e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8013e1e:	4651      	mov	r1, sl
 8013e20:	00ca      	lsls	r2, r1, #3
 8013e22:	4610      	mov	r0, r2
 8013e24:	4619      	mov	r1, r3
 8013e26:	4603      	mov	r3, r0
 8013e28:	4642      	mov	r2, r8
 8013e2a:	189b      	adds	r3, r3, r2
 8013e2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013e2e:	464b      	mov	r3, r9
 8013e30:	460a      	mov	r2, r1
 8013e32:	eb42 0303 	adc.w	r3, r2, r3
 8013e36:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8013e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013e3c:	685b      	ldr	r3, [r3, #4]
 8013e3e:	2200      	movs	r2, #0
 8013e40:	663b      	str	r3, [r7, #96]	@ 0x60
 8013e42:	667a      	str	r2, [r7, #100]	@ 0x64
 8013e44:	f04f 0200 	mov.w	r2, #0
 8013e48:	f04f 0300 	mov.w	r3, #0
 8013e4c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8013e50:	4649      	mov	r1, r9
 8013e52:	008b      	lsls	r3, r1, #2
 8013e54:	4641      	mov	r1, r8
 8013e56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8013e5a:	4641      	mov	r1, r8
 8013e5c:	008a      	lsls	r2, r1, #2
 8013e5e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8013e62:	f7f4 ff41 	bl	8008ce8 <__aeabi_uldivmod>
 8013e66:	4602      	mov	r2, r0
 8013e68:	460b      	mov	r3, r1
 8013e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8013ea0 <UART_SetConfig+0x4e4>)
 8013e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8013e70:	095b      	lsrs	r3, r3, #5
 8013e72:	2164      	movs	r1, #100	@ 0x64
 8013e74:	fb01 f303 	mul.w	r3, r1, r3
 8013e78:	1ad3      	subs	r3, r2, r3
 8013e7a:	011b      	lsls	r3, r3, #4
 8013e7c:	3332      	adds	r3, #50	@ 0x32
 8013e7e:	4a08      	ldr	r2, [pc, #32]	@ (8013ea0 <UART_SetConfig+0x4e4>)
 8013e80:	fba2 2303 	umull	r2, r3, r2, r3
 8013e84:	095b      	lsrs	r3, r3, #5
 8013e86:	f003 020f 	and.w	r2, r3, #15
 8013e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	4422      	add	r2, r4
 8013e92:	609a      	str	r2, [r3, #8]
}
 8013e94:	bf00      	nop
 8013e96:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8013ea0:	51eb851f 	.word	0x51eb851f

08013ea4 <malloc>:
 8013ea4:	4b02      	ldr	r3, [pc, #8]	@ (8013eb0 <malloc+0xc>)
 8013ea6:	4601      	mov	r1, r0
 8013ea8:	6818      	ldr	r0, [r3, #0]
 8013eaa:	f000 b82d 	b.w	8013f08 <_malloc_r>
 8013eae:	bf00      	nop
 8013eb0:	20000304 	.word	0x20000304

08013eb4 <free>:
 8013eb4:	4b02      	ldr	r3, [pc, #8]	@ (8013ec0 <free+0xc>)
 8013eb6:	4601      	mov	r1, r0
 8013eb8:	6818      	ldr	r0, [r3, #0]
 8013eba:	f002 b84d 	b.w	8015f58 <_free_r>
 8013ebe:	bf00      	nop
 8013ec0:	20000304 	.word	0x20000304

08013ec4 <sbrk_aligned>:
 8013ec4:	b570      	push	{r4, r5, r6, lr}
 8013ec6:	4e0f      	ldr	r6, [pc, #60]	@ (8013f04 <sbrk_aligned+0x40>)
 8013ec8:	460c      	mov	r4, r1
 8013eca:	6831      	ldr	r1, [r6, #0]
 8013ecc:	4605      	mov	r5, r0
 8013ece:	b911      	cbnz	r1, 8013ed6 <sbrk_aligned+0x12>
 8013ed0:	f001 f98a 	bl	80151e8 <_sbrk_r>
 8013ed4:	6030      	str	r0, [r6, #0]
 8013ed6:	4621      	mov	r1, r4
 8013ed8:	4628      	mov	r0, r5
 8013eda:	f001 f985 	bl	80151e8 <_sbrk_r>
 8013ede:	1c43      	adds	r3, r0, #1
 8013ee0:	d103      	bne.n	8013eea <sbrk_aligned+0x26>
 8013ee2:	f04f 34ff 	mov.w	r4, #4294967295
 8013ee6:	4620      	mov	r0, r4
 8013ee8:	bd70      	pop	{r4, r5, r6, pc}
 8013eea:	1cc4      	adds	r4, r0, #3
 8013eec:	f024 0403 	bic.w	r4, r4, #3
 8013ef0:	42a0      	cmp	r0, r4
 8013ef2:	d0f8      	beq.n	8013ee6 <sbrk_aligned+0x22>
 8013ef4:	1a21      	subs	r1, r4, r0
 8013ef6:	4628      	mov	r0, r5
 8013ef8:	f001 f976 	bl	80151e8 <_sbrk_r>
 8013efc:	3001      	adds	r0, #1
 8013efe:	d1f2      	bne.n	8013ee6 <sbrk_aligned+0x22>
 8013f00:	e7ef      	b.n	8013ee2 <sbrk_aligned+0x1e>
 8013f02:	bf00      	nop
 8013f04:	200008f4 	.word	0x200008f4

08013f08 <_malloc_r>:
 8013f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f0c:	1ccd      	adds	r5, r1, #3
 8013f0e:	f025 0503 	bic.w	r5, r5, #3
 8013f12:	3508      	adds	r5, #8
 8013f14:	2d0c      	cmp	r5, #12
 8013f16:	bf38      	it	cc
 8013f18:	250c      	movcc	r5, #12
 8013f1a:	2d00      	cmp	r5, #0
 8013f1c:	4606      	mov	r6, r0
 8013f1e:	db01      	blt.n	8013f24 <_malloc_r+0x1c>
 8013f20:	42a9      	cmp	r1, r5
 8013f22:	d904      	bls.n	8013f2e <_malloc_r+0x26>
 8013f24:	230c      	movs	r3, #12
 8013f26:	6033      	str	r3, [r6, #0]
 8013f28:	2000      	movs	r0, #0
 8013f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014004 <_malloc_r+0xfc>
 8013f32:	f000 f869 	bl	8014008 <__malloc_lock>
 8013f36:	f8d8 3000 	ldr.w	r3, [r8]
 8013f3a:	461c      	mov	r4, r3
 8013f3c:	bb44      	cbnz	r4, 8013f90 <_malloc_r+0x88>
 8013f3e:	4629      	mov	r1, r5
 8013f40:	4630      	mov	r0, r6
 8013f42:	f7ff ffbf 	bl	8013ec4 <sbrk_aligned>
 8013f46:	1c43      	adds	r3, r0, #1
 8013f48:	4604      	mov	r4, r0
 8013f4a:	d158      	bne.n	8013ffe <_malloc_r+0xf6>
 8013f4c:	f8d8 4000 	ldr.w	r4, [r8]
 8013f50:	4627      	mov	r7, r4
 8013f52:	2f00      	cmp	r7, #0
 8013f54:	d143      	bne.n	8013fde <_malloc_r+0xd6>
 8013f56:	2c00      	cmp	r4, #0
 8013f58:	d04b      	beq.n	8013ff2 <_malloc_r+0xea>
 8013f5a:	6823      	ldr	r3, [r4, #0]
 8013f5c:	4639      	mov	r1, r7
 8013f5e:	4630      	mov	r0, r6
 8013f60:	eb04 0903 	add.w	r9, r4, r3
 8013f64:	f001 f940 	bl	80151e8 <_sbrk_r>
 8013f68:	4581      	cmp	r9, r0
 8013f6a:	d142      	bne.n	8013ff2 <_malloc_r+0xea>
 8013f6c:	6821      	ldr	r1, [r4, #0]
 8013f6e:	1a6d      	subs	r5, r5, r1
 8013f70:	4629      	mov	r1, r5
 8013f72:	4630      	mov	r0, r6
 8013f74:	f7ff ffa6 	bl	8013ec4 <sbrk_aligned>
 8013f78:	3001      	adds	r0, #1
 8013f7a:	d03a      	beq.n	8013ff2 <_malloc_r+0xea>
 8013f7c:	6823      	ldr	r3, [r4, #0]
 8013f7e:	442b      	add	r3, r5
 8013f80:	6023      	str	r3, [r4, #0]
 8013f82:	f8d8 3000 	ldr.w	r3, [r8]
 8013f86:	685a      	ldr	r2, [r3, #4]
 8013f88:	bb62      	cbnz	r2, 8013fe4 <_malloc_r+0xdc>
 8013f8a:	f8c8 7000 	str.w	r7, [r8]
 8013f8e:	e00f      	b.n	8013fb0 <_malloc_r+0xa8>
 8013f90:	6822      	ldr	r2, [r4, #0]
 8013f92:	1b52      	subs	r2, r2, r5
 8013f94:	d420      	bmi.n	8013fd8 <_malloc_r+0xd0>
 8013f96:	2a0b      	cmp	r2, #11
 8013f98:	d917      	bls.n	8013fca <_malloc_r+0xc2>
 8013f9a:	1961      	adds	r1, r4, r5
 8013f9c:	42a3      	cmp	r3, r4
 8013f9e:	6025      	str	r5, [r4, #0]
 8013fa0:	bf18      	it	ne
 8013fa2:	6059      	strne	r1, [r3, #4]
 8013fa4:	6863      	ldr	r3, [r4, #4]
 8013fa6:	bf08      	it	eq
 8013fa8:	f8c8 1000 	streq.w	r1, [r8]
 8013fac:	5162      	str	r2, [r4, r5]
 8013fae:	604b      	str	r3, [r1, #4]
 8013fb0:	4630      	mov	r0, r6
 8013fb2:	f000 f82f 	bl	8014014 <__malloc_unlock>
 8013fb6:	f104 000b 	add.w	r0, r4, #11
 8013fba:	1d23      	adds	r3, r4, #4
 8013fbc:	f020 0007 	bic.w	r0, r0, #7
 8013fc0:	1ac2      	subs	r2, r0, r3
 8013fc2:	bf1c      	itt	ne
 8013fc4:	1a1b      	subne	r3, r3, r0
 8013fc6:	50a3      	strne	r3, [r4, r2]
 8013fc8:	e7af      	b.n	8013f2a <_malloc_r+0x22>
 8013fca:	6862      	ldr	r2, [r4, #4]
 8013fcc:	42a3      	cmp	r3, r4
 8013fce:	bf0c      	ite	eq
 8013fd0:	f8c8 2000 	streq.w	r2, [r8]
 8013fd4:	605a      	strne	r2, [r3, #4]
 8013fd6:	e7eb      	b.n	8013fb0 <_malloc_r+0xa8>
 8013fd8:	4623      	mov	r3, r4
 8013fda:	6864      	ldr	r4, [r4, #4]
 8013fdc:	e7ae      	b.n	8013f3c <_malloc_r+0x34>
 8013fde:	463c      	mov	r4, r7
 8013fe0:	687f      	ldr	r7, [r7, #4]
 8013fe2:	e7b6      	b.n	8013f52 <_malloc_r+0x4a>
 8013fe4:	461a      	mov	r2, r3
 8013fe6:	685b      	ldr	r3, [r3, #4]
 8013fe8:	42a3      	cmp	r3, r4
 8013fea:	d1fb      	bne.n	8013fe4 <_malloc_r+0xdc>
 8013fec:	2300      	movs	r3, #0
 8013fee:	6053      	str	r3, [r2, #4]
 8013ff0:	e7de      	b.n	8013fb0 <_malloc_r+0xa8>
 8013ff2:	230c      	movs	r3, #12
 8013ff4:	6033      	str	r3, [r6, #0]
 8013ff6:	4630      	mov	r0, r6
 8013ff8:	f000 f80c 	bl	8014014 <__malloc_unlock>
 8013ffc:	e794      	b.n	8013f28 <_malloc_r+0x20>
 8013ffe:	6005      	str	r5, [r0, #0]
 8014000:	e7d6      	b.n	8013fb0 <_malloc_r+0xa8>
 8014002:	bf00      	nop
 8014004:	200008f8 	.word	0x200008f8

08014008 <__malloc_lock>:
 8014008:	4801      	ldr	r0, [pc, #4]	@ (8014010 <__malloc_lock+0x8>)
 801400a:	f001 b93a 	b.w	8015282 <__retarget_lock_acquire_recursive>
 801400e:	bf00      	nop
 8014010:	20000a3c 	.word	0x20000a3c

08014014 <__malloc_unlock>:
 8014014:	4801      	ldr	r0, [pc, #4]	@ (801401c <__malloc_unlock+0x8>)
 8014016:	f001 b935 	b.w	8015284 <__retarget_lock_release_recursive>
 801401a:	bf00      	nop
 801401c:	20000a3c 	.word	0x20000a3c

08014020 <__cvt>:
 8014020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014024:	ec57 6b10 	vmov	r6, r7, d0
 8014028:	2f00      	cmp	r7, #0
 801402a:	460c      	mov	r4, r1
 801402c:	4619      	mov	r1, r3
 801402e:	463b      	mov	r3, r7
 8014030:	bfbb      	ittet	lt
 8014032:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8014036:	461f      	movlt	r7, r3
 8014038:	2300      	movge	r3, #0
 801403a:	232d      	movlt	r3, #45	@ 0x2d
 801403c:	700b      	strb	r3, [r1, #0]
 801403e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014040:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8014044:	4691      	mov	r9, r2
 8014046:	f023 0820 	bic.w	r8, r3, #32
 801404a:	bfbc      	itt	lt
 801404c:	4632      	movlt	r2, r6
 801404e:	4616      	movlt	r6, r2
 8014050:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014054:	d005      	beq.n	8014062 <__cvt+0x42>
 8014056:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801405a:	d100      	bne.n	801405e <__cvt+0x3e>
 801405c:	3401      	adds	r4, #1
 801405e:	2102      	movs	r1, #2
 8014060:	e000      	b.n	8014064 <__cvt+0x44>
 8014062:	2103      	movs	r1, #3
 8014064:	ab03      	add	r3, sp, #12
 8014066:	9301      	str	r3, [sp, #4]
 8014068:	ab02      	add	r3, sp, #8
 801406a:	9300      	str	r3, [sp, #0]
 801406c:	ec47 6b10 	vmov	d0, r6, r7
 8014070:	4653      	mov	r3, sl
 8014072:	4622      	mov	r2, r4
 8014074:	f001 f9a0 	bl	80153b8 <_dtoa_r>
 8014078:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801407c:	4605      	mov	r5, r0
 801407e:	d119      	bne.n	80140b4 <__cvt+0x94>
 8014080:	f019 0f01 	tst.w	r9, #1
 8014084:	d00e      	beq.n	80140a4 <__cvt+0x84>
 8014086:	eb00 0904 	add.w	r9, r0, r4
 801408a:	2200      	movs	r2, #0
 801408c:	2300      	movs	r3, #0
 801408e:	4630      	mov	r0, r6
 8014090:	4639      	mov	r1, r7
 8014092:	f7f4 fd49 	bl	8008b28 <__aeabi_dcmpeq>
 8014096:	b108      	cbz	r0, 801409c <__cvt+0x7c>
 8014098:	f8cd 900c 	str.w	r9, [sp, #12]
 801409c:	2230      	movs	r2, #48	@ 0x30
 801409e:	9b03      	ldr	r3, [sp, #12]
 80140a0:	454b      	cmp	r3, r9
 80140a2:	d31e      	bcc.n	80140e2 <__cvt+0xc2>
 80140a4:	9b03      	ldr	r3, [sp, #12]
 80140a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80140a8:	1b5b      	subs	r3, r3, r5
 80140aa:	4628      	mov	r0, r5
 80140ac:	6013      	str	r3, [r2, #0]
 80140ae:	b004      	add	sp, #16
 80140b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80140b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80140b8:	eb00 0904 	add.w	r9, r0, r4
 80140bc:	d1e5      	bne.n	801408a <__cvt+0x6a>
 80140be:	7803      	ldrb	r3, [r0, #0]
 80140c0:	2b30      	cmp	r3, #48	@ 0x30
 80140c2:	d10a      	bne.n	80140da <__cvt+0xba>
 80140c4:	2200      	movs	r2, #0
 80140c6:	2300      	movs	r3, #0
 80140c8:	4630      	mov	r0, r6
 80140ca:	4639      	mov	r1, r7
 80140cc:	f7f4 fd2c 	bl	8008b28 <__aeabi_dcmpeq>
 80140d0:	b918      	cbnz	r0, 80140da <__cvt+0xba>
 80140d2:	f1c4 0401 	rsb	r4, r4, #1
 80140d6:	f8ca 4000 	str.w	r4, [sl]
 80140da:	f8da 3000 	ldr.w	r3, [sl]
 80140de:	4499      	add	r9, r3
 80140e0:	e7d3      	b.n	801408a <__cvt+0x6a>
 80140e2:	1c59      	adds	r1, r3, #1
 80140e4:	9103      	str	r1, [sp, #12]
 80140e6:	701a      	strb	r2, [r3, #0]
 80140e8:	e7d9      	b.n	801409e <__cvt+0x7e>

080140ea <__exponent>:
 80140ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80140ec:	2900      	cmp	r1, #0
 80140ee:	bfba      	itte	lt
 80140f0:	4249      	neglt	r1, r1
 80140f2:	232d      	movlt	r3, #45	@ 0x2d
 80140f4:	232b      	movge	r3, #43	@ 0x2b
 80140f6:	2909      	cmp	r1, #9
 80140f8:	7002      	strb	r2, [r0, #0]
 80140fa:	7043      	strb	r3, [r0, #1]
 80140fc:	dd29      	ble.n	8014152 <__exponent+0x68>
 80140fe:	f10d 0307 	add.w	r3, sp, #7
 8014102:	461d      	mov	r5, r3
 8014104:	270a      	movs	r7, #10
 8014106:	461a      	mov	r2, r3
 8014108:	fbb1 f6f7 	udiv	r6, r1, r7
 801410c:	fb07 1416 	mls	r4, r7, r6, r1
 8014110:	3430      	adds	r4, #48	@ 0x30
 8014112:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014116:	460c      	mov	r4, r1
 8014118:	2c63      	cmp	r4, #99	@ 0x63
 801411a:	f103 33ff 	add.w	r3, r3, #4294967295
 801411e:	4631      	mov	r1, r6
 8014120:	dcf1      	bgt.n	8014106 <__exponent+0x1c>
 8014122:	3130      	adds	r1, #48	@ 0x30
 8014124:	1e94      	subs	r4, r2, #2
 8014126:	f803 1c01 	strb.w	r1, [r3, #-1]
 801412a:	1c41      	adds	r1, r0, #1
 801412c:	4623      	mov	r3, r4
 801412e:	42ab      	cmp	r3, r5
 8014130:	d30a      	bcc.n	8014148 <__exponent+0x5e>
 8014132:	f10d 0309 	add.w	r3, sp, #9
 8014136:	1a9b      	subs	r3, r3, r2
 8014138:	42ac      	cmp	r4, r5
 801413a:	bf88      	it	hi
 801413c:	2300      	movhi	r3, #0
 801413e:	3302      	adds	r3, #2
 8014140:	4403      	add	r3, r0
 8014142:	1a18      	subs	r0, r3, r0
 8014144:	b003      	add	sp, #12
 8014146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014148:	f813 6b01 	ldrb.w	r6, [r3], #1
 801414c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014150:	e7ed      	b.n	801412e <__exponent+0x44>
 8014152:	2330      	movs	r3, #48	@ 0x30
 8014154:	3130      	adds	r1, #48	@ 0x30
 8014156:	7083      	strb	r3, [r0, #2]
 8014158:	70c1      	strb	r1, [r0, #3]
 801415a:	1d03      	adds	r3, r0, #4
 801415c:	e7f1      	b.n	8014142 <__exponent+0x58>
	...

08014160 <_printf_float>:
 8014160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014164:	b08d      	sub	sp, #52	@ 0x34
 8014166:	460c      	mov	r4, r1
 8014168:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801416c:	4616      	mov	r6, r2
 801416e:	461f      	mov	r7, r3
 8014170:	4605      	mov	r5, r0
 8014172:	f001 f801 	bl	8015178 <_localeconv_r>
 8014176:	6803      	ldr	r3, [r0, #0]
 8014178:	9304      	str	r3, [sp, #16]
 801417a:	4618      	mov	r0, r3
 801417c:	f7f4 f8a8 	bl	80082d0 <strlen>
 8014180:	2300      	movs	r3, #0
 8014182:	930a      	str	r3, [sp, #40]	@ 0x28
 8014184:	f8d8 3000 	ldr.w	r3, [r8]
 8014188:	9005      	str	r0, [sp, #20]
 801418a:	3307      	adds	r3, #7
 801418c:	f023 0307 	bic.w	r3, r3, #7
 8014190:	f103 0208 	add.w	r2, r3, #8
 8014194:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014198:	f8d4 b000 	ldr.w	fp, [r4]
 801419c:	f8c8 2000 	str.w	r2, [r8]
 80141a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80141a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80141a8:	9307      	str	r3, [sp, #28]
 80141aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80141ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80141b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80141b6:	4b9c      	ldr	r3, [pc, #624]	@ (8014428 <_printf_float+0x2c8>)
 80141b8:	f04f 32ff 	mov.w	r2, #4294967295
 80141bc:	f7f4 fce6 	bl	8008b8c <__aeabi_dcmpun>
 80141c0:	bb70      	cbnz	r0, 8014220 <_printf_float+0xc0>
 80141c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80141c6:	4b98      	ldr	r3, [pc, #608]	@ (8014428 <_printf_float+0x2c8>)
 80141c8:	f04f 32ff 	mov.w	r2, #4294967295
 80141cc:	f7f4 fcc0 	bl	8008b50 <__aeabi_dcmple>
 80141d0:	bb30      	cbnz	r0, 8014220 <_printf_float+0xc0>
 80141d2:	2200      	movs	r2, #0
 80141d4:	2300      	movs	r3, #0
 80141d6:	4640      	mov	r0, r8
 80141d8:	4649      	mov	r1, r9
 80141da:	f7f4 fcaf 	bl	8008b3c <__aeabi_dcmplt>
 80141de:	b110      	cbz	r0, 80141e6 <_printf_float+0x86>
 80141e0:	232d      	movs	r3, #45	@ 0x2d
 80141e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80141e6:	4a91      	ldr	r2, [pc, #580]	@ (801442c <_printf_float+0x2cc>)
 80141e8:	4b91      	ldr	r3, [pc, #580]	@ (8014430 <_printf_float+0x2d0>)
 80141ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80141ee:	bf8c      	ite	hi
 80141f0:	4690      	movhi	r8, r2
 80141f2:	4698      	movls	r8, r3
 80141f4:	2303      	movs	r3, #3
 80141f6:	6123      	str	r3, [r4, #16]
 80141f8:	f02b 0304 	bic.w	r3, fp, #4
 80141fc:	6023      	str	r3, [r4, #0]
 80141fe:	f04f 0900 	mov.w	r9, #0
 8014202:	9700      	str	r7, [sp, #0]
 8014204:	4633      	mov	r3, r6
 8014206:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014208:	4621      	mov	r1, r4
 801420a:	4628      	mov	r0, r5
 801420c:	f000 f9d2 	bl	80145b4 <_printf_common>
 8014210:	3001      	adds	r0, #1
 8014212:	f040 808d 	bne.w	8014330 <_printf_float+0x1d0>
 8014216:	f04f 30ff 	mov.w	r0, #4294967295
 801421a:	b00d      	add	sp, #52	@ 0x34
 801421c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014220:	4642      	mov	r2, r8
 8014222:	464b      	mov	r3, r9
 8014224:	4640      	mov	r0, r8
 8014226:	4649      	mov	r1, r9
 8014228:	f7f4 fcb0 	bl	8008b8c <__aeabi_dcmpun>
 801422c:	b140      	cbz	r0, 8014240 <_printf_float+0xe0>
 801422e:	464b      	mov	r3, r9
 8014230:	2b00      	cmp	r3, #0
 8014232:	bfbc      	itt	lt
 8014234:	232d      	movlt	r3, #45	@ 0x2d
 8014236:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801423a:	4a7e      	ldr	r2, [pc, #504]	@ (8014434 <_printf_float+0x2d4>)
 801423c:	4b7e      	ldr	r3, [pc, #504]	@ (8014438 <_printf_float+0x2d8>)
 801423e:	e7d4      	b.n	80141ea <_printf_float+0x8a>
 8014240:	6863      	ldr	r3, [r4, #4]
 8014242:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8014246:	9206      	str	r2, [sp, #24]
 8014248:	1c5a      	adds	r2, r3, #1
 801424a:	d13b      	bne.n	80142c4 <_printf_float+0x164>
 801424c:	2306      	movs	r3, #6
 801424e:	6063      	str	r3, [r4, #4]
 8014250:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8014254:	2300      	movs	r3, #0
 8014256:	6022      	str	r2, [r4, #0]
 8014258:	9303      	str	r3, [sp, #12]
 801425a:	ab0a      	add	r3, sp, #40	@ 0x28
 801425c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014260:	ab09      	add	r3, sp, #36	@ 0x24
 8014262:	9300      	str	r3, [sp, #0]
 8014264:	6861      	ldr	r1, [r4, #4]
 8014266:	ec49 8b10 	vmov	d0, r8, r9
 801426a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801426e:	4628      	mov	r0, r5
 8014270:	f7ff fed6 	bl	8014020 <__cvt>
 8014274:	9b06      	ldr	r3, [sp, #24]
 8014276:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014278:	2b47      	cmp	r3, #71	@ 0x47
 801427a:	4680      	mov	r8, r0
 801427c:	d129      	bne.n	80142d2 <_printf_float+0x172>
 801427e:	1cc8      	adds	r0, r1, #3
 8014280:	db02      	blt.n	8014288 <_printf_float+0x128>
 8014282:	6863      	ldr	r3, [r4, #4]
 8014284:	4299      	cmp	r1, r3
 8014286:	dd41      	ble.n	801430c <_printf_float+0x1ac>
 8014288:	f1aa 0a02 	sub.w	sl, sl, #2
 801428c:	fa5f fa8a 	uxtb.w	sl, sl
 8014290:	3901      	subs	r1, #1
 8014292:	4652      	mov	r2, sl
 8014294:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014298:	9109      	str	r1, [sp, #36]	@ 0x24
 801429a:	f7ff ff26 	bl	80140ea <__exponent>
 801429e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80142a0:	1813      	adds	r3, r2, r0
 80142a2:	2a01      	cmp	r2, #1
 80142a4:	4681      	mov	r9, r0
 80142a6:	6123      	str	r3, [r4, #16]
 80142a8:	dc02      	bgt.n	80142b0 <_printf_float+0x150>
 80142aa:	6822      	ldr	r2, [r4, #0]
 80142ac:	07d2      	lsls	r2, r2, #31
 80142ae:	d501      	bpl.n	80142b4 <_printf_float+0x154>
 80142b0:	3301      	adds	r3, #1
 80142b2:	6123      	str	r3, [r4, #16]
 80142b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d0a2      	beq.n	8014202 <_printf_float+0xa2>
 80142bc:	232d      	movs	r3, #45	@ 0x2d
 80142be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80142c2:	e79e      	b.n	8014202 <_printf_float+0xa2>
 80142c4:	9a06      	ldr	r2, [sp, #24]
 80142c6:	2a47      	cmp	r2, #71	@ 0x47
 80142c8:	d1c2      	bne.n	8014250 <_printf_float+0xf0>
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d1c0      	bne.n	8014250 <_printf_float+0xf0>
 80142ce:	2301      	movs	r3, #1
 80142d0:	e7bd      	b.n	801424e <_printf_float+0xee>
 80142d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80142d6:	d9db      	bls.n	8014290 <_printf_float+0x130>
 80142d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80142dc:	d118      	bne.n	8014310 <_printf_float+0x1b0>
 80142de:	2900      	cmp	r1, #0
 80142e0:	6863      	ldr	r3, [r4, #4]
 80142e2:	dd0b      	ble.n	80142fc <_printf_float+0x19c>
 80142e4:	6121      	str	r1, [r4, #16]
 80142e6:	b913      	cbnz	r3, 80142ee <_printf_float+0x18e>
 80142e8:	6822      	ldr	r2, [r4, #0]
 80142ea:	07d0      	lsls	r0, r2, #31
 80142ec:	d502      	bpl.n	80142f4 <_printf_float+0x194>
 80142ee:	3301      	adds	r3, #1
 80142f0:	440b      	add	r3, r1
 80142f2:	6123      	str	r3, [r4, #16]
 80142f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80142f6:	f04f 0900 	mov.w	r9, #0
 80142fa:	e7db      	b.n	80142b4 <_printf_float+0x154>
 80142fc:	b913      	cbnz	r3, 8014304 <_printf_float+0x1a4>
 80142fe:	6822      	ldr	r2, [r4, #0]
 8014300:	07d2      	lsls	r2, r2, #31
 8014302:	d501      	bpl.n	8014308 <_printf_float+0x1a8>
 8014304:	3302      	adds	r3, #2
 8014306:	e7f4      	b.n	80142f2 <_printf_float+0x192>
 8014308:	2301      	movs	r3, #1
 801430a:	e7f2      	b.n	80142f2 <_printf_float+0x192>
 801430c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8014310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014312:	4299      	cmp	r1, r3
 8014314:	db05      	blt.n	8014322 <_printf_float+0x1c2>
 8014316:	6823      	ldr	r3, [r4, #0]
 8014318:	6121      	str	r1, [r4, #16]
 801431a:	07d8      	lsls	r0, r3, #31
 801431c:	d5ea      	bpl.n	80142f4 <_printf_float+0x194>
 801431e:	1c4b      	adds	r3, r1, #1
 8014320:	e7e7      	b.n	80142f2 <_printf_float+0x192>
 8014322:	2900      	cmp	r1, #0
 8014324:	bfd4      	ite	le
 8014326:	f1c1 0202 	rsble	r2, r1, #2
 801432a:	2201      	movgt	r2, #1
 801432c:	4413      	add	r3, r2
 801432e:	e7e0      	b.n	80142f2 <_printf_float+0x192>
 8014330:	6823      	ldr	r3, [r4, #0]
 8014332:	055a      	lsls	r2, r3, #21
 8014334:	d407      	bmi.n	8014346 <_printf_float+0x1e6>
 8014336:	6923      	ldr	r3, [r4, #16]
 8014338:	4642      	mov	r2, r8
 801433a:	4631      	mov	r1, r6
 801433c:	4628      	mov	r0, r5
 801433e:	47b8      	blx	r7
 8014340:	3001      	adds	r0, #1
 8014342:	d12b      	bne.n	801439c <_printf_float+0x23c>
 8014344:	e767      	b.n	8014216 <_printf_float+0xb6>
 8014346:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801434a:	f240 80dd 	bls.w	8014508 <_printf_float+0x3a8>
 801434e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014352:	2200      	movs	r2, #0
 8014354:	2300      	movs	r3, #0
 8014356:	f7f4 fbe7 	bl	8008b28 <__aeabi_dcmpeq>
 801435a:	2800      	cmp	r0, #0
 801435c:	d033      	beq.n	80143c6 <_printf_float+0x266>
 801435e:	4a37      	ldr	r2, [pc, #220]	@ (801443c <_printf_float+0x2dc>)
 8014360:	2301      	movs	r3, #1
 8014362:	4631      	mov	r1, r6
 8014364:	4628      	mov	r0, r5
 8014366:	47b8      	blx	r7
 8014368:	3001      	adds	r0, #1
 801436a:	f43f af54 	beq.w	8014216 <_printf_float+0xb6>
 801436e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8014372:	4543      	cmp	r3, r8
 8014374:	db02      	blt.n	801437c <_printf_float+0x21c>
 8014376:	6823      	ldr	r3, [r4, #0]
 8014378:	07d8      	lsls	r0, r3, #31
 801437a:	d50f      	bpl.n	801439c <_printf_float+0x23c>
 801437c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014380:	4631      	mov	r1, r6
 8014382:	4628      	mov	r0, r5
 8014384:	47b8      	blx	r7
 8014386:	3001      	adds	r0, #1
 8014388:	f43f af45 	beq.w	8014216 <_printf_float+0xb6>
 801438c:	f04f 0900 	mov.w	r9, #0
 8014390:	f108 38ff 	add.w	r8, r8, #4294967295
 8014394:	f104 0a1a 	add.w	sl, r4, #26
 8014398:	45c8      	cmp	r8, r9
 801439a:	dc09      	bgt.n	80143b0 <_printf_float+0x250>
 801439c:	6823      	ldr	r3, [r4, #0]
 801439e:	079b      	lsls	r3, r3, #30
 80143a0:	f100 8103 	bmi.w	80145aa <_printf_float+0x44a>
 80143a4:	68e0      	ldr	r0, [r4, #12]
 80143a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80143a8:	4298      	cmp	r0, r3
 80143aa:	bfb8      	it	lt
 80143ac:	4618      	movlt	r0, r3
 80143ae:	e734      	b.n	801421a <_printf_float+0xba>
 80143b0:	2301      	movs	r3, #1
 80143b2:	4652      	mov	r2, sl
 80143b4:	4631      	mov	r1, r6
 80143b6:	4628      	mov	r0, r5
 80143b8:	47b8      	blx	r7
 80143ba:	3001      	adds	r0, #1
 80143bc:	f43f af2b 	beq.w	8014216 <_printf_float+0xb6>
 80143c0:	f109 0901 	add.w	r9, r9, #1
 80143c4:	e7e8      	b.n	8014398 <_printf_float+0x238>
 80143c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	dc39      	bgt.n	8014440 <_printf_float+0x2e0>
 80143cc:	4a1b      	ldr	r2, [pc, #108]	@ (801443c <_printf_float+0x2dc>)
 80143ce:	2301      	movs	r3, #1
 80143d0:	4631      	mov	r1, r6
 80143d2:	4628      	mov	r0, r5
 80143d4:	47b8      	blx	r7
 80143d6:	3001      	adds	r0, #1
 80143d8:	f43f af1d 	beq.w	8014216 <_printf_float+0xb6>
 80143dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80143e0:	ea59 0303 	orrs.w	r3, r9, r3
 80143e4:	d102      	bne.n	80143ec <_printf_float+0x28c>
 80143e6:	6823      	ldr	r3, [r4, #0]
 80143e8:	07d9      	lsls	r1, r3, #31
 80143ea:	d5d7      	bpl.n	801439c <_printf_float+0x23c>
 80143ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80143f0:	4631      	mov	r1, r6
 80143f2:	4628      	mov	r0, r5
 80143f4:	47b8      	blx	r7
 80143f6:	3001      	adds	r0, #1
 80143f8:	f43f af0d 	beq.w	8014216 <_printf_float+0xb6>
 80143fc:	f04f 0a00 	mov.w	sl, #0
 8014400:	f104 0b1a 	add.w	fp, r4, #26
 8014404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014406:	425b      	negs	r3, r3
 8014408:	4553      	cmp	r3, sl
 801440a:	dc01      	bgt.n	8014410 <_printf_float+0x2b0>
 801440c:	464b      	mov	r3, r9
 801440e:	e793      	b.n	8014338 <_printf_float+0x1d8>
 8014410:	2301      	movs	r3, #1
 8014412:	465a      	mov	r2, fp
 8014414:	4631      	mov	r1, r6
 8014416:	4628      	mov	r0, r5
 8014418:	47b8      	blx	r7
 801441a:	3001      	adds	r0, #1
 801441c:	f43f aefb 	beq.w	8014216 <_printf_float+0xb6>
 8014420:	f10a 0a01 	add.w	sl, sl, #1
 8014424:	e7ee      	b.n	8014404 <_printf_float+0x2a4>
 8014426:	bf00      	nop
 8014428:	7fefffff 	.word	0x7fefffff
 801442c:	080191b4 	.word	0x080191b4
 8014430:	080191b0 	.word	0x080191b0
 8014434:	080191bc 	.word	0x080191bc
 8014438:	080191b8 	.word	0x080191b8
 801443c:	080192f6 	.word	0x080192f6
 8014440:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014442:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014446:	4553      	cmp	r3, sl
 8014448:	bfa8      	it	ge
 801444a:	4653      	movge	r3, sl
 801444c:	2b00      	cmp	r3, #0
 801444e:	4699      	mov	r9, r3
 8014450:	dc36      	bgt.n	80144c0 <_printf_float+0x360>
 8014452:	f04f 0b00 	mov.w	fp, #0
 8014456:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801445a:	f104 021a 	add.w	r2, r4, #26
 801445e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014460:	9306      	str	r3, [sp, #24]
 8014462:	eba3 0309 	sub.w	r3, r3, r9
 8014466:	455b      	cmp	r3, fp
 8014468:	dc31      	bgt.n	80144ce <_printf_float+0x36e>
 801446a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801446c:	459a      	cmp	sl, r3
 801446e:	dc3a      	bgt.n	80144e6 <_printf_float+0x386>
 8014470:	6823      	ldr	r3, [r4, #0]
 8014472:	07da      	lsls	r2, r3, #31
 8014474:	d437      	bmi.n	80144e6 <_printf_float+0x386>
 8014476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014478:	ebaa 0903 	sub.w	r9, sl, r3
 801447c:	9b06      	ldr	r3, [sp, #24]
 801447e:	ebaa 0303 	sub.w	r3, sl, r3
 8014482:	4599      	cmp	r9, r3
 8014484:	bfa8      	it	ge
 8014486:	4699      	movge	r9, r3
 8014488:	f1b9 0f00 	cmp.w	r9, #0
 801448c:	dc33      	bgt.n	80144f6 <_printf_float+0x396>
 801448e:	f04f 0800 	mov.w	r8, #0
 8014492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014496:	f104 0b1a 	add.w	fp, r4, #26
 801449a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801449c:	ebaa 0303 	sub.w	r3, sl, r3
 80144a0:	eba3 0309 	sub.w	r3, r3, r9
 80144a4:	4543      	cmp	r3, r8
 80144a6:	f77f af79 	ble.w	801439c <_printf_float+0x23c>
 80144aa:	2301      	movs	r3, #1
 80144ac:	465a      	mov	r2, fp
 80144ae:	4631      	mov	r1, r6
 80144b0:	4628      	mov	r0, r5
 80144b2:	47b8      	blx	r7
 80144b4:	3001      	adds	r0, #1
 80144b6:	f43f aeae 	beq.w	8014216 <_printf_float+0xb6>
 80144ba:	f108 0801 	add.w	r8, r8, #1
 80144be:	e7ec      	b.n	801449a <_printf_float+0x33a>
 80144c0:	4642      	mov	r2, r8
 80144c2:	4631      	mov	r1, r6
 80144c4:	4628      	mov	r0, r5
 80144c6:	47b8      	blx	r7
 80144c8:	3001      	adds	r0, #1
 80144ca:	d1c2      	bne.n	8014452 <_printf_float+0x2f2>
 80144cc:	e6a3      	b.n	8014216 <_printf_float+0xb6>
 80144ce:	2301      	movs	r3, #1
 80144d0:	4631      	mov	r1, r6
 80144d2:	4628      	mov	r0, r5
 80144d4:	9206      	str	r2, [sp, #24]
 80144d6:	47b8      	blx	r7
 80144d8:	3001      	adds	r0, #1
 80144da:	f43f ae9c 	beq.w	8014216 <_printf_float+0xb6>
 80144de:	9a06      	ldr	r2, [sp, #24]
 80144e0:	f10b 0b01 	add.w	fp, fp, #1
 80144e4:	e7bb      	b.n	801445e <_printf_float+0x2fe>
 80144e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80144ea:	4631      	mov	r1, r6
 80144ec:	4628      	mov	r0, r5
 80144ee:	47b8      	blx	r7
 80144f0:	3001      	adds	r0, #1
 80144f2:	d1c0      	bne.n	8014476 <_printf_float+0x316>
 80144f4:	e68f      	b.n	8014216 <_printf_float+0xb6>
 80144f6:	9a06      	ldr	r2, [sp, #24]
 80144f8:	464b      	mov	r3, r9
 80144fa:	4442      	add	r2, r8
 80144fc:	4631      	mov	r1, r6
 80144fe:	4628      	mov	r0, r5
 8014500:	47b8      	blx	r7
 8014502:	3001      	adds	r0, #1
 8014504:	d1c3      	bne.n	801448e <_printf_float+0x32e>
 8014506:	e686      	b.n	8014216 <_printf_float+0xb6>
 8014508:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801450c:	f1ba 0f01 	cmp.w	sl, #1
 8014510:	dc01      	bgt.n	8014516 <_printf_float+0x3b6>
 8014512:	07db      	lsls	r3, r3, #31
 8014514:	d536      	bpl.n	8014584 <_printf_float+0x424>
 8014516:	2301      	movs	r3, #1
 8014518:	4642      	mov	r2, r8
 801451a:	4631      	mov	r1, r6
 801451c:	4628      	mov	r0, r5
 801451e:	47b8      	blx	r7
 8014520:	3001      	adds	r0, #1
 8014522:	f43f ae78 	beq.w	8014216 <_printf_float+0xb6>
 8014526:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801452a:	4631      	mov	r1, r6
 801452c:	4628      	mov	r0, r5
 801452e:	47b8      	blx	r7
 8014530:	3001      	adds	r0, #1
 8014532:	f43f ae70 	beq.w	8014216 <_printf_float+0xb6>
 8014536:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801453a:	2200      	movs	r2, #0
 801453c:	2300      	movs	r3, #0
 801453e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014542:	f7f4 faf1 	bl	8008b28 <__aeabi_dcmpeq>
 8014546:	b9c0      	cbnz	r0, 801457a <_printf_float+0x41a>
 8014548:	4653      	mov	r3, sl
 801454a:	f108 0201 	add.w	r2, r8, #1
 801454e:	4631      	mov	r1, r6
 8014550:	4628      	mov	r0, r5
 8014552:	47b8      	blx	r7
 8014554:	3001      	adds	r0, #1
 8014556:	d10c      	bne.n	8014572 <_printf_float+0x412>
 8014558:	e65d      	b.n	8014216 <_printf_float+0xb6>
 801455a:	2301      	movs	r3, #1
 801455c:	465a      	mov	r2, fp
 801455e:	4631      	mov	r1, r6
 8014560:	4628      	mov	r0, r5
 8014562:	47b8      	blx	r7
 8014564:	3001      	adds	r0, #1
 8014566:	f43f ae56 	beq.w	8014216 <_printf_float+0xb6>
 801456a:	f108 0801 	add.w	r8, r8, #1
 801456e:	45d0      	cmp	r8, sl
 8014570:	dbf3      	blt.n	801455a <_printf_float+0x3fa>
 8014572:	464b      	mov	r3, r9
 8014574:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014578:	e6df      	b.n	801433a <_printf_float+0x1da>
 801457a:	f04f 0800 	mov.w	r8, #0
 801457e:	f104 0b1a 	add.w	fp, r4, #26
 8014582:	e7f4      	b.n	801456e <_printf_float+0x40e>
 8014584:	2301      	movs	r3, #1
 8014586:	4642      	mov	r2, r8
 8014588:	e7e1      	b.n	801454e <_printf_float+0x3ee>
 801458a:	2301      	movs	r3, #1
 801458c:	464a      	mov	r2, r9
 801458e:	4631      	mov	r1, r6
 8014590:	4628      	mov	r0, r5
 8014592:	47b8      	blx	r7
 8014594:	3001      	adds	r0, #1
 8014596:	f43f ae3e 	beq.w	8014216 <_printf_float+0xb6>
 801459a:	f108 0801 	add.w	r8, r8, #1
 801459e:	68e3      	ldr	r3, [r4, #12]
 80145a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80145a2:	1a5b      	subs	r3, r3, r1
 80145a4:	4543      	cmp	r3, r8
 80145a6:	dcf0      	bgt.n	801458a <_printf_float+0x42a>
 80145a8:	e6fc      	b.n	80143a4 <_printf_float+0x244>
 80145aa:	f04f 0800 	mov.w	r8, #0
 80145ae:	f104 0919 	add.w	r9, r4, #25
 80145b2:	e7f4      	b.n	801459e <_printf_float+0x43e>

080145b4 <_printf_common>:
 80145b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145b8:	4616      	mov	r6, r2
 80145ba:	4698      	mov	r8, r3
 80145bc:	688a      	ldr	r2, [r1, #8]
 80145be:	690b      	ldr	r3, [r1, #16]
 80145c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80145c4:	4293      	cmp	r3, r2
 80145c6:	bfb8      	it	lt
 80145c8:	4613      	movlt	r3, r2
 80145ca:	6033      	str	r3, [r6, #0]
 80145cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80145d0:	4607      	mov	r7, r0
 80145d2:	460c      	mov	r4, r1
 80145d4:	b10a      	cbz	r2, 80145da <_printf_common+0x26>
 80145d6:	3301      	adds	r3, #1
 80145d8:	6033      	str	r3, [r6, #0]
 80145da:	6823      	ldr	r3, [r4, #0]
 80145dc:	0699      	lsls	r1, r3, #26
 80145de:	bf42      	ittt	mi
 80145e0:	6833      	ldrmi	r3, [r6, #0]
 80145e2:	3302      	addmi	r3, #2
 80145e4:	6033      	strmi	r3, [r6, #0]
 80145e6:	6825      	ldr	r5, [r4, #0]
 80145e8:	f015 0506 	ands.w	r5, r5, #6
 80145ec:	d106      	bne.n	80145fc <_printf_common+0x48>
 80145ee:	f104 0a19 	add.w	sl, r4, #25
 80145f2:	68e3      	ldr	r3, [r4, #12]
 80145f4:	6832      	ldr	r2, [r6, #0]
 80145f6:	1a9b      	subs	r3, r3, r2
 80145f8:	42ab      	cmp	r3, r5
 80145fa:	dc26      	bgt.n	801464a <_printf_common+0x96>
 80145fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8014600:	6822      	ldr	r2, [r4, #0]
 8014602:	3b00      	subs	r3, #0
 8014604:	bf18      	it	ne
 8014606:	2301      	movne	r3, #1
 8014608:	0692      	lsls	r2, r2, #26
 801460a:	d42b      	bmi.n	8014664 <_printf_common+0xb0>
 801460c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014610:	4641      	mov	r1, r8
 8014612:	4638      	mov	r0, r7
 8014614:	47c8      	blx	r9
 8014616:	3001      	adds	r0, #1
 8014618:	d01e      	beq.n	8014658 <_printf_common+0xa4>
 801461a:	6823      	ldr	r3, [r4, #0]
 801461c:	6922      	ldr	r2, [r4, #16]
 801461e:	f003 0306 	and.w	r3, r3, #6
 8014622:	2b04      	cmp	r3, #4
 8014624:	bf02      	ittt	eq
 8014626:	68e5      	ldreq	r5, [r4, #12]
 8014628:	6833      	ldreq	r3, [r6, #0]
 801462a:	1aed      	subeq	r5, r5, r3
 801462c:	68a3      	ldr	r3, [r4, #8]
 801462e:	bf0c      	ite	eq
 8014630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014634:	2500      	movne	r5, #0
 8014636:	4293      	cmp	r3, r2
 8014638:	bfc4      	itt	gt
 801463a:	1a9b      	subgt	r3, r3, r2
 801463c:	18ed      	addgt	r5, r5, r3
 801463e:	2600      	movs	r6, #0
 8014640:	341a      	adds	r4, #26
 8014642:	42b5      	cmp	r5, r6
 8014644:	d11a      	bne.n	801467c <_printf_common+0xc8>
 8014646:	2000      	movs	r0, #0
 8014648:	e008      	b.n	801465c <_printf_common+0xa8>
 801464a:	2301      	movs	r3, #1
 801464c:	4652      	mov	r2, sl
 801464e:	4641      	mov	r1, r8
 8014650:	4638      	mov	r0, r7
 8014652:	47c8      	blx	r9
 8014654:	3001      	adds	r0, #1
 8014656:	d103      	bne.n	8014660 <_printf_common+0xac>
 8014658:	f04f 30ff 	mov.w	r0, #4294967295
 801465c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014660:	3501      	adds	r5, #1
 8014662:	e7c6      	b.n	80145f2 <_printf_common+0x3e>
 8014664:	18e1      	adds	r1, r4, r3
 8014666:	1c5a      	adds	r2, r3, #1
 8014668:	2030      	movs	r0, #48	@ 0x30
 801466a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801466e:	4422      	add	r2, r4
 8014670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014674:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014678:	3302      	adds	r3, #2
 801467a:	e7c7      	b.n	801460c <_printf_common+0x58>
 801467c:	2301      	movs	r3, #1
 801467e:	4622      	mov	r2, r4
 8014680:	4641      	mov	r1, r8
 8014682:	4638      	mov	r0, r7
 8014684:	47c8      	blx	r9
 8014686:	3001      	adds	r0, #1
 8014688:	d0e6      	beq.n	8014658 <_printf_common+0xa4>
 801468a:	3601      	adds	r6, #1
 801468c:	e7d9      	b.n	8014642 <_printf_common+0x8e>
	...

08014690 <_printf_i>:
 8014690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014694:	7e0f      	ldrb	r7, [r1, #24]
 8014696:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014698:	2f78      	cmp	r7, #120	@ 0x78
 801469a:	4691      	mov	r9, r2
 801469c:	4680      	mov	r8, r0
 801469e:	460c      	mov	r4, r1
 80146a0:	469a      	mov	sl, r3
 80146a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80146a6:	d807      	bhi.n	80146b8 <_printf_i+0x28>
 80146a8:	2f62      	cmp	r7, #98	@ 0x62
 80146aa:	d80a      	bhi.n	80146c2 <_printf_i+0x32>
 80146ac:	2f00      	cmp	r7, #0
 80146ae:	f000 80d1 	beq.w	8014854 <_printf_i+0x1c4>
 80146b2:	2f58      	cmp	r7, #88	@ 0x58
 80146b4:	f000 80b8 	beq.w	8014828 <_printf_i+0x198>
 80146b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80146bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80146c0:	e03a      	b.n	8014738 <_printf_i+0xa8>
 80146c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80146c6:	2b15      	cmp	r3, #21
 80146c8:	d8f6      	bhi.n	80146b8 <_printf_i+0x28>
 80146ca:	a101      	add	r1, pc, #4	@ (adr r1, 80146d0 <_printf_i+0x40>)
 80146cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80146d0:	08014729 	.word	0x08014729
 80146d4:	0801473d 	.word	0x0801473d
 80146d8:	080146b9 	.word	0x080146b9
 80146dc:	080146b9 	.word	0x080146b9
 80146e0:	080146b9 	.word	0x080146b9
 80146e4:	080146b9 	.word	0x080146b9
 80146e8:	0801473d 	.word	0x0801473d
 80146ec:	080146b9 	.word	0x080146b9
 80146f0:	080146b9 	.word	0x080146b9
 80146f4:	080146b9 	.word	0x080146b9
 80146f8:	080146b9 	.word	0x080146b9
 80146fc:	0801483b 	.word	0x0801483b
 8014700:	08014767 	.word	0x08014767
 8014704:	080147f5 	.word	0x080147f5
 8014708:	080146b9 	.word	0x080146b9
 801470c:	080146b9 	.word	0x080146b9
 8014710:	0801485d 	.word	0x0801485d
 8014714:	080146b9 	.word	0x080146b9
 8014718:	08014767 	.word	0x08014767
 801471c:	080146b9 	.word	0x080146b9
 8014720:	080146b9 	.word	0x080146b9
 8014724:	080147fd 	.word	0x080147fd
 8014728:	6833      	ldr	r3, [r6, #0]
 801472a:	1d1a      	adds	r2, r3, #4
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	6032      	str	r2, [r6, #0]
 8014730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014738:	2301      	movs	r3, #1
 801473a:	e09c      	b.n	8014876 <_printf_i+0x1e6>
 801473c:	6833      	ldr	r3, [r6, #0]
 801473e:	6820      	ldr	r0, [r4, #0]
 8014740:	1d19      	adds	r1, r3, #4
 8014742:	6031      	str	r1, [r6, #0]
 8014744:	0606      	lsls	r6, r0, #24
 8014746:	d501      	bpl.n	801474c <_printf_i+0xbc>
 8014748:	681d      	ldr	r5, [r3, #0]
 801474a:	e003      	b.n	8014754 <_printf_i+0xc4>
 801474c:	0645      	lsls	r5, r0, #25
 801474e:	d5fb      	bpl.n	8014748 <_printf_i+0xb8>
 8014750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014754:	2d00      	cmp	r5, #0
 8014756:	da03      	bge.n	8014760 <_printf_i+0xd0>
 8014758:	232d      	movs	r3, #45	@ 0x2d
 801475a:	426d      	negs	r5, r5
 801475c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014760:	4858      	ldr	r0, [pc, #352]	@ (80148c4 <_printf_i+0x234>)
 8014762:	230a      	movs	r3, #10
 8014764:	e011      	b.n	801478a <_printf_i+0xfa>
 8014766:	6821      	ldr	r1, [r4, #0]
 8014768:	6833      	ldr	r3, [r6, #0]
 801476a:	0608      	lsls	r0, r1, #24
 801476c:	f853 5b04 	ldr.w	r5, [r3], #4
 8014770:	d402      	bmi.n	8014778 <_printf_i+0xe8>
 8014772:	0649      	lsls	r1, r1, #25
 8014774:	bf48      	it	mi
 8014776:	b2ad      	uxthmi	r5, r5
 8014778:	2f6f      	cmp	r7, #111	@ 0x6f
 801477a:	4852      	ldr	r0, [pc, #328]	@ (80148c4 <_printf_i+0x234>)
 801477c:	6033      	str	r3, [r6, #0]
 801477e:	bf14      	ite	ne
 8014780:	230a      	movne	r3, #10
 8014782:	2308      	moveq	r3, #8
 8014784:	2100      	movs	r1, #0
 8014786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801478a:	6866      	ldr	r6, [r4, #4]
 801478c:	60a6      	str	r6, [r4, #8]
 801478e:	2e00      	cmp	r6, #0
 8014790:	db05      	blt.n	801479e <_printf_i+0x10e>
 8014792:	6821      	ldr	r1, [r4, #0]
 8014794:	432e      	orrs	r6, r5
 8014796:	f021 0104 	bic.w	r1, r1, #4
 801479a:	6021      	str	r1, [r4, #0]
 801479c:	d04b      	beq.n	8014836 <_printf_i+0x1a6>
 801479e:	4616      	mov	r6, r2
 80147a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80147a4:	fb03 5711 	mls	r7, r3, r1, r5
 80147a8:	5dc7      	ldrb	r7, [r0, r7]
 80147aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80147ae:	462f      	mov	r7, r5
 80147b0:	42bb      	cmp	r3, r7
 80147b2:	460d      	mov	r5, r1
 80147b4:	d9f4      	bls.n	80147a0 <_printf_i+0x110>
 80147b6:	2b08      	cmp	r3, #8
 80147b8:	d10b      	bne.n	80147d2 <_printf_i+0x142>
 80147ba:	6823      	ldr	r3, [r4, #0]
 80147bc:	07df      	lsls	r7, r3, #31
 80147be:	d508      	bpl.n	80147d2 <_printf_i+0x142>
 80147c0:	6923      	ldr	r3, [r4, #16]
 80147c2:	6861      	ldr	r1, [r4, #4]
 80147c4:	4299      	cmp	r1, r3
 80147c6:	bfde      	ittt	le
 80147c8:	2330      	movle	r3, #48	@ 0x30
 80147ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80147ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80147d2:	1b92      	subs	r2, r2, r6
 80147d4:	6122      	str	r2, [r4, #16]
 80147d6:	f8cd a000 	str.w	sl, [sp]
 80147da:	464b      	mov	r3, r9
 80147dc:	aa03      	add	r2, sp, #12
 80147de:	4621      	mov	r1, r4
 80147e0:	4640      	mov	r0, r8
 80147e2:	f7ff fee7 	bl	80145b4 <_printf_common>
 80147e6:	3001      	adds	r0, #1
 80147e8:	d14a      	bne.n	8014880 <_printf_i+0x1f0>
 80147ea:	f04f 30ff 	mov.w	r0, #4294967295
 80147ee:	b004      	add	sp, #16
 80147f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147f4:	6823      	ldr	r3, [r4, #0]
 80147f6:	f043 0320 	orr.w	r3, r3, #32
 80147fa:	6023      	str	r3, [r4, #0]
 80147fc:	4832      	ldr	r0, [pc, #200]	@ (80148c8 <_printf_i+0x238>)
 80147fe:	2778      	movs	r7, #120	@ 0x78
 8014800:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014804:	6823      	ldr	r3, [r4, #0]
 8014806:	6831      	ldr	r1, [r6, #0]
 8014808:	061f      	lsls	r7, r3, #24
 801480a:	f851 5b04 	ldr.w	r5, [r1], #4
 801480e:	d402      	bmi.n	8014816 <_printf_i+0x186>
 8014810:	065f      	lsls	r7, r3, #25
 8014812:	bf48      	it	mi
 8014814:	b2ad      	uxthmi	r5, r5
 8014816:	6031      	str	r1, [r6, #0]
 8014818:	07d9      	lsls	r1, r3, #31
 801481a:	bf44      	itt	mi
 801481c:	f043 0320 	orrmi.w	r3, r3, #32
 8014820:	6023      	strmi	r3, [r4, #0]
 8014822:	b11d      	cbz	r5, 801482c <_printf_i+0x19c>
 8014824:	2310      	movs	r3, #16
 8014826:	e7ad      	b.n	8014784 <_printf_i+0xf4>
 8014828:	4826      	ldr	r0, [pc, #152]	@ (80148c4 <_printf_i+0x234>)
 801482a:	e7e9      	b.n	8014800 <_printf_i+0x170>
 801482c:	6823      	ldr	r3, [r4, #0]
 801482e:	f023 0320 	bic.w	r3, r3, #32
 8014832:	6023      	str	r3, [r4, #0]
 8014834:	e7f6      	b.n	8014824 <_printf_i+0x194>
 8014836:	4616      	mov	r6, r2
 8014838:	e7bd      	b.n	80147b6 <_printf_i+0x126>
 801483a:	6833      	ldr	r3, [r6, #0]
 801483c:	6825      	ldr	r5, [r4, #0]
 801483e:	6961      	ldr	r1, [r4, #20]
 8014840:	1d18      	adds	r0, r3, #4
 8014842:	6030      	str	r0, [r6, #0]
 8014844:	062e      	lsls	r6, r5, #24
 8014846:	681b      	ldr	r3, [r3, #0]
 8014848:	d501      	bpl.n	801484e <_printf_i+0x1be>
 801484a:	6019      	str	r1, [r3, #0]
 801484c:	e002      	b.n	8014854 <_printf_i+0x1c4>
 801484e:	0668      	lsls	r0, r5, #25
 8014850:	d5fb      	bpl.n	801484a <_printf_i+0x1ba>
 8014852:	8019      	strh	r1, [r3, #0]
 8014854:	2300      	movs	r3, #0
 8014856:	6123      	str	r3, [r4, #16]
 8014858:	4616      	mov	r6, r2
 801485a:	e7bc      	b.n	80147d6 <_printf_i+0x146>
 801485c:	6833      	ldr	r3, [r6, #0]
 801485e:	1d1a      	adds	r2, r3, #4
 8014860:	6032      	str	r2, [r6, #0]
 8014862:	681e      	ldr	r6, [r3, #0]
 8014864:	6862      	ldr	r2, [r4, #4]
 8014866:	2100      	movs	r1, #0
 8014868:	4630      	mov	r0, r6
 801486a:	f7f3 fce1 	bl	8008230 <memchr>
 801486e:	b108      	cbz	r0, 8014874 <_printf_i+0x1e4>
 8014870:	1b80      	subs	r0, r0, r6
 8014872:	6060      	str	r0, [r4, #4]
 8014874:	6863      	ldr	r3, [r4, #4]
 8014876:	6123      	str	r3, [r4, #16]
 8014878:	2300      	movs	r3, #0
 801487a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801487e:	e7aa      	b.n	80147d6 <_printf_i+0x146>
 8014880:	6923      	ldr	r3, [r4, #16]
 8014882:	4632      	mov	r2, r6
 8014884:	4649      	mov	r1, r9
 8014886:	4640      	mov	r0, r8
 8014888:	47d0      	blx	sl
 801488a:	3001      	adds	r0, #1
 801488c:	d0ad      	beq.n	80147ea <_printf_i+0x15a>
 801488e:	6823      	ldr	r3, [r4, #0]
 8014890:	079b      	lsls	r3, r3, #30
 8014892:	d413      	bmi.n	80148bc <_printf_i+0x22c>
 8014894:	68e0      	ldr	r0, [r4, #12]
 8014896:	9b03      	ldr	r3, [sp, #12]
 8014898:	4298      	cmp	r0, r3
 801489a:	bfb8      	it	lt
 801489c:	4618      	movlt	r0, r3
 801489e:	e7a6      	b.n	80147ee <_printf_i+0x15e>
 80148a0:	2301      	movs	r3, #1
 80148a2:	4632      	mov	r2, r6
 80148a4:	4649      	mov	r1, r9
 80148a6:	4640      	mov	r0, r8
 80148a8:	47d0      	blx	sl
 80148aa:	3001      	adds	r0, #1
 80148ac:	d09d      	beq.n	80147ea <_printf_i+0x15a>
 80148ae:	3501      	adds	r5, #1
 80148b0:	68e3      	ldr	r3, [r4, #12]
 80148b2:	9903      	ldr	r1, [sp, #12]
 80148b4:	1a5b      	subs	r3, r3, r1
 80148b6:	42ab      	cmp	r3, r5
 80148b8:	dcf2      	bgt.n	80148a0 <_printf_i+0x210>
 80148ba:	e7eb      	b.n	8014894 <_printf_i+0x204>
 80148bc:	2500      	movs	r5, #0
 80148be:	f104 0619 	add.w	r6, r4, #25
 80148c2:	e7f5      	b.n	80148b0 <_printf_i+0x220>
 80148c4:	080191c0 	.word	0x080191c0
 80148c8:	080191d1 	.word	0x080191d1

080148cc <_scanf_float>:
 80148cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148d0:	b087      	sub	sp, #28
 80148d2:	4691      	mov	r9, r2
 80148d4:	9303      	str	r3, [sp, #12]
 80148d6:	688b      	ldr	r3, [r1, #8]
 80148d8:	1e5a      	subs	r2, r3, #1
 80148da:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80148de:	bf81      	itttt	hi
 80148e0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80148e4:	eb03 0b05 	addhi.w	fp, r3, r5
 80148e8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80148ec:	608b      	strhi	r3, [r1, #8]
 80148ee:	680b      	ldr	r3, [r1, #0]
 80148f0:	460a      	mov	r2, r1
 80148f2:	f04f 0500 	mov.w	r5, #0
 80148f6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80148fa:	f842 3b1c 	str.w	r3, [r2], #28
 80148fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014902:	4680      	mov	r8, r0
 8014904:	460c      	mov	r4, r1
 8014906:	bf98      	it	ls
 8014908:	f04f 0b00 	movls.w	fp, #0
 801490c:	9201      	str	r2, [sp, #4]
 801490e:	4616      	mov	r6, r2
 8014910:	46aa      	mov	sl, r5
 8014912:	462f      	mov	r7, r5
 8014914:	9502      	str	r5, [sp, #8]
 8014916:	68a2      	ldr	r2, [r4, #8]
 8014918:	b15a      	cbz	r2, 8014932 <_scanf_float+0x66>
 801491a:	f8d9 3000 	ldr.w	r3, [r9]
 801491e:	781b      	ldrb	r3, [r3, #0]
 8014920:	2b4e      	cmp	r3, #78	@ 0x4e
 8014922:	d863      	bhi.n	80149ec <_scanf_float+0x120>
 8014924:	2b40      	cmp	r3, #64	@ 0x40
 8014926:	d83b      	bhi.n	80149a0 <_scanf_float+0xd4>
 8014928:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801492c:	b2c8      	uxtb	r0, r1
 801492e:	280e      	cmp	r0, #14
 8014930:	d939      	bls.n	80149a6 <_scanf_float+0xda>
 8014932:	b11f      	cbz	r7, 801493c <_scanf_float+0x70>
 8014934:	6823      	ldr	r3, [r4, #0]
 8014936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801493a:	6023      	str	r3, [r4, #0]
 801493c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014940:	f1ba 0f01 	cmp.w	sl, #1
 8014944:	f200 8114 	bhi.w	8014b70 <_scanf_float+0x2a4>
 8014948:	9b01      	ldr	r3, [sp, #4]
 801494a:	429e      	cmp	r6, r3
 801494c:	f200 8105 	bhi.w	8014b5a <_scanf_float+0x28e>
 8014950:	2001      	movs	r0, #1
 8014952:	b007      	add	sp, #28
 8014954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014958:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801495c:	2a0d      	cmp	r2, #13
 801495e:	d8e8      	bhi.n	8014932 <_scanf_float+0x66>
 8014960:	a101      	add	r1, pc, #4	@ (adr r1, 8014968 <_scanf_float+0x9c>)
 8014962:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014966:	bf00      	nop
 8014968:	08014ab1 	.word	0x08014ab1
 801496c:	08014933 	.word	0x08014933
 8014970:	08014933 	.word	0x08014933
 8014974:	08014933 	.word	0x08014933
 8014978:	08014b0d 	.word	0x08014b0d
 801497c:	08014ae7 	.word	0x08014ae7
 8014980:	08014933 	.word	0x08014933
 8014984:	08014933 	.word	0x08014933
 8014988:	08014abf 	.word	0x08014abf
 801498c:	08014933 	.word	0x08014933
 8014990:	08014933 	.word	0x08014933
 8014994:	08014933 	.word	0x08014933
 8014998:	08014933 	.word	0x08014933
 801499c:	08014a7b 	.word	0x08014a7b
 80149a0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80149a4:	e7da      	b.n	801495c <_scanf_float+0x90>
 80149a6:	290e      	cmp	r1, #14
 80149a8:	d8c3      	bhi.n	8014932 <_scanf_float+0x66>
 80149aa:	a001      	add	r0, pc, #4	@ (adr r0, 80149b0 <_scanf_float+0xe4>)
 80149ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80149b0:	08014a6b 	.word	0x08014a6b
 80149b4:	08014933 	.word	0x08014933
 80149b8:	08014a6b 	.word	0x08014a6b
 80149bc:	08014afb 	.word	0x08014afb
 80149c0:	08014933 	.word	0x08014933
 80149c4:	08014a0d 	.word	0x08014a0d
 80149c8:	08014a51 	.word	0x08014a51
 80149cc:	08014a51 	.word	0x08014a51
 80149d0:	08014a51 	.word	0x08014a51
 80149d4:	08014a51 	.word	0x08014a51
 80149d8:	08014a51 	.word	0x08014a51
 80149dc:	08014a51 	.word	0x08014a51
 80149e0:	08014a51 	.word	0x08014a51
 80149e4:	08014a51 	.word	0x08014a51
 80149e8:	08014a51 	.word	0x08014a51
 80149ec:	2b6e      	cmp	r3, #110	@ 0x6e
 80149ee:	d809      	bhi.n	8014a04 <_scanf_float+0x138>
 80149f0:	2b60      	cmp	r3, #96	@ 0x60
 80149f2:	d8b1      	bhi.n	8014958 <_scanf_float+0x8c>
 80149f4:	2b54      	cmp	r3, #84	@ 0x54
 80149f6:	d07b      	beq.n	8014af0 <_scanf_float+0x224>
 80149f8:	2b59      	cmp	r3, #89	@ 0x59
 80149fa:	d19a      	bne.n	8014932 <_scanf_float+0x66>
 80149fc:	2d07      	cmp	r5, #7
 80149fe:	d198      	bne.n	8014932 <_scanf_float+0x66>
 8014a00:	2508      	movs	r5, #8
 8014a02:	e02f      	b.n	8014a64 <_scanf_float+0x198>
 8014a04:	2b74      	cmp	r3, #116	@ 0x74
 8014a06:	d073      	beq.n	8014af0 <_scanf_float+0x224>
 8014a08:	2b79      	cmp	r3, #121	@ 0x79
 8014a0a:	e7f6      	b.n	80149fa <_scanf_float+0x12e>
 8014a0c:	6821      	ldr	r1, [r4, #0]
 8014a0e:	05c8      	lsls	r0, r1, #23
 8014a10:	d51e      	bpl.n	8014a50 <_scanf_float+0x184>
 8014a12:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8014a16:	6021      	str	r1, [r4, #0]
 8014a18:	3701      	adds	r7, #1
 8014a1a:	f1bb 0f00 	cmp.w	fp, #0
 8014a1e:	d003      	beq.n	8014a28 <_scanf_float+0x15c>
 8014a20:	3201      	adds	r2, #1
 8014a22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014a26:	60a2      	str	r2, [r4, #8]
 8014a28:	68a3      	ldr	r3, [r4, #8]
 8014a2a:	3b01      	subs	r3, #1
 8014a2c:	60a3      	str	r3, [r4, #8]
 8014a2e:	6923      	ldr	r3, [r4, #16]
 8014a30:	3301      	adds	r3, #1
 8014a32:	6123      	str	r3, [r4, #16]
 8014a34:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014a38:	3b01      	subs	r3, #1
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	f8c9 3004 	str.w	r3, [r9, #4]
 8014a40:	f340 8082 	ble.w	8014b48 <_scanf_float+0x27c>
 8014a44:	f8d9 3000 	ldr.w	r3, [r9]
 8014a48:	3301      	adds	r3, #1
 8014a4a:	f8c9 3000 	str.w	r3, [r9]
 8014a4e:	e762      	b.n	8014916 <_scanf_float+0x4a>
 8014a50:	eb1a 0105 	adds.w	r1, sl, r5
 8014a54:	f47f af6d 	bne.w	8014932 <_scanf_float+0x66>
 8014a58:	6822      	ldr	r2, [r4, #0]
 8014a5a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8014a5e:	6022      	str	r2, [r4, #0]
 8014a60:	460d      	mov	r5, r1
 8014a62:	468a      	mov	sl, r1
 8014a64:	f806 3b01 	strb.w	r3, [r6], #1
 8014a68:	e7de      	b.n	8014a28 <_scanf_float+0x15c>
 8014a6a:	6822      	ldr	r2, [r4, #0]
 8014a6c:	0610      	lsls	r0, r2, #24
 8014a6e:	f57f af60 	bpl.w	8014932 <_scanf_float+0x66>
 8014a72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014a76:	6022      	str	r2, [r4, #0]
 8014a78:	e7f4      	b.n	8014a64 <_scanf_float+0x198>
 8014a7a:	f1ba 0f00 	cmp.w	sl, #0
 8014a7e:	d10c      	bne.n	8014a9a <_scanf_float+0x1ce>
 8014a80:	b977      	cbnz	r7, 8014aa0 <_scanf_float+0x1d4>
 8014a82:	6822      	ldr	r2, [r4, #0]
 8014a84:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014a88:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014a8c:	d108      	bne.n	8014aa0 <_scanf_float+0x1d4>
 8014a8e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014a92:	6022      	str	r2, [r4, #0]
 8014a94:	f04f 0a01 	mov.w	sl, #1
 8014a98:	e7e4      	b.n	8014a64 <_scanf_float+0x198>
 8014a9a:	f1ba 0f02 	cmp.w	sl, #2
 8014a9e:	d050      	beq.n	8014b42 <_scanf_float+0x276>
 8014aa0:	2d01      	cmp	r5, #1
 8014aa2:	d002      	beq.n	8014aaa <_scanf_float+0x1de>
 8014aa4:	2d04      	cmp	r5, #4
 8014aa6:	f47f af44 	bne.w	8014932 <_scanf_float+0x66>
 8014aaa:	3501      	adds	r5, #1
 8014aac:	b2ed      	uxtb	r5, r5
 8014aae:	e7d9      	b.n	8014a64 <_scanf_float+0x198>
 8014ab0:	f1ba 0f01 	cmp.w	sl, #1
 8014ab4:	f47f af3d 	bne.w	8014932 <_scanf_float+0x66>
 8014ab8:	f04f 0a02 	mov.w	sl, #2
 8014abc:	e7d2      	b.n	8014a64 <_scanf_float+0x198>
 8014abe:	b975      	cbnz	r5, 8014ade <_scanf_float+0x212>
 8014ac0:	2f00      	cmp	r7, #0
 8014ac2:	f47f af37 	bne.w	8014934 <_scanf_float+0x68>
 8014ac6:	6822      	ldr	r2, [r4, #0]
 8014ac8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014acc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014ad0:	f040 8103 	bne.w	8014cda <_scanf_float+0x40e>
 8014ad4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014ad8:	6022      	str	r2, [r4, #0]
 8014ada:	2501      	movs	r5, #1
 8014adc:	e7c2      	b.n	8014a64 <_scanf_float+0x198>
 8014ade:	2d03      	cmp	r5, #3
 8014ae0:	d0e3      	beq.n	8014aaa <_scanf_float+0x1de>
 8014ae2:	2d05      	cmp	r5, #5
 8014ae4:	e7df      	b.n	8014aa6 <_scanf_float+0x1da>
 8014ae6:	2d02      	cmp	r5, #2
 8014ae8:	f47f af23 	bne.w	8014932 <_scanf_float+0x66>
 8014aec:	2503      	movs	r5, #3
 8014aee:	e7b9      	b.n	8014a64 <_scanf_float+0x198>
 8014af0:	2d06      	cmp	r5, #6
 8014af2:	f47f af1e 	bne.w	8014932 <_scanf_float+0x66>
 8014af6:	2507      	movs	r5, #7
 8014af8:	e7b4      	b.n	8014a64 <_scanf_float+0x198>
 8014afa:	6822      	ldr	r2, [r4, #0]
 8014afc:	0591      	lsls	r1, r2, #22
 8014afe:	f57f af18 	bpl.w	8014932 <_scanf_float+0x66>
 8014b02:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014b06:	6022      	str	r2, [r4, #0]
 8014b08:	9702      	str	r7, [sp, #8]
 8014b0a:	e7ab      	b.n	8014a64 <_scanf_float+0x198>
 8014b0c:	6822      	ldr	r2, [r4, #0]
 8014b0e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8014b12:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014b16:	d005      	beq.n	8014b24 <_scanf_float+0x258>
 8014b18:	0550      	lsls	r0, r2, #21
 8014b1a:	f57f af0a 	bpl.w	8014932 <_scanf_float+0x66>
 8014b1e:	2f00      	cmp	r7, #0
 8014b20:	f000 80db 	beq.w	8014cda <_scanf_float+0x40e>
 8014b24:	0591      	lsls	r1, r2, #22
 8014b26:	bf58      	it	pl
 8014b28:	9902      	ldrpl	r1, [sp, #8]
 8014b2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014b2e:	bf58      	it	pl
 8014b30:	1a79      	subpl	r1, r7, r1
 8014b32:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8014b36:	bf58      	it	pl
 8014b38:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014b3c:	6022      	str	r2, [r4, #0]
 8014b3e:	2700      	movs	r7, #0
 8014b40:	e790      	b.n	8014a64 <_scanf_float+0x198>
 8014b42:	f04f 0a03 	mov.w	sl, #3
 8014b46:	e78d      	b.n	8014a64 <_scanf_float+0x198>
 8014b48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014b4c:	4649      	mov	r1, r9
 8014b4e:	4640      	mov	r0, r8
 8014b50:	4798      	blx	r3
 8014b52:	2800      	cmp	r0, #0
 8014b54:	f43f aedf 	beq.w	8014916 <_scanf_float+0x4a>
 8014b58:	e6eb      	b.n	8014932 <_scanf_float+0x66>
 8014b5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014b5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014b62:	464a      	mov	r2, r9
 8014b64:	4640      	mov	r0, r8
 8014b66:	4798      	blx	r3
 8014b68:	6923      	ldr	r3, [r4, #16]
 8014b6a:	3b01      	subs	r3, #1
 8014b6c:	6123      	str	r3, [r4, #16]
 8014b6e:	e6eb      	b.n	8014948 <_scanf_float+0x7c>
 8014b70:	1e6b      	subs	r3, r5, #1
 8014b72:	2b06      	cmp	r3, #6
 8014b74:	d824      	bhi.n	8014bc0 <_scanf_float+0x2f4>
 8014b76:	2d02      	cmp	r5, #2
 8014b78:	d836      	bhi.n	8014be8 <_scanf_float+0x31c>
 8014b7a:	9b01      	ldr	r3, [sp, #4]
 8014b7c:	429e      	cmp	r6, r3
 8014b7e:	f67f aee7 	bls.w	8014950 <_scanf_float+0x84>
 8014b82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014b86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014b8a:	464a      	mov	r2, r9
 8014b8c:	4640      	mov	r0, r8
 8014b8e:	4798      	blx	r3
 8014b90:	6923      	ldr	r3, [r4, #16]
 8014b92:	3b01      	subs	r3, #1
 8014b94:	6123      	str	r3, [r4, #16]
 8014b96:	e7f0      	b.n	8014b7a <_scanf_float+0x2ae>
 8014b98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014b9c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014ba0:	464a      	mov	r2, r9
 8014ba2:	4640      	mov	r0, r8
 8014ba4:	4798      	blx	r3
 8014ba6:	6923      	ldr	r3, [r4, #16]
 8014ba8:	3b01      	subs	r3, #1
 8014baa:	6123      	str	r3, [r4, #16]
 8014bac:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014bb0:	fa5f fa8a 	uxtb.w	sl, sl
 8014bb4:	f1ba 0f02 	cmp.w	sl, #2
 8014bb8:	d1ee      	bne.n	8014b98 <_scanf_float+0x2cc>
 8014bba:	3d03      	subs	r5, #3
 8014bbc:	b2ed      	uxtb	r5, r5
 8014bbe:	1b76      	subs	r6, r6, r5
 8014bc0:	6823      	ldr	r3, [r4, #0]
 8014bc2:	05da      	lsls	r2, r3, #23
 8014bc4:	d530      	bpl.n	8014c28 <_scanf_float+0x35c>
 8014bc6:	055b      	lsls	r3, r3, #21
 8014bc8:	d511      	bpl.n	8014bee <_scanf_float+0x322>
 8014bca:	9b01      	ldr	r3, [sp, #4]
 8014bcc:	429e      	cmp	r6, r3
 8014bce:	f67f aebf 	bls.w	8014950 <_scanf_float+0x84>
 8014bd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014bd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014bda:	464a      	mov	r2, r9
 8014bdc:	4640      	mov	r0, r8
 8014bde:	4798      	blx	r3
 8014be0:	6923      	ldr	r3, [r4, #16]
 8014be2:	3b01      	subs	r3, #1
 8014be4:	6123      	str	r3, [r4, #16]
 8014be6:	e7f0      	b.n	8014bca <_scanf_float+0x2fe>
 8014be8:	46aa      	mov	sl, r5
 8014bea:	46b3      	mov	fp, r6
 8014bec:	e7de      	b.n	8014bac <_scanf_float+0x2e0>
 8014bee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014bf2:	6923      	ldr	r3, [r4, #16]
 8014bf4:	2965      	cmp	r1, #101	@ 0x65
 8014bf6:	f103 33ff 	add.w	r3, r3, #4294967295
 8014bfa:	f106 35ff 	add.w	r5, r6, #4294967295
 8014bfe:	6123      	str	r3, [r4, #16]
 8014c00:	d00c      	beq.n	8014c1c <_scanf_float+0x350>
 8014c02:	2945      	cmp	r1, #69	@ 0x45
 8014c04:	d00a      	beq.n	8014c1c <_scanf_float+0x350>
 8014c06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014c0a:	464a      	mov	r2, r9
 8014c0c:	4640      	mov	r0, r8
 8014c0e:	4798      	blx	r3
 8014c10:	6923      	ldr	r3, [r4, #16]
 8014c12:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014c16:	3b01      	subs	r3, #1
 8014c18:	1eb5      	subs	r5, r6, #2
 8014c1a:	6123      	str	r3, [r4, #16]
 8014c1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014c20:	464a      	mov	r2, r9
 8014c22:	4640      	mov	r0, r8
 8014c24:	4798      	blx	r3
 8014c26:	462e      	mov	r6, r5
 8014c28:	6822      	ldr	r2, [r4, #0]
 8014c2a:	f012 0210 	ands.w	r2, r2, #16
 8014c2e:	d001      	beq.n	8014c34 <_scanf_float+0x368>
 8014c30:	2000      	movs	r0, #0
 8014c32:	e68e      	b.n	8014952 <_scanf_float+0x86>
 8014c34:	7032      	strb	r2, [r6, #0]
 8014c36:	6823      	ldr	r3, [r4, #0]
 8014c38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8014c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014c40:	d125      	bne.n	8014c8e <_scanf_float+0x3c2>
 8014c42:	9b02      	ldr	r3, [sp, #8]
 8014c44:	429f      	cmp	r7, r3
 8014c46:	d00a      	beq.n	8014c5e <_scanf_float+0x392>
 8014c48:	1bda      	subs	r2, r3, r7
 8014c4a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8014c4e:	429e      	cmp	r6, r3
 8014c50:	bf28      	it	cs
 8014c52:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014c56:	4922      	ldr	r1, [pc, #136]	@ (8014ce0 <_scanf_float+0x414>)
 8014c58:	4630      	mov	r0, r6
 8014c5a:	f000 f93d 	bl	8014ed8 <siprintf>
 8014c5e:	9901      	ldr	r1, [sp, #4]
 8014c60:	2200      	movs	r2, #0
 8014c62:	4640      	mov	r0, r8
 8014c64:	f002 fc70 	bl	8017548 <_strtod_r>
 8014c68:	9b03      	ldr	r3, [sp, #12]
 8014c6a:	6821      	ldr	r1, [r4, #0]
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	f011 0f02 	tst.w	r1, #2
 8014c72:	ec57 6b10 	vmov	r6, r7, d0
 8014c76:	f103 0204 	add.w	r2, r3, #4
 8014c7a:	d015      	beq.n	8014ca8 <_scanf_float+0x3dc>
 8014c7c:	9903      	ldr	r1, [sp, #12]
 8014c7e:	600a      	str	r2, [r1, #0]
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	e9c3 6700 	strd	r6, r7, [r3]
 8014c86:	68e3      	ldr	r3, [r4, #12]
 8014c88:	3301      	adds	r3, #1
 8014c8a:	60e3      	str	r3, [r4, #12]
 8014c8c:	e7d0      	b.n	8014c30 <_scanf_float+0x364>
 8014c8e:	9b04      	ldr	r3, [sp, #16]
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d0e4      	beq.n	8014c5e <_scanf_float+0x392>
 8014c94:	9905      	ldr	r1, [sp, #20]
 8014c96:	230a      	movs	r3, #10
 8014c98:	3101      	adds	r1, #1
 8014c9a:	4640      	mov	r0, r8
 8014c9c:	f002 fcd4 	bl	8017648 <_strtol_r>
 8014ca0:	9b04      	ldr	r3, [sp, #16]
 8014ca2:	9e05      	ldr	r6, [sp, #20]
 8014ca4:	1ac2      	subs	r2, r0, r3
 8014ca6:	e7d0      	b.n	8014c4a <_scanf_float+0x37e>
 8014ca8:	f011 0f04 	tst.w	r1, #4
 8014cac:	9903      	ldr	r1, [sp, #12]
 8014cae:	600a      	str	r2, [r1, #0]
 8014cb0:	d1e6      	bne.n	8014c80 <_scanf_float+0x3b4>
 8014cb2:	681d      	ldr	r5, [r3, #0]
 8014cb4:	4632      	mov	r2, r6
 8014cb6:	463b      	mov	r3, r7
 8014cb8:	4630      	mov	r0, r6
 8014cba:	4639      	mov	r1, r7
 8014cbc:	f7f3 ff66 	bl	8008b8c <__aeabi_dcmpun>
 8014cc0:	b128      	cbz	r0, 8014cce <_scanf_float+0x402>
 8014cc2:	4808      	ldr	r0, [pc, #32]	@ (8014ce4 <_scanf_float+0x418>)
 8014cc4:	f000 fae8 	bl	8015298 <nanf>
 8014cc8:	ed85 0a00 	vstr	s0, [r5]
 8014ccc:	e7db      	b.n	8014c86 <_scanf_float+0x3ba>
 8014cce:	4630      	mov	r0, r6
 8014cd0:	4639      	mov	r1, r7
 8014cd2:	f7f3 ffb9 	bl	8008c48 <__aeabi_d2f>
 8014cd6:	6028      	str	r0, [r5, #0]
 8014cd8:	e7d5      	b.n	8014c86 <_scanf_float+0x3ba>
 8014cda:	2700      	movs	r7, #0
 8014cdc:	e62e      	b.n	801493c <_scanf_float+0x70>
 8014cde:	bf00      	nop
 8014ce0:	080191e2 	.word	0x080191e2
 8014ce4:	0801933e 	.word	0x0801933e

08014ce8 <std>:
 8014ce8:	2300      	movs	r3, #0
 8014cea:	b510      	push	{r4, lr}
 8014cec:	4604      	mov	r4, r0
 8014cee:	e9c0 3300 	strd	r3, r3, [r0]
 8014cf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014cf6:	6083      	str	r3, [r0, #8]
 8014cf8:	8181      	strh	r1, [r0, #12]
 8014cfa:	6643      	str	r3, [r0, #100]	@ 0x64
 8014cfc:	81c2      	strh	r2, [r0, #14]
 8014cfe:	6183      	str	r3, [r0, #24]
 8014d00:	4619      	mov	r1, r3
 8014d02:	2208      	movs	r2, #8
 8014d04:	305c      	adds	r0, #92	@ 0x5c
 8014d06:	f000 fa0f 	bl	8015128 <memset>
 8014d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8014d40 <std+0x58>)
 8014d0c:	6263      	str	r3, [r4, #36]	@ 0x24
 8014d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8014d44 <std+0x5c>)
 8014d10:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014d12:	4b0d      	ldr	r3, [pc, #52]	@ (8014d48 <std+0x60>)
 8014d14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014d16:	4b0d      	ldr	r3, [pc, #52]	@ (8014d4c <std+0x64>)
 8014d18:	6323      	str	r3, [r4, #48]	@ 0x30
 8014d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8014d50 <std+0x68>)
 8014d1c:	6224      	str	r4, [r4, #32]
 8014d1e:	429c      	cmp	r4, r3
 8014d20:	d006      	beq.n	8014d30 <std+0x48>
 8014d22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014d26:	4294      	cmp	r4, r2
 8014d28:	d002      	beq.n	8014d30 <std+0x48>
 8014d2a:	33d0      	adds	r3, #208	@ 0xd0
 8014d2c:	429c      	cmp	r4, r3
 8014d2e:	d105      	bne.n	8014d3c <std+0x54>
 8014d30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d38:	f000 baa2 	b.w	8015280 <__retarget_lock_init_recursive>
 8014d3c:	bd10      	pop	{r4, pc}
 8014d3e:	bf00      	nop
 8014d40:	08014f75 	.word	0x08014f75
 8014d44:	08014f9b 	.word	0x08014f9b
 8014d48:	08014fd3 	.word	0x08014fd3
 8014d4c:	08014ff7 	.word	0x08014ff7
 8014d50:	200008fc 	.word	0x200008fc

08014d54 <stdio_exit_handler>:
 8014d54:	4a02      	ldr	r2, [pc, #8]	@ (8014d60 <stdio_exit_handler+0xc>)
 8014d56:	4903      	ldr	r1, [pc, #12]	@ (8014d64 <stdio_exit_handler+0x10>)
 8014d58:	4803      	ldr	r0, [pc, #12]	@ (8014d68 <stdio_exit_handler+0x14>)
 8014d5a:	f000 b869 	b.w	8014e30 <_fwalk_sglue>
 8014d5e:	bf00      	nop
 8014d60:	200002f8 	.word	0x200002f8
 8014d64:	08018041 	.word	0x08018041
 8014d68:	20000308 	.word	0x20000308

08014d6c <cleanup_stdio>:
 8014d6c:	6841      	ldr	r1, [r0, #4]
 8014d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8014da0 <cleanup_stdio+0x34>)
 8014d70:	4299      	cmp	r1, r3
 8014d72:	b510      	push	{r4, lr}
 8014d74:	4604      	mov	r4, r0
 8014d76:	d001      	beq.n	8014d7c <cleanup_stdio+0x10>
 8014d78:	f003 f962 	bl	8018040 <_fflush_r>
 8014d7c:	68a1      	ldr	r1, [r4, #8]
 8014d7e:	4b09      	ldr	r3, [pc, #36]	@ (8014da4 <cleanup_stdio+0x38>)
 8014d80:	4299      	cmp	r1, r3
 8014d82:	d002      	beq.n	8014d8a <cleanup_stdio+0x1e>
 8014d84:	4620      	mov	r0, r4
 8014d86:	f003 f95b 	bl	8018040 <_fflush_r>
 8014d8a:	68e1      	ldr	r1, [r4, #12]
 8014d8c:	4b06      	ldr	r3, [pc, #24]	@ (8014da8 <cleanup_stdio+0x3c>)
 8014d8e:	4299      	cmp	r1, r3
 8014d90:	d004      	beq.n	8014d9c <cleanup_stdio+0x30>
 8014d92:	4620      	mov	r0, r4
 8014d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d98:	f003 b952 	b.w	8018040 <_fflush_r>
 8014d9c:	bd10      	pop	{r4, pc}
 8014d9e:	bf00      	nop
 8014da0:	200008fc 	.word	0x200008fc
 8014da4:	20000964 	.word	0x20000964
 8014da8:	200009cc 	.word	0x200009cc

08014dac <global_stdio_init.part.0>:
 8014dac:	b510      	push	{r4, lr}
 8014dae:	4b0b      	ldr	r3, [pc, #44]	@ (8014ddc <global_stdio_init.part.0+0x30>)
 8014db0:	4c0b      	ldr	r4, [pc, #44]	@ (8014de0 <global_stdio_init.part.0+0x34>)
 8014db2:	4a0c      	ldr	r2, [pc, #48]	@ (8014de4 <global_stdio_init.part.0+0x38>)
 8014db4:	601a      	str	r2, [r3, #0]
 8014db6:	4620      	mov	r0, r4
 8014db8:	2200      	movs	r2, #0
 8014dba:	2104      	movs	r1, #4
 8014dbc:	f7ff ff94 	bl	8014ce8 <std>
 8014dc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014dc4:	2201      	movs	r2, #1
 8014dc6:	2109      	movs	r1, #9
 8014dc8:	f7ff ff8e 	bl	8014ce8 <std>
 8014dcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014dd0:	2202      	movs	r2, #2
 8014dd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014dd6:	2112      	movs	r1, #18
 8014dd8:	f7ff bf86 	b.w	8014ce8 <std>
 8014ddc:	20000a34 	.word	0x20000a34
 8014de0:	200008fc 	.word	0x200008fc
 8014de4:	08014d55 	.word	0x08014d55

08014de8 <__sfp_lock_acquire>:
 8014de8:	4801      	ldr	r0, [pc, #4]	@ (8014df0 <__sfp_lock_acquire+0x8>)
 8014dea:	f000 ba4a 	b.w	8015282 <__retarget_lock_acquire_recursive>
 8014dee:	bf00      	nop
 8014df0:	20000a3d 	.word	0x20000a3d

08014df4 <__sfp_lock_release>:
 8014df4:	4801      	ldr	r0, [pc, #4]	@ (8014dfc <__sfp_lock_release+0x8>)
 8014df6:	f000 ba45 	b.w	8015284 <__retarget_lock_release_recursive>
 8014dfa:	bf00      	nop
 8014dfc:	20000a3d 	.word	0x20000a3d

08014e00 <__sinit>:
 8014e00:	b510      	push	{r4, lr}
 8014e02:	4604      	mov	r4, r0
 8014e04:	f7ff fff0 	bl	8014de8 <__sfp_lock_acquire>
 8014e08:	6a23      	ldr	r3, [r4, #32]
 8014e0a:	b11b      	cbz	r3, 8014e14 <__sinit+0x14>
 8014e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014e10:	f7ff bff0 	b.w	8014df4 <__sfp_lock_release>
 8014e14:	4b04      	ldr	r3, [pc, #16]	@ (8014e28 <__sinit+0x28>)
 8014e16:	6223      	str	r3, [r4, #32]
 8014e18:	4b04      	ldr	r3, [pc, #16]	@ (8014e2c <__sinit+0x2c>)
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d1f5      	bne.n	8014e0c <__sinit+0xc>
 8014e20:	f7ff ffc4 	bl	8014dac <global_stdio_init.part.0>
 8014e24:	e7f2      	b.n	8014e0c <__sinit+0xc>
 8014e26:	bf00      	nop
 8014e28:	08014d6d 	.word	0x08014d6d
 8014e2c:	20000a34 	.word	0x20000a34

08014e30 <_fwalk_sglue>:
 8014e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014e34:	4607      	mov	r7, r0
 8014e36:	4688      	mov	r8, r1
 8014e38:	4614      	mov	r4, r2
 8014e3a:	2600      	movs	r6, #0
 8014e3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014e40:	f1b9 0901 	subs.w	r9, r9, #1
 8014e44:	d505      	bpl.n	8014e52 <_fwalk_sglue+0x22>
 8014e46:	6824      	ldr	r4, [r4, #0]
 8014e48:	2c00      	cmp	r4, #0
 8014e4a:	d1f7      	bne.n	8014e3c <_fwalk_sglue+0xc>
 8014e4c:	4630      	mov	r0, r6
 8014e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014e52:	89ab      	ldrh	r3, [r5, #12]
 8014e54:	2b01      	cmp	r3, #1
 8014e56:	d907      	bls.n	8014e68 <_fwalk_sglue+0x38>
 8014e58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014e5c:	3301      	adds	r3, #1
 8014e5e:	d003      	beq.n	8014e68 <_fwalk_sglue+0x38>
 8014e60:	4629      	mov	r1, r5
 8014e62:	4638      	mov	r0, r7
 8014e64:	47c0      	blx	r8
 8014e66:	4306      	orrs	r6, r0
 8014e68:	3568      	adds	r5, #104	@ 0x68
 8014e6a:	e7e9      	b.n	8014e40 <_fwalk_sglue+0x10>

08014e6c <sniprintf>:
 8014e6c:	b40c      	push	{r2, r3}
 8014e6e:	b530      	push	{r4, r5, lr}
 8014e70:	4b18      	ldr	r3, [pc, #96]	@ (8014ed4 <sniprintf+0x68>)
 8014e72:	1e0c      	subs	r4, r1, #0
 8014e74:	681d      	ldr	r5, [r3, #0]
 8014e76:	b09d      	sub	sp, #116	@ 0x74
 8014e78:	da08      	bge.n	8014e8c <sniprintf+0x20>
 8014e7a:	238b      	movs	r3, #139	@ 0x8b
 8014e7c:	602b      	str	r3, [r5, #0]
 8014e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8014e82:	b01d      	add	sp, #116	@ 0x74
 8014e84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014e88:	b002      	add	sp, #8
 8014e8a:	4770      	bx	lr
 8014e8c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8014e90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014e94:	f04f 0300 	mov.w	r3, #0
 8014e98:	931b      	str	r3, [sp, #108]	@ 0x6c
 8014e9a:	bf14      	ite	ne
 8014e9c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014ea0:	4623      	moveq	r3, r4
 8014ea2:	9304      	str	r3, [sp, #16]
 8014ea4:	9307      	str	r3, [sp, #28]
 8014ea6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014eaa:	9002      	str	r0, [sp, #8]
 8014eac:	9006      	str	r0, [sp, #24]
 8014eae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014eb2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8014eb4:	ab21      	add	r3, sp, #132	@ 0x84
 8014eb6:	a902      	add	r1, sp, #8
 8014eb8:	4628      	mov	r0, r5
 8014eba:	9301      	str	r3, [sp, #4]
 8014ebc:	f002 fc22 	bl	8017704 <_svfiprintf_r>
 8014ec0:	1c43      	adds	r3, r0, #1
 8014ec2:	bfbc      	itt	lt
 8014ec4:	238b      	movlt	r3, #139	@ 0x8b
 8014ec6:	602b      	strlt	r3, [r5, #0]
 8014ec8:	2c00      	cmp	r4, #0
 8014eca:	d0da      	beq.n	8014e82 <sniprintf+0x16>
 8014ecc:	9b02      	ldr	r3, [sp, #8]
 8014ece:	2200      	movs	r2, #0
 8014ed0:	701a      	strb	r2, [r3, #0]
 8014ed2:	e7d6      	b.n	8014e82 <sniprintf+0x16>
 8014ed4:	20000304 	.word	0x20000304

08014ed8 <siprintf>:
 8014ed8:	b40e      	push	{r1, r2, r3}
 8014eda:	b510      	push	{r4, lr}
 8014edc:	b09d      	sub	sp, #116	@ 0x74
 8014ede:	ab1f      	add	r3, sp, #124	@ 0x7c
 8014ee0:	9002      	str	r0, [sp, #8]
 8014ee2:	9006      	str	r0, [sp, #24]
 8014ee4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014ee8:	480a      	ldr	r0, [pc, #40]	@ (8014f14 <siprintf+0x3c>)
 8014eea:	9107      	str	r1, [sp, #28]
 8014eec:	9104      	str	r1, [sp, #16]
 8014eee:	490a      	ldr	r1, [pc, #40]	@ (8014f18 <siprintf+0x40>)
 8014ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ef4:	9105      	str	r1, [sp, #20]
 8014ef6:	2400      	movs	r4, #0
 8014ef8:	a902      	add	r1, sp, #8
 8014efa:	6800      	ldr	r0, [r0, #0]
 8014efc:	9301      	str	r3, [sp, #4]
 8014efe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8014f00:	f002 fc00 	bl	8017704 <_svfiprintf_r>
 8014f04:	9b02      	ldr	r3, [sp, #8]
 8014f06:	701c      	strb	r4, [r3, #0]
 8014f08:	b01d      	add	sp, #116	@ 0x74
 8014f0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f0e:	b003      	add	sp, #12
 8014f10:	4770      	bx	lr
 8014f12:	bf00      	nop
 8014f14:	20000304 	.word	0x20000304
 8014f18:	ffff0208 	.word	0xffff0208

08014f1c <siscanf>:
 8014f1c:	b40e      	push	{r1, r2, r3}
 8014f1e:	b570      	push	{r4, r5, r6, lr}
 8014f20:	b09d      	sub	sp, #116	@ 0x74
 8014f22:	ac21      	add	r4, sp, #132	@ 0x84
 8014f24:	2500      	movs	r5, #0
 8014f26:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8014f2a:	f854 6b04 	ldr.w	r6, [r4], #4
 8014f2e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8014f32:	951b      	str	r5, [sp, #108]	@ 0x6c
 8014f34:	9002      	str	r0, [sp, #8]
 8014f36:	9006      	str	r0, [sp, #24]
 8014f38:	f7f3 f9ca 	bl	80082d0 <strlen>
 8014f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8014f6c <siscanf+0x50>)
 8014f3e:	9003      	str	r0, [sp, #12]
 8014f40:	9007      	str	r0, [sp, #28]
 8014f42:	480b      	ldr	r0, [pc, #44]	@ (8014f70 <siscanf+0x54>)
 8014f44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014f4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014f4e:	4632      	mov	r2, r6
 8014f50:	4623      	mov	r3, r4
 8014f52:	a902      	add	r1, sp, #8
 8014f54:	6800      	ldr	r0, [r0, #0]
 8014f56:	950f      	str	r5, [sp, #60]	@ 0x3c
 8014f58:	9514      	str	r5, [sp, #80]	@ 0x50
 8014f5a:	9401      	str	r4, [sp, #4]
 8014f5c:	f002 fd28 	bl	80179b0 <__ssvfiscanf_r>
 8014f60:	b01d      	add	sp, #116	@ 0x74
 8014f62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014f66:	b003      	add	sp, #12
 8014f68:	4770      	bx	lr
 8014f6a:	bf00      	nop
 8014f6c:	08014f97 	.word	0x08014f97
 8014f70:	20000304 	.word	0x20000304

08014f74 <__sread>:
 8014f74:	b510      	push	{r4, lr}
 8014f76:	460c      	mov	r4, r1
 8014f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014f7c:	f000 f922 	bl	80151c4 <_read_r>
 8014f80:	2800      	cmp	r0, #0
 8014f82:	bfab      	itete	ge
 8014f84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014f86:	89a3      	ldrhlt	r3, [r4, #12]
 8014f88:	181b      	addge	r3, r3, r0
 8014f8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014f8e:	bfac      	ite	ge
 8014f90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014f92:	81a3      	strhlt	r3, [r4, #12]
 8014f94:	bd10      	pop	{r4, pc}

08014f96 <__seofread>:
 8014f96:	2000      	movs	r0, #0
 8014f98:	4770      	bx	lr

08014f9a <__swrite>:
 8014f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f9e:	461f      	mov	r7, r3
 8014fa0:	898b      	ldrh	r3, [r1, #12]
 8014fa2:	05db      	lsls	r3, r3, #23
 8014fa4:	4605      	mov	r5, r0
 8014fa6:	460c      	mov	r4, r1
 8014fa8:	4616      	mov	r6, r2
 8014faa:	d505      	bpl.n	8014fb8 <__swrite+0x1e>
 8014fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014fb0:	2302      	movs	r3, #2
 8014fb2:	2200      	movs	r2, #0
 8014fb4:	f000 f8f4 	bl	80151a0 <_lseek_r>
 8014fb8:	89a3      	ldrh	r3, [r4, #12]
 8014fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014fbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014fc2:	81a3      	strh	r3, [r4, #12]
 8014fc4:	4632      	mov	r2, r6
 8014fc6:	463b      	mov	r3, r7
 8014fc8:	4628      	mov	r0, r5
 8014fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014fce:	f000 b91b 	b.w	8015208 <_write_r>

08014fd2 <__sseek>:
 8014fd2:	b510      	push	{r4, lr}
 8014fd4:	460c      	mov	r4, r1
 8014fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014fda:	f000 f8e1 	bl	80151a0 <_lseek_r>
 8014fde:	1c43      	adds	r3, r0, #1
 8014fe0:	89a3      	ldrh	r3, [r4, #12]
 8014fe2:	bf15      	itete	ne
 8014fe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014fe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014fea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014fee:	81a3      	strheq	r3, [r4, #12]
 8014ff0:	bf18      	it	ne
 8014ff2:	81a3      	strhne	r3, [r4, #12]
 8014ff4:	bd10      	pop	{r4, pc}

08014ff6 <__sclose>:
 8014ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ffa:	f000 b8c1 	b.w	8015180 <_close_r>

08014ffe <__swbuf_r>:
 8014ffe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015000:	460e      	mov	r6, r1
 8015002:	4614      	mov	r4, r2
 8015004:	4605      	mov	r5, r0
 8015006:	b118      	cbz	r0, 8015010 <__swbuf_r+0x12>
 8015008:	6a03      	ldr	r3, [r0, #32]
 801500a:	b90b      	cbnz	r3, 8015010 <__swbuf_r+0x12>
 801500c:	f7ff fef8 	bl	8014e00 <__sinit>
 8015010:	69a3      	ldr	r3, [r4, #24]
 8015012:	60a3      	str	r3, [r4, #8]
 8015014:	89a3      	ldrh	r3, [r4, #12]
 8015016:	071a      	lsls	r2, r3, #28
 8015018:	d501      	bpl.n	801501e <__swbuf_r+0x20>
 801501a:	6923      	ldr	r3, [r4, #16]
 801501c:	b943      	cbnz	r3, 8015030 <__swbuf_r+0x32>
 801501e:	4621      	mov	r1, r4
 8015020:	4628      	mov	r0, r5
 8015022:	f000 f82b 	bl	801507c <__swsetup_r>
 8015026:	b118      	cbz	r0, 8015030 <__swbuf_r+0x32>
 8015028:	f04f 37ff 	mov.w	r7, #4294967295
 801502c:	4638      	mov	r0, r7
 801502e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015030:	6823      	ldr	r3, [r4, #0]
 8015032:	6922      	ldr	r2, [r4, #16]
 8015034:	1a98      	subs	r0, r3, r2
 8015036:	6963      	ldr	r3, [r4, #20]
 8015038:	b2f6      	uxtb	r6, r6
 801503a:	4283      	cmp	r3, r0
 801503c:	4637      	mov	r7, r6
 801503e:	dc05      	bgt.n	801504c <__swbuf_r+0x4e>
 8015040:	4621      	mov	r1, r4
 8015042:	4628      	mov	r0, r5
 8015044:	f002 fffc 	bl	8018040 <_fflush_r>
 8015048:	2800      	cmp	r0, #0
 801504a:	d1ed      	bne.n	8015028 <__swbuf_r+0x2a>
 801504c:	68a3      	ldr	r3, [r4, #8]
 801504e:	3b01      	subs	r3, #1
 8015050:	60a3      	str	r3, [r4, #8]
 8015052:	6823      	ldr	r3, [r4, #0]
 8015054:	1c5a      	adds	r2, r3, #1
 8015056:	6022      	str	r2, [r4, #0]
 8015058:	701e      	strb	r6, [r3, #0]
 801505a:	6962      	ldr	r2, [r4, #20]
 801505c:	1c43      	adds	r3, r0, #1
 801505e:	429a      	cmp	r2, r3
 8015060:	d004      	beq.n	801506c <__swbuf_r+0x6e>
 8015062:	89a3      	ldrh	r3, [r4, #12]
 8015064:	07db      	lsls	r3, r3, #31
 8015066:	d5e1      	bpl.n	801502c <__swbuf_r+0x2e>
 8015068:	2e0a      	cmp	r6, #10
 801506a:	d1df      	bne.n	801502c <__swbuf_r+0x2e>
 801506c:	4621      	mov	r1, r4
 801506e:	4628      	mov	r0, r5
 8015070:	f002 ffe6 	bl	8018040 <_fflush_r>
 8015074:	2800      	cmp	r0, #0
 8015076:	d0d9      	beq.n	801502c <__swbuf_r+0x2e>
 8015078:	e7d6      	b.n	8015028 <__swbuf_r+0x2a>
	...

0801507c <__swsetup_r>:
 801507c:	b538      	push	{r3, r4, r5, lr}
 801507e:	4b29      	ldr	r3, [pc, #164]	@ (8015124 <__swsetup_r+0xa8>)
 8015080:	4605      	mov	r5, r0
 8015082:	6818      	ldr	r0, [r3, #0]
 8015084:	460c      	mov	r4, r1
 8015086:	b118      	cbz	r0, 8015090 <__swsetup_r+0x14>
 8015088:	6a03      	ldr	r3, [r0, #32]
 801508a:	b90b      	cbnz	r3, 8015090 <__swsetup_r+0x14>
 801508c:	f7ff feb8 	bl	8014e00 <__sinit>
 8015090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015094:	0719      	lsls	r1, r3, #28
 8015096:	d422      	bmi.n	80150de <__swsetup_r+0x62>
 8015098:	06da      	lsls	r2, r3, #27
 801509a:	d407      	bmi.n	80150ac <__swsetup_r+0x30>
 801509c:	2209      	movs	r2, #9
 801509e:	602a      	str	r2, [r5, #0]
 80150a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80150a4:	81a3      	strh	r3, [r4, #12]
 80150a6:	f04f 30ff 	mov.w	r0, #4294967295
 80150aa:	e033      	b.n	8015114 <__swsetup_r+0x98>
 80150ac:	0758      	lsls	r0, r3, #29
 80150ae:	d512      	bpl.n	80150d6 <__swsetup_r+0x5a>
 80150b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80150b2:	b141      	cbz	r1, 80150c6 <__swsetup_r+0x4a>
 80150b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80150b8:	4299      	cmp	r1, r3
 80150ba:	d002      	beq.n	80150c2 <__swsetup_r+0x46>
 80150bc:	4628      	mov	r0, r5
 80150be:	f000 ff4b 	bl	8015f58 <_free_r>
 80150c2:	2300      	movs	r3, #0
 80150c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80150c6:	89a3      	ldrh	r3, [r4, #12]
 80150c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80150cc:	81a3      	strh	r3, [r4, #12]
 80150ce:	2300      	movs	r3, #0
 80150d0:	6063      	str	r3, [r4, #4]
 80150d2:	6923      	ldr	r3, [r4, #16]
 80150d4:	6023      	str	r3, [r4, #0]
 80150d6:	89a3      	ldrh	r3, [r4, #12]
 80150d8:	f043 0308 	orr.w	r3, r3, #8
 80150dc:	81a3      	strh	r3, [r4, #12]
 80150de:	6923      	ldr	r3, [r4, #16]
 80150e0:	b94b      	cbnz	r3, 80150f6 <__swsetup_r+0x7a>
 80150e2:	89a3      	ldrh	r3, [r4, #12]
 80150e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80150e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80150ec:	d003      	beq.n	80150f6 <__swsetup_r+0x7a>
 80150ee:	4621      	mov	r1, r4
 80150f0:	4628      	mov	r0, r5
 80150f2:	f002 fff3 	bl	80180dc <__smakebuf_r>
 80150f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150fa:	f013 0201 	ands.w	r2, r3, #1
 80150fe:	d00a      	beq.n	8015116 <__swsetup_r+0x9a>
 8015100:	2200      	movs	r2, #0
 8015102:	60a2      	str	r2, [r4, #8]
 8015104:	6962      	ldr	r2, [r4, #20]
 8015106:	4252      	negs	r2, r2
 8015108:	61a2      	str	r2, [r4, #24]
 801510a:	6922      	ldr	r2, [r4, #16]
 801510c:	b942      	cbnz	r2, 8015120 <__swsetup_r+0xa4>
 801510e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015112:	d1c5      	bne.n	80150a0 <__swsetup_r+0x24>
 8015114:	bd38      	pop	{r3, r4, r5, pc}
 8015116:	0799      	lsls	r1, r3, #30
 8015118:	bf58      	it	pl
 801511a:	6962      	ldrpl	r2, [r4, #20]
 801511c:	60a2      	str	r2, [r4, #8]
 801511e:	e7f4      	b.n	801510a <__swsetup_r+0x8e>
 8015120:	2000      	movs	r0, #0
 8015122:	e7f7      	b.n	8015114 <__swsetup_r+0x98>
 8015124:	20000304 	.word	0x20000304

08015128 <memset>:
 8015128:	4402      	add	r2, r0
 801512a:	4603      	mov	r3, r0
 801512c:	4293      	cmp	r3, r2
 801512e:	d100      	bne.n	8015132 <memset+0xa>
 8015130:	4770      	bx	lr
 8015132:	f803 1b01 	strb.w	r1, [r3], #1
 8015136:	e7f9      	b.n	801512c <memset+0x4>

08015138 <strchr>:
 8015138:	b2c9      	uxtb	r1, r1
 801513a:	4603      	mov	r3, r0
 801513c:	4618      	mov	r0, r3
 801513e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015142:	b112      	cbz	r2, 801514a <strchr+0x12>
 8015144:	428a      	cmp	r2, r1
 8015146:	d1f9      	bne.n	801513c <strchr+0x4>
 8015148:	4770      	bx	lr
 801514a:	2900      	cmp	r1, #0
 801514c:	bf18      	it	ne
 801514e:	2000      	movne	r0, #0
 8015150:	4770      	bx	lr

08015152 <strncpy>:
 8015152:	b510      	push	{r4, lr}
 8015154:	3901      	subs	r1, #1
 8015156:	4603      	mov	r3, r0
 8015158:	b132      	cbz	r2, 8015168 <strncpy+0x16>
 801515a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801515e:	f803 4b01 	strb.w	r4, [r3], #1
 8015162:	3a01      	subs	r2, #1
 8015164:	2c00      	cmp	r4, #0
 8015166:	d1f7      	bne.n	8015158 <strncpy+0x6>
 8015168:	441a      	add	r2, r3
 801516a:	2100      	movs	r1, #0
 801516c:	4293      	cmp	r3, r2
 801516e:	d100      	bne.n	8015172 <strncpy+0x20>
 8015170:	bd10      	pop	{r4, pc}
 8015172:	f803 1b01 	strb.w	r1, [r3], #1
 8015176:	e7f9      	b.n	801516c <strncpy+0x1a>

08015178 <_localeconv_r>:
 8015178:	4800      	ldr	r0, [pc, #0]	@ (801517c <_localeconv_r+0x4>)
 801517a:	4770      	bx	lr
 801517c:	20000444 	.word	0x20000444

08015180 <_close_r>:
 8015180:	b538      	push	{r3, r4, r5, lr}
 8015182:	4d06      	ldr	r5, [pc, #24]	@ (801519c <_close_r+0x1c>)
 8015184:	2300      	movs	r3, #0
 8015186:	4604      	mov	r4, r0
 8015188:	4608      	mov	r0, r1
 801518a:	602b      	str	r3, [r5, #0]
 801518c:	f7f8 fdf2 	bl	800dd74 <_close>
 8015190:	1c43      	adds	r3, r0, #1
 8015192:	d102      	bne.n	801519a <_close_r+0x1a>
 8015194:	682b      	ldr	r3, [r5, #0]
 8015196:	b103      	cbz	r3, 801519a <_close_r+0x1a>
 8015198:	6023      	str	r3, [r4, #0]
 801519a:	bd38      	pop	{r3, r4, r5, pc}
 801519c:	20000a38 	.word	0x20000a38

080151a0 <_lseek_r>:
 80151a0:	b538      	push	{r3, r4, r5, lr}
 80151a2:	4d07      	ldr	r5, [pc, #28]	@ (80151c0 <_lseek_r+0x20>)
 80151a4:	4604      	mov	r4, r0
 80151a6:	4608      	mov	r0, r1
 80151a8:	4611      	mov	r1, r2
 80151aa:	2200      	movs	r2, #0
 80151ac:	602a      	str	r2, [r5, #0]
 80151ae:	461a      	mov	r2, r3
 80151b0:	f7f8 fe07 	bl	800ddc2 <_lseek>
 80151b4:	1c43      	adds	r3, r0, #1
 80151b6:	d102      	bne.n	80151be <_lseek_r+0x1e>
 80151b8:	682b      	ldr	r3, [r5, #0]
 80151ba:	b103      	cbz	r3, 80151be <_lseek_r+0x1e>
 80151bc:	6023      	str	r3, [r4, #0]
 80151be:	bd38      	pop	{r3, r4, r5, pc}
 80151c0:	20000a38 	.word	0x20000a38

080151c4 <_read_r>:
 80151c4:	b538      	push	{r3, r4, r5, lr}
 80151c6:	4d07      	ldr	r5, [pc, #28]	@ (80151e4 <_read_r+0x20>)
 80151c8:	4604      	mov	r4, r0
 80151ca:	4608      	mov	r0, r1
 80151cc:	4611      	mov	r1, r2
 80151ce:	2200      	movs	r2, #0
 80151d0:	602a      	str	r2, [r5, #0]
 80151d2:	461a      	mov	r2, r3
 80151d4:	f7f8 fd95 	bl	800dd02 <_read>
 80151d8:	1c43      	adds	r3, r0, #1
 80151da:	d102      	bne.n	80151e2 <_read_r+0x1e>
 80151dc:	682b      	ldr	r3, [r5, #0]
 80151de:	b103      	cbz	r3, 80151e2 <_read_r+0x1e>
 80151e0:	6023      	str	r3, [r4, #0]
 80151e2:	bd38      	pop	{r3, r4, r5, pc}
 80151e4:	20000a38 	.word	0x20000a38

080151e8 <_sbrk_r>:
 80151e8:	b538      	push	{r3, r4, r5, lr}
 80151ea:	4d06      	ldr	r5, [pc, #24]	@ (8015204 <_sbrk_r+0x1c>)
 80151ec:	2300      	movs	r3, #0
 80151ee:	4604      	mov	r4, r0
 80151f0:	4608      	mov	r0, r1
 80151f2:	602b      	str	r3, [r5, #0]
 80151f4:	f7f8 fdf2 	bl	800dddc <_sbrk>
 80151f8:	1c43      	adds	r3, r0, #1
 80151fa:	d102      	bne.n	8015202 <_sbrk_r+0x1a>
 80151fc:	682b      	ldr	r3, [r5, #0]
 80151fe:	b103      	cbz	r3, 8015202 <_sbrk_r+0x1a>
 8015200:	6023      	str	r3, [r4, #0]
 8015202:	bd38      	pop	{r3, r4, r5, pc}
 8015204:	20000a38 	.word	0x20000a38

08015208 <_write_r>:
 8015208:	b538      	push	{r3, r4, r5, lr}
 801520a:	4d07      	ldr	r5, [pc, #28]	@ (8015228 <_write_r+0x20>)
 801520c:	4604      	mov	r4, r0
 801520e:	4608      	mov	r0, r1
 8015210:	4611      	mov	r1, r2
 8015212:	2200      	movs	r2, #0
 8015214:	602a      	str	r2, [r5, #0]
 8015216:	461a      	mov	r2, r3
 8015218:	f7f8 fd90 	bl	800dd3c <_write>
 801521c:	1c43      	adds	r3, r0, #1
 801521e:	d102      	bne.n	8015226 <_write_r+0x1e>
 8015220:	682b      	ldr	r3, [r5, #0]
 8015222:	b103      	cbz	r3, 8015226 <_write_r+0x1e>
 8015224:	6023      	str	r3, [r4, #0]
 8015226:	bd38      	pop	{r3, r4, r5, pc}
 8015228:	20000a38 	.word	0x20000a38

0801522c <__errno>:
 801522c:	4b01      	ldr	r3, [pc, #4]	@ (8015234 <__errno+0x8>)
 801522e:	6818      	ldr	r0, [r3, #0]
 8015230:	4770      	bx	lr
 8015232:	bf00      	nop
 8015234:	20000304 	.word	0x20000304

08015238 <__libc_init_array>:
 8015238:	b570      	push	{r4, r5, r6, lr}
 801523a:	4d0d      	ldr	r5, [pc, #52]	@ (8015270 <__libc_init_array+0x38>)
 801523c:	4c0d      	ldr	r4, [pc, #52]	@ (8015274 <__libc_init_array+0x3c>)
 801523e:	1b64      	subs	r4, r4, r5
 8015240:	10a4      	asrs	r4, r4, #2
 8015242:	2600      	movs	r6, #0
 8015244:	42a6      	cmp	r6, r4
 8015246:	d109      	bne.n	801525c <__libc_init_array+0x24>
 8015248:	4d0b      	ldr	r5, [pc, #44]	@ (8015278 <__libc_init_array+0x40>)
 801524a:	4c0c      	ldr	r4, [pc, #48]	@ (801527c <__libc_init_array+0x44>)
 801524c:	f003 fe50 	bl	8018ef0 <_init>
 8015250:	1b64      	subs	r4, r4, r5
 8015252:	10a4      	asrs	r4, r4, #2
 8015254:	2600      	movs	r6, #0
 8015256:	42a6      	cmp	r6, r4
 8015258:	d105      	bne.n	8015266 <__libc_init_array+0x2e>
 801525a:	bd70      	pop	{r4, r5, r6, pc}
 801525c:	f855 3b04 	ldr.w	r3, [r5], #4
 8015260:	4798      	blx	r3
 8015262:	3601      	adds	r6, #1
 8015264:	e7ee      	b.n	8015244 <__libc_init_array+0xc>
 8015266:	f855 3b04 	ldr.w	r3, [r5], #4
 801526a:	4798      	blx	r3
 801526c:	3601      	adds	r6, #1
 801526e:	e7f2      	b.n	8015256 <__libc_init_array+0x1e>
 8015270:	080195fc 	.word	0x080195fc
 8015274:	080195fc 	.word	0x080195fc
 8015278:	080195fc 	.word	0x080195fc
 801527c:	08019600 	.word	0x08019600

08015280 <__retarget_lock_init_recursive>:
 8015280:	4770      	bx	lr

08015282 <__retarget_lock_acquire_recursive>:
 8015282:	4770      	bx	lr

08015284 <__retarget_lock_release_recursive>:
 8015284:	4770      	bx	lr

08015286 <strcpy>:
 8015286:	4603      	mov	r3, r0
 8015288:	f811 2b01 	ldrb.w	r2, [r1], #1
 801528c:	f803 2b01 	strb.w	r2, [r3], #1
 8015290:	2a00      	cmp	r2, #0
 8015292:	d1f9      	bne.n	8015288 <strcpy+0x2>
 8015294:	4770      	bx	lr
	...

08015298 <nanf>:
 8015298:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80152a0 <nanf+0x8>
 801529c:	4770      	bx	lr
 801529e:	bf00      	nop
 80152a0:	7fc00000 	.word	0x7fc00000

080152a4 <quorem>:
 80152a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152a8:	6903      	ldr	r3, [r0, #16]
 80152aa:	690c      	ldr	r4, [r1, #16]
 80152ac:	42a3      	cmp	r3, r4
 80152ae:	4607      	mov	r7, r0
 80152b0:	db7e      	blt.n	80153b0 <quorem+0x10c>
 80152b2:	3c01      	subs	r4, #1
 80152b4:	f101 0814 	add.w	r8, r1, #20
 80152b8:	00a3      	lsls	r3, r4, #2
 80152ba:	f100 0514 	add.w	r5, r0, #20
 80152be:	9300      	str	r3, [sp, #0]
 80152c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80152c4:	9301      	str	r3, [sp, #4]
 80152c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80152ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80152ce:	3301      	adds	r3, #1
 80152d0:	429a      	cmp	r2, r3
 80152d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80152d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80152da:	d32e      	bcc.n	801533a <quorem+0x96>
 80152dc:	f04f 0a00 	mov.w	sl, #0
 80152e0:	46c4      	mov	ip, r8
 80152e2:	46ae      	mov	lr, r5
 80152e4:	46d3      	mov	fp, sl
 80152e6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80152ea:	b298      	uxth	r0, r3
 80152ec:	fb06 a000 	mla	r0, r6, r0, sl
 80152f0:	0c02      	lsrs	r2, r0, #16
 80152f2:	0c1b      	lsrs	r3, r3, #16
 80152f4:	fb06 2303 	mla	r3, r6, r3, r2
 80152f8:	f8de 2000 	ldr.w	r2, [lr]
 80152fc:	b280      	uxth	r0, r0
 80152fe:	b292      	uxth	r2, r2
 8015300:	1a12      	subs	r2, r2, r0
 8015302:	445a      	add	r2, fp
 8015304:	f8de 0000 	ldr.w	r0, [lr]
 8015308:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801530c:	b29b      	uxth	r3, r3
 801530e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015312:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015316:	b292      	uxth	r2, r2
 8015318:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801531c:	45e1      	cmp	r9, ip
 801531e:	f84e 2b04 	str.w	r2, [lr], #4
 8015322:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015326:	d2de      	bcs.n	80152e6 <quorem+0x42>
 8015328:	9b00      	ldr	r3, [sp, #0]
 801532a:	58eb      	ldr	r3, [r5, r3]
 801532c:	b92b      	cbnz	r3, 801533a <quorem+0x96>
 801532e:	9b01      	ldr	r3, [sp, #4]
 8015330:	3b04      	subs	r3, #4
 8015332:	429d      	cmp	r5, r3
 8015334:	461a      	mov	r2, r3
 8015336:	d32f      	bcc.n	8015398 <quorem+0xf4>
 8015338:	613c      	str	r4, [r7, #16]
 801533a:	4638      	mov	r0, r7
 801533c:	f001 f912 	bl	8016564 <__mcmp>
 8015340:	2800      	cmp	r0, #0
 8015342:	db25      	blt.n	8015390 <quorem+0xec>
 8015344:	4629      	mov	r1, r5
 8015346:	2000      	movs	r0, #0
 8015348:	f858 2b04 	ldr.w	r2, [r8], #4
 801534c:	f8d1 c000 	ldr.w	ip, [r1]
 8015350:	fa1f fe82 	uxth.w	lr, r2
 8015354:	fa1f f38c 	uxth.w	r3, ip
 8015358:	eba3 030e 	sub.w	r3, r3, lr
 801535c:	4403      	add	r3, r0
 801535e:	0c12      	lsrs	r2, r2, #16
 8015360:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015364:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015368:	b29b      	uxth	r3, r3
 801536a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801536e:	45c1      	cmp	r9, r8
 8015370:	f841 3b04 	str.w	r3, [r1], #4
 8015374:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015378:	d2e6      	bcs.n	8015348 <quorem+0xa4>
 801537a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801537e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015382:	b922      	cbnz	r2, 801538e <quorem+0xea>
 8015384:	3b04      	subs	r3, #4
 8015386:	429d      	cmp	r5, r3
 8015388:	461a      	mov	r2, r3
 801538a:	d30b      	bcc.n	80153a4 <quorem+0x100>
 801538c:	613c      	str	r4, [r7, #16]
 801538e:	3601      	adds	r6, #1
 8015390:	4630      	mov	r0, r6
 8015392:	b003      	add	sp, #12
 8015394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015398:	6812      	ldr	r2, [r2, #0]
 801539a:	3b04      	subs	r3, #4
 801539c:	2a00      	cmp	r2, #0
 801539e:	d1cb      	bne.n	8015338 <quorem+0x94>
 80153a0:	3c01      	subs	r4, #1
 80153a2:	e7c6      	b.n	8015332 <quorem+0x8e>
 80153a4:	6812      	ldr	r2, [r2, #0]
 80153a6:	3b04      	subs	r3, #4
 80153a8:	2a00      	cmp	r2, #0
 80153aa:	d1ef      	bne.n	801538c <quorem+0xe8>
 80153ac:	3c01      	subs	r4, #1
 80153ae:	e7ea      	b.n	8015386 <quorem+0xe2>
 80153b0:	2000      	movs	r0, #0
 80153b2:	e7ee      	b.n	8015392 <quorem+0xee>
 80153b4:	0000      	movs	r0, r0
	...

080153b8 <_dtoa_r>:
 80153b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153bc:	69c7      	ldr	r7, [r0, #28]
 80153be:	b097      	sub	sp, #92	@ 0x5c
 80153c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80153c4:	ec55 4b10 	vmov	r4, r5, d0
 80153c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80153ca:	9107      	str	r1, [sp, #28]
 80153cc:	4681      	mov	r9, r0
 80153ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80153d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80153d2:	b97f      	cbnz	r7, 80153f4 <_dtoa_r+0x3c>
 80153d4:	2010      	movs	r0, #16
 80153d6:	f7fe fd65 	bl	8013ea4 <malloc>
 80153da:	4602      	mov	r2, r0
 80153dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80153e0:	b920      	cbnz	r0, 80153ec <_dtoa_r+0x34>
 80153e2:	4ba9      	ldr	r3, [pc, #676]	@ (8015688 <_dtoa_r+0x2d0>)
 80153e4:	21ef      	movs	r1, #239	@ 0xef
 80153e6:	48a9      	ldr	r0, [pc, #676]	@ (801568c <_dtoa_r+0x2d4>)
 80153e8:	f002 ff8e 	bl	8018308 <__assert_func>
 80153ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80153f0:	6007      	str	r7, [r0, #0]
 80153f2:	60c7      	str	r7, [r0, #12]
 80153f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80153f8:	6819      	ldr	r1, [r3, #0]
 80153fa:	b159      	cbz	r1, 8015414 <_dtoa_r+0x5c>
 80153fc:	685a      	ldr	r2, [r3, #4]
 80153fe:	604a      	str	r2, [r1, #4]
 8015400:	2301      	movs	r3, #1
 8015402:	4093      	lsls	r3, r2
 8015404:	608b      	str	r3, [r1, #8]
 8015406:	4648      	mov	r0, r9
 8015408:	f000 fe30 	bl	801606c <_Bfree>
 801540c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015410:	2200      	movs	r2, #0
 8015412:	601a      	str	r2, [r3, #0]
 8015414:	1e2b      	subs	r3, r5, #0
 8015416:	bfb9      	ittee	lt
 8015418:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801541c:	9305      	strlt	r3, [sp, #20]
 801541e:	2300      	movge	r3, #0
 8015420:	6033      	strge	r3, [r6, #0]
 8015422:	9f05      	ldr	r7, [sp, #20]
 8015424:	4b9a      	ldr	r3, [pc, #616]	@ (8015690 <_dtoa_r+0x2d8>)
 8015426:	bfbc      	itt	lt
 8015428:	2201      	movlt	r2, #1
 801542a:	6032      	strlt	r2, [r6, #0]
 801542c:	43bb      	bics	r3, r7
 801542e:	d112      	bne.n	8015456 <_dtoa_r+0x9e>
 8015430:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015432:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015436:	6013      	str	r3, [r2, #0]
 8015438:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801543c:	4323      	orrs	r3, r4
 801543e:	f000 855a 	beq.w	8015ef6 <_dtoa_r+0xb3e>
 8015442:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015444:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80156a4 <_dtoa_r+0x2ec>
 8015448:	2b00      	cmp	r3, #0
 801544a:	f000 855c 	beq.w	8015f06 <_dtoa_r+0xb4e>
 801544e:	f10a 0303 	add.w	r3, sl, #3
 8015452:	f000 bd56 	b.w	8015f02 <_dtoa_r+0xb4a>
 8015456:	ed9d 7b04 	vldr	d7, [sp, #16]
 801545a:	2200      	movs	r2, #0
 801545c:	ec51 0b17 	vmov	r0, r1, d7
 8015460:	2300      	movs	r3, #0
 8015462:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015466:	f7f3 fb5f 	bl	8008b28 <__aeabi_dcmpeq>
 801546a:	4680      	mov	r8, r0
 801546c:	b158      	cbz	r0, 8015486 <_dtoa_r+0xce>
 801546e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015470:	2301      	movs	r3, #1
 8015472:	6013      	str	r3, [r2, #0]
 8015474:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015476:	b113      	cbz	r3, 801547e <_dtoa_r+0xc6>
 8015478:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801547a:	4b86      	ldr	r3, [pc, #536]	@ (8015694 <_dtoa_r+0x2dc>)
 801547c:	6013      	str	r3, [r2, #0]
 801547e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80156a8 <_dtoa_r+0x2f0>
 8015482:	f000 bd40 	b.w	8015f06 <_dtoa_r+0xb4e>
 8015486:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801548a:	aa14      	add	r2, sp, #80	@ 0x50
 801548c:	a915      	add	r1, sp, #84	@ 0x54
 801548e:	4648      	mov	r0, r9
 8015490:	f001 f988 	bl	80167a4 <__d2b>
 8015494:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015498:	9002      	str	r0, [sp, #8]
 801549a:	2e00      	cmp	r6, #0
 801549c:	d078      	beq.n	8015590 <_dtoa_r+0x1d8>
 801549e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80154a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80154a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80154a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80154ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80154b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80154b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80154b8:	4619      	mov	r1, r3
 80154ba:	2200      	movs	r2, #0
 80154bc:	4b76      	ldr	r3, [pc, #472]	@ (8015698 <_dtoa_r+0x2e0>)
 80154be:	f7f2 ff13 	bl	80082e8 <__aeabi_dsub>
 80154c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8015670 <_dtoa_r+0x2b8>)
 80154c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154c8:	f7f3 f8c6 	bl	8008658 <__aeabi_dmul>
 80154cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8015678 <_dtoa_r+0x2c0>)
 80154ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154d2:	f7f2 ff0b 	bl	80082ec <__adddf3>
 80154d6:	4604      	mov	r4, r0
 80154d8:	4630      	mov	r0, r6
 80154da:	460d      	mov	r5, r1
 80154dc:	f7f3 f852 	bl	8008584 <__aeabi_i2d>
 80154e0:	a367      	add	r3, pc, #412	@ (adr r3, 8015680 <_dtoa_r+0x2c8>)
 80154e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154e6:	f7f3 f8b7 	bl	8008658 <__aeabi_dmul>
 80154ea:	4602      	mov	r2, r0
 80154ec:	460b      	mov	r3, r1
 80154ee:	4620      	mov	r0, r4
 80154f0:	4629      	mov	r1, r5
 80154f2:	f7f2 fefb 	bl	80082ec <__adddf3>
 80154f6:	4604      	mov	r4, r0
 80154f8:	460d      	mov	r5, r1
 80154fa:	f7f3 fb5d 	bl	8008bb8 <__aeabi_d2iz>
 80154fe:	2200      	movs	r2, #0
 8015500:	4607      	mov	r7, r0
 8015502:	2300      	movs	r3, #0
 8015504:	4620      	mov	r0, r4
 8015506:	4629      	mov	r1, r5
 8015508:	f7f3 fb18 	bl	8008b3c <__aeabi_dcmplt>
 801550c:	b140      	cbz	r0, 8015520 <_dtoa_r+0x168>
 801550e:	4638      	mov	r0, r7
 8015510:	f7f3 f838 	bl	8008584 <__aeabi_i2d>
 8015514:	4622      	mov	r2, r4
 8015516:	462b      	mov	r3, r5
 8015518:	f7f3 fb06 	bl	8008b28 <__aeabi_dcmpeq>
 801551c:	b900      	cbnz	r0, 8015520 <_dtoa_r+0x168>
 801551e:	3f01      	subs	r7, #1
 8015520:	2f16      	cmp	r7, #22
 8015522:	d852      	bhi.n	80155ca <_dtoa_r+0x212>
 8015524:	4b5d      	ldr	r3, [pc, #372]	@ (801569c <_dtoa_r+0x2e4>)
 8015526:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801552a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801552e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015532:	f7f3 fb03 	bl	8008b3c <__aeabi_dcmplt>
 8015536:	2800      	cmp	r0, #0
 8015538:	d049      	beq.n	80155ce <_dtoa_r+0x216>
 801553a:	3f01      	subs	r7, #1
 801553c:	2300      	movs	r3, #0
 801553e:	9310      	str	r3, [sp, #64]	@ 0x40
 8015540:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015542:	1b9b      	subs	r3, r3, r6
 8015544:	1e5a      	subs	r2, r3, #1
 8015546:	bf45      	ittet	mi
 8015548:	f1c3 0301 	rsbmi	r3, r3, #1
 801554c:	9300      	strmi	r3, [sp, #0]
 801554e:	2300      	movpl	r3, #0
 8015550:	2300      	movmi	r3, #0
 8015552:	9206      	str	r2, [sp, #24]
 8015554:	bf54      	ite	pl
 8015556:	9300      	strpl	r3, [sp, #0]
 8015558:	9306      	strmi	r3, [sp, #24]
 801555a:	2f00      	cmp	r7, #0
 801555c:	db39      	blt.n	80155d2 <_dtoa_r+0x21a>
 801555e:	9b06      	ldr	r3, [sp, #24]
 8015560:	970d      	str	r7, [sp, #52]	@ 0x34
 8015562:	443b      	add	r3, r7
 8015564:	9306      	str	r3, [sp, #24]
 8015566:	2300      	movs	r3, #0
 8015568:	9308      	str	r3, [sp, #32]
 801556a:	9b07      	ldr	r3, [sp, #28]
 801556c:	2b09      	cmp	r3, #9
 801556e:	d863      	bhi.n	8015638 <_dtoa_r+0x280>
 8015570:	2b05      	cmp	r3, #5
 8015572:	bfc4      	itt	gt
 8015574:	3b04      	subgt	r3, #4
 8015576:	9307      	strgt	r3, [sp, #28]
 8015578:	9b07      	ldr	r3, [sp, #28]
 801557a:	f1a3 0302 	sub.w	r3, r3, #2
 801557e:	bfcc      	ite	gt
 8015580:	2400      	movgt	r4, #0
 8015582:	2401      	movle	r4, #1
 8015584:	2b03      	cmp	r3, #3
 8015586:	d863      	bhi.n	8015650 <_dtoa_r+0x298>
 8015588:	e8df f003 	tbb	[pc, r3]
 801558c:	2b375452 	.word	0x2b375452
 8015590:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8015594:	441e      	add	r6, r3
 8015596:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801559a:	2b20      	cmp	r3, #32
 801559c:	bfc1      	itttt	gt
 801559e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80155a2:	409f      	lslgt	r7, r3
 80155a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80155a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80155ac:	bfd6      	itet	le
 80155ae:	f1c3 0320 	rsble	r3, r3, #32
 80155b2:	ea47 0003 	orrgt.w	r0, r7, r3
 80155b6:	fa04 f003 	lslle.w	r0, r4, r3
 80155ba:	f7f2 ffd3 	bl	8008564 <__aeabi_ui2d>
 80155be:	2201      	movs	r2, #1
 80155c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80155c4:	3e01      	subs	r6, #1
 80155c6:	9212      	str	r2, [sp, #72]	@ 0x48
 80155c8:	e776      	b.n	80154b8 <_dtoa_r+0x100>
 80155ca:	2301      	movs	r3, #1
 80155cc:	e7b7      	b.n	801553e <_dtoa_r+0x186>
 80155ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80155d0:	e7b6      	b.n	8015540 <_dtoa_r+0x188>
 80155d2:	9b00      	ldr	r3, [sp, #0]
 80155d4:	1bdb      	subs	r3, r3, r7
 80155d6:	9300      	str	r3, [sp, #0]
 80155d8:	427b      	negs	r3, r7
 80155da:	9308      	str	r3, [sp, #32]
 80155dc:	2300      	movs	r3, #0
 80155de:	930d      	str	r3, [sp, #52]	@ 0x34
 80155e0:	e7c3      	b.n	801556a <_dtoa_r+0x1b2>
 80155e2:	2301      	movs	r3, #1
 80155e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80155e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80155e8:	eb07 0b03 	add.w	fp, r7, r3
 80155ec:	f10b 0301 	add.w	r3, fp, #1
 80155f0:	2b01      	cmp	r3, #1
 80155f2:	9303      	str	r3, [sp, #12]
 80155f4:	bfb8      	it	lt
 80155f6:	2301      	movlt	r3, #1
 80155f8:	e006      	b.n	8015608 <_dtoa_r+0x250>
 80155fa:	2301      	movs	r3, #1
 80155fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80155fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015600:	2b00      	cmp	r3, #0
 8015602:	dd28      	ble.n	8015656 <_dtoa_r+0x29e>
 8015604:	469b      	mov	fp, r3
 8015606:	9303      	str	r3, [sp, #12]
 8015608:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801560c:	2100      	movs	r1, #0
 801560e:	2204      	movs	r2, #4
 8015610:	f102 0514 	add.w	r5, r2, #20
 8015614:	429d      	cmp	r5, r3
 8015616:	d926      	bls.n	8015666 <_dtoa_r+0x2ae>
 8015618:	6041      	str	r1, [r0, #4]
 801561a:	4648      	mov	r0, r9
 801561c:	f000 fce6 	bl	8015fec <_Balloc>
 8015620:	4682      	mov	sl, r0
 8015622:	2800      	cmp	r0, #0
 8015624:	d142      	bne.n	80156ac <_dtoa_r+0x2f4>
 8015626:	4b1e      	ldr	r3, [pc, #120]	@ (80156a0 <_dtoa_r+0x2e8>)
 8015628:	4602      	mov	r2, r0
 801562a:	f240 11af 	movw	r1, #431	@ 0x1af
 801562e:	e6da      	b.n	80153e6 <_dtoa_r+0x2e>
 8015630:	2300      	movs	r3, #0
 8015632:	e7e3      	b.n	80155fc <_dtoa_r+0x244>
 8015634:	2300      	movs	r3, #0
 8015636:	e7d5      	b.n	80155e4 <_dtoa_r+0x22c>
 8015638:	2401      	movs	r4, #1
 801563a:	2300      	movs	r3, #0
 801563c:	9307      	str	r3, [sp, #28]
 801563e:	9409      	str	r4, [sp, #36]	@ 0x24
 8015640:	f04f 3bff 	mov.w	fp, #4294967295
 8015644:	2200      	movs	r2, #0
 8015646:	f8cd b00c 	str.w	fp, [sp, #12]
 801564a:	2312      	movs	r3, #18
 801564c:	920c      	str	r2, [sp, #48]	@ 0x30
 801564e:	e7db      	b.n	8015608 <_dtoa_r+0x250>
 8015650:	2301      	movs	r3, #1
 8015652:	9309      	str	r3, [sp, #36]	@ 0x24
 8015654:	e7f4      	b.n	8015640 <_dtoa_r+0x288>
 8015656:	f04f 0b01 	mov.w	fp, #1
 801565a:	f8cd b00c 	str.w	fp, [sp, #12]
 801565e:	465b      	mov	r3, fp
 8015660:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015664:	e7d0      	b.n	8015608 <_dtoa_r+0x250>
 8015666:	3101      	adds	r1, #1
 8015668:	0052      	lsls	r2, r2, #1
 801566a:	e7d1      	b.n	8015610 <_dtoa_r+0x258>
 801566c:	f3af 8000 	nop.w
 8015670:	636f4361 	.word	0x636f4361
 8015674:	3fd287a7 	.word	0x3fd287a7
 8015678:	8b60c8b3 	.word	0x8b60c8b3
 801567c:	3fc68a28 	.word	0x3fc68a28
 8015680:	509f79fb 	.word	0x509f79fb
 8015684:	3fd34413 	.word	0x3fd34413
 8015688:	080191f4 	.word	0x080191f4
 801568c:	0801920b 	.word	0x0801920b
 8015690:	7ff00000 	.word	0x7ff00000
 8015694:	080192f7 	.word	0x080192f7
 8015698:	3ff80000 	.word	0x3ff80000
 801569c:	080193d8 	.word	0x080193d8
 80156a0:	08019263 	.word	0x08019263
 80156a4:	080191f0 	.word	0x080191f0
 80156a8:	080192f6 	.word	0x080192f6
 80156ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80156b0:	6018      	str	r0, [r3, #0]
 80156b2:	9b03      	ldr	r3, [sp, #12]
 80156b4:	2b0e      	cmp	r3, #14
 80156b6:	f200 80a1 	bhi.w	80157fc <_dtoa_r+0x444>
 80156ba:	2c00      	cmp	r4, #0
 80156bc:	f000 809e 	beq.w	80157fc <_dtoa_r+0x444>
 80156c0:	2f00      	cmp	r7, #0
 80156c2:	dd33      	ble.n	801572c <_dtoa_r+0x374>
 80156c4:	4b9c      	ldr	r3, [pc, #624]	@ (8015938 <_dtoa_r+0x580>)
 80156c6:	f007 020f 	and.w	r2, r7, #15
 80156ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80156ce:	ed93 7b00 	vldr	d7, [r3]
 80156d2:	05f8      	lsls	r0, r7, #23
 80156d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80156d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80156dc:	d516      	bpl.n	801570c <_dtoa_r+0x354>
 80156de:	4b97      	ldr	r3, [pc, #604]	@ (801593c <_dtoa_r+0x584>)
 80156e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80156e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80156e8:	f7f3 f8e0 	bl	80088ac <__aeabi_ddiv>
 80156ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80156f0:	f004 040f 	and.w	r4, r4, #15
 80156f4:	2603      	movs	r6, #3
 80156f6:	4d91      	ldr	r5, [pc, #580]	@ (801593c <_dtoa_r+0x584>)
 80156f8:	b954      	cbnz	r4, 8015710 <_dtoa_r+0x358>
 80156fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80156fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015702:	f7f3 f8d3 	bl	80088ac <__aeabi_ddiv>
 8015706:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801570a:	e028      	b.n	801575e <_dtoa_r+0x3a6>
 801570c:	2602      	movs	r6, #2
 801570e:	e7f2      	b.n	80156f6 <_dtoa_r+0x33e>
 8015710:	07e1      	lsls	r1, r4, #31
 8015712:	d508      	bpl.n	8015726 <_dtoa_r+0x36e>
 8015714:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015718:	e9d5 2300 	ldrd	r2, r3, [r5]
 801571c:	f7f2 ff9c 	bl	8008658 <__aeabi_dmul>
 8015720:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015724:	3601      	adds	r6, #1
 8015726:	1064      	asrs	r4, r4, #1
 8015728:	3508      	adds	r5, #8
 801572a:	e7e5      	b.n	80156f8 <_dtoa_r+0x340>
 801572c:	f000 80af 	beq.w	801588e <_dtoa_r+0x4d6>
 8015730:	427c      	negs	r4, r7
 8015732:	4b81      	ldr	r3, [pc, #516]	@ (8015938 <_dtoa_r+0x580>)
 8015734:	4d81      	ldr	r5, [pc, #516]	@ (801593c <_dtoa_r+0x584>)
 8015736:	f004 020f 	and.w	r2, r4, #15
 801573a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801573e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015742:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015746:	f7f2 ff87 	bl	8008658 <__aeabi_dmul>
 801574a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801574e:	1124      	asrs	r4, r4, #4
 8015750:	2300      	movs	r3, #0
 8015752:	2602      	movs	r6, #2
 8015754:	2c00      	cmp	r4, #0
 8015756:	f040 808f 	bne.w	8015878 <_dtoa_r+0x4c0>
 801575a:	2b00      	cmp	r3, #0
 801575c:	d1d3      	bne.n	8015706 <_dtoa_r+0x34e>
 801575e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015760:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015764:	2b00      	cmp	r3, #0
 8015766:	f000 8094 	beq.w	8015892 <_dtoa_r+0x4da>
 801576a:	4b75      	ldr	r3, [pc, #468]	@ (8015940 <_dtoa_r+0x588>)
 801576c:	2200      	movs	r2, #0
 801576e:	4620      	mov	r0, r4
 8015770:	4629      	mov	r1, r5
 8015772:	f7f3 f9e3 	bl	8008b3c <__aeabi_dcmplt>
 8015776:	2800      	cmp	r0, #0
 8015778:	f000 808b 	beq.w	8015892 <_dtoa_r+0x4da>
 801577c:	9b03      	ldr	r3, [sp, #12]
 801577e:	2b00      	cmp	r3, #0
 8015780:	f000 8087 	beq.w	8015892 <_dtoa_r+0x4da>
 8015784:	f1bb 0f00 	cmp.w	fp, #0
 8015788:	dd34      	ble.n	80157f4 <_dtoa_r+0x43c>
 801578a:	4620      	mov	r0, r4
 801578c:	4b6d      	ldr	r3, [pc, #436]	@ (8015944 <_dtoa_r+0x58c>)
 801578e:	2200      	movs	r2, #0
 8015790:	4629      	mov	r1, r5
 8015792:	f7f2 ff61 	bl	8008658 <__aeabi_dmul>
 8015796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801579a:	f107 38ff 	add.w	r8, r7, #4294967295
 801579e:	3601      	adds	r6, #1
 80157a0:	465c      	mov	r4, fp
 80157a2:	4630      	mov	r0, r6
 80157a4:	f7f2 feee 	bl	8008584 <__aeabi_i2d>
 80157a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80157ac:	f7f2 ff54 	bl	8008658 <__aeabi_dmul>
 80157b0:	4b65      	ldr	r3, [pc, #404]	@ (8015948 <_dtoa_r+0x590>)
 80157b2:	2200      	movs	r2, #0
 80157b4:	f7f2 fd9a 	bl	80082ec <__adddf3>
 80157b8:	4605      	mov	r5, r0
 80157ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80157be:	2c00      	cmp	r4, #0
 80157c0:	d16a      	bne.n	8015898 <_dtoa_r+0x4e0>
 80157c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80157c6:	4b61      	ldr	r3, [pc, #388]	@ (801594c <_dtoa_r+0x594>)
 80157c8:	2200      	movs	r2, #0
 80157ca:	f7f2 fd8d 	bl	80082e8 <__aeabi_dsub>
 80157ce:	4602      	mov	r2, r0
 80157d0:	460b      	mov	r3, r1
 80157d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80157d6:	462a      	mov	r2, r5
 80157d8:	4633      	mov	r3, r6
 80157da:	f7f3 f9cd 	bl	8008b78 <__aeabi_dcmpgt>
 80157de:	2800      	cmp	r0, #0
 80157e0:	f040 8298 	bne.w	8015d14 <_dtoa_r+0x95c>
 80157e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80157e8:	462a      	mov	r2, r5
 80157ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80157ee:	f7f3 f9a5 	bl	8008b3c <__aeabi_dcmplt>
 80157f2:	bb38      	cbnz	r0, 8015844 <_dtoa_r+0x48c>
 80157f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80157f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80157fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80157fe:	2b00      	cmp	r3, #0
 8015800:	f2c0 8157 	blt.w	8015ab2 <_dtoa_r+0x6fa>
 8015804:	2f0e      	cmp	r7, #14
 8015806:	f300 8154 	bgt.w	8015ab2 <_dtoa_r+0x6fa>
 801580a:	4b4b      	ldr	r3, [pc, #300]	@ (8015938 <_dtoa_r+0x580>)
 801580c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015810:	ed93 7b00 	vldr	d7, [r3]
 8015814:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015816:	2b00      	cmp	r3, #0
 8015818:	ed8d 7b00 	vstr	d7, [sp]
 801581c:	f280 80e5 	bge.w	80159ea <_dtoa_r+0x632>
 8015820:	9b03      	ldr	r3, [sp, #12]
 8015822:	2b00      	cmp	r3, #0
 8015824:	f300 80e1 	bgt.w	80159ea <_dtoa_r+0x632>
 8015828:	d10c      	bne.n	8015844 <_dtoa_r+0x48c>
 801582a:	4b48      	ldr	r3, [pc, #288]	@ (801594c <_dtoa_r+0x594>)
 801582c:	2200      	movs	r2, #0
 801582e:	ec51 0b17 	vmov	r0, r1, d7
 8015832:	f7f2 ff11 	bl	8008658 <__aeabi_dmul>
 8015836:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801583a:	f7f3 f993 	bl	8008b64 <__aeabi_dcmpge>
 801583e:	2800      	cmp	r0, #0
 8015840:	f000 8266 	beq.w	8015d10 <_dtoa_r+0x958>
 8015844:	2400      	movs	r4, #0
 8015846:	4625      	mov	r5, r4
 8015848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801584a:	4656      	mov	r6, sl
 801584c:	ea6f 0803 	mvn.w	r8, r3
 8015850:	2700      	movs	r7, #0
 8015852:	4621      	mov	r1, r4
 8015854:	4648      	mov	r0, r9
 8015856:	f000 fc09 	bl	801606c <_Bfree>
 801585a:	2d00      	cmp	r5, #0
 801585c:	f000 80bd 	beq.w	80159da <_dtoa_r+0x622>
 8015860:	b12f      	cbz	r7, 801586e <_dtoa_r+0x4b6>
 8015862:	42af      	cmp	r7, r5
 8015864:	d003      	beq.n	801586e <_dtoa_r+0x4b6>
 8015866:	4639      	mov	r1, r7
 8015868:	4648      	mov	r0, r9
 801586a:	f000 fbff 	bl	801606c <_Bfree>
 801586e:	4629      	mov	r1, r5
 8015870:	4648      	mov	r0, r9
 8015872:	f000 fbfb 	bl	801606c <_Bfree>
 8015876:	e0b0      	b.n	80159da <_dtoa_r+0x622>
 8015878:	07e2      	lsls	r2, r4, #31
 801587a:	d505      	bpl.n	8015888 <_dtoa_r+0x4d0>
 801587c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015880:	f7f2 feea 	bl	8008658 <__aeabi_dmul>
 8015884:	3601      	adds	r6, #1
 8015886:	2301      	movs	r3, #1
 8015888:	1064      	asrs	r4, r4, #1
 801588a:	3508      	adds	r5, #8
 801588c:	e762      	b.n	8015754 <_dtoa_r+0x39c>
 801588e:	2602      	movs	r6, #2
 8015890:	e765      	b.n	801575e <_dtoa_r+0x3a6>
 8015892:	9c03      	ldr	r4, [sp, #12]
 8015894:	46b8      	mov	r8, r7
 8015896:	e784      	b.n	80157a2 <_dtoa_r+0x3ea>
 8015898:	4b27      	ldr	r3, [pc, #156]	@ (8015938 <_dtoa_r+0x580>)
 801589a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801589c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80158a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80158a4:	4454      	add	r4, sl
 80158a6:	2900      	cmp	r1, #0
 80158a8:	d054      	beq.n	8015954 <_dtoa_r+0x59c>
 80158aa:	4929      	ldr	r1, [pc, #164]	@ (8015950 <_dtoa_r+0x598>)
 80158ac:	2000      	movs	r0, #0
 80158ae:	f7f2 fffd 	bl	80088ac <__aeabi_ddiv>
 80158b2:	4633      	mov	r3, r6
 80158b4:	462a      	mov	r2, r5
 80158b6:	f7f2 fd17 	bl	80082e8 <__aeabi_dsub>
 80158ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80158be:	4656      	mov	r6, sl
 80158c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80158c4:	f7f3 f978 	bl	8008bb8 <__aeabi_d2iz>
 80158c8:	4605      	mov	r5, r0
 80158ca:	f7f2 fe5b 	bl	8008584 <__aeabi_i2d>
 80158ce:	4602      	mov	r2, r0
 80158d0:	460b      	mov	r3, r1
 80158d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80158d6:	f7f2 fd07 	bl	80082e8 <__aeabi_dsub>
 80158da:	3530      	adds	r5, #48	@ 0x30
 80158dc:	4602      	mov	r2, r0
 80158de:	460b      	mov	r3, r1
 80158e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80158e4:	f806 5b01 	strb.w	r5, [r6], #1
 80158e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80158ec:	f7f3 f926 	bl	8008b3c <__aeabi_dcmplt>
 80158f0:	2800      	cmp	r0, #0
 80158f2:	d172      	bne.n	80159da <_dtoa_r+0x622>
 80158f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80158f8:	4911      	ldr	r1, [pc, #68]	@ (8015940 <_dtoa_r+0x588>)
 80158fa:	2000      	movs	r0, #0
 80158fc:	f7f2 fcf4 	bl	80082e8 <__aeabi_dsub>
 8015900:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015904:	f7f3 f91a 	bl	8008b3c <__aeabi_dcmplt>
 8015908:	2800      	cmp	r0, #0
 801590a:	f040 80b4 	bne.w	8015a76 <_dtoa_r+0x6be>
 801590e:	42a6      	cmp	r6, r4
 8015910:	f43f af70 	beq.w	80157f4 <_dtoa_r+0x43c>
 8015914:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015918:	4b0a      	ldr	r3, [pc, #40]	@ (8015944 <_dtoa_r+0x58c>)
 801591a:	2200      	movs	r2, #0
 801591c:	f7f2 fe9c 	bl	8008658 <__aeabi_dmul>
 8015920:	4b08      	ldr	r3, [pc, #32]	@ (8015944 <_dtoa_r+0x58c>)
 8015922:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015926:	2200      	movs	r2, #0
 8015928:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801592c:	f7f2 fe94 	bl	8008658 <__aeabi_dmul>
 8015930:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015934:	e7c4      	b.n	80158c0 <_dtoa_r+0x508>
 8015936:	bf00      	nop
 8015938:	080193d8 	.word	0x080193d8
 801593c:	080193b0 	.word	0x080193b0
 8015940:	3ff00000 	.word	0x3ff00000
 8015944:	40240000 	.word	0x40240000
 8015948:	401c0000 	.word	0x401c0000
 801594c:	40140000 	.word	0x40140000
 8015950:	3fe00000 	.word	0x3fe00000
 8015954:	4631      	mov	r1, r6
 8015956:	4628      	mov	r0, r5
 8015958:	f7f2 fe7e 	bl	8008658 <__aeabi_dmul>
 801595c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015960:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015962:	4656      	mov	r6, sl
 8015964:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015968:	f7f3 f926 	bl	8008bb8 <__aeabi_d2iz>
 801596c:	4605      	mov	r5, r0
 801596e:	f7f2 fe09 	bl	8008584 <__aeabi_i2d>
 8015972:	4602      	mov	r2, r0
 8015974:	460b      	mov	r3, r1
 8015976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801597a:	f7f2 fcb5 	bl	80082e8 <__aeabi_dsub>
 801597e:	3530      	adds	r5, #48	@ 0x30
 8015980:	f806 5b01 	strb.w	r5, [r6], #1
 8015984:	4602      	mov	r2, r0
 8015986:	460b      	mov	r3, r1
 8015988:	42a6      	cmp	r6, r4
 801598a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801598e:	f04f 0200 	mov.w	r2, #0
 8015992:	d124      	bne.n	80159de <_dtoa_r+0x626>
 8015994:	4baf      	ldr	r3, [pc, #700]	@ (8015c54 <_dtoa_r+0x89c>)
 8015996:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801599a:	f7f2 fca7 	bl	80082ec <__adddf3>
 801599e:	4602      	mov	r2, r0
 80159a0:	460b      	mov	r3, r1
 80159a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80159a6:	f7f3 f8e7 	bl	8008b78 <__aeabi_dcmpgt>
 80159aa:	2800      	cmp	r0, #0
 80159ac:	d163      	bne.n	8015a76 <_dtoa_r+0x6be>
 80159ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80159b2:	49a8      	ldr	r1, [pc, #672]	@ (8015c54 <_dtoa_r+0x89c>)
 80159b4:	2000      	movs	r0, #0
 80159b6:	f7f2 fc97 	bl	80082e8 <__aeabi_dsub>
 80159ba:	4602      	mov	r2, r0
 80159bc:	460b      	mov	r3, r1
 80159be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80159c2:	f7f3 f8bb 	bl	8008b3c <__aeabi_dcmplt>
 80159c6:	2800      	cmp	r0, #0
 80159c8:	f43f af14 	beq.w	80157f4 <_dtoa_r+0x43c>
 80159cc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80159ce:	1e73      	subs	r3, r6, #1
 80159d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80159d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80159d6:	2b30      	cmp	r3, #48	@ 0x30
 80159d8:	d0f8      	beq.n	80159cc <_dtoa_r+0x614>
 80159da:	4647      	mov	r7, r8
 80159dc:	e03b      	b.n	8015a56 <_dtoa_r+0x69e>
 80159de:	4b9e      	ldr	r3, [pc, #632]	@ (8015c58 <_dtoa_r+0x8a0>)
 80159e0:	f7f2 fe3a 	bl	8008658 <__aeabi_dmul>
 80159e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159e8:	e7bc      	b.n	8015964 <_dtoa_r+0x5ac>
 80159ea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80159ee:	4656      	mov	r6, sl
 80159f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80159f4:	4620      	mov	r0, r4
 80159f6:	4629      	mov	r1, r5
 80159f8:	f7f2 ff58 	bl	80088ac <__aeabi_ddiv>
 80159fc:	f7f3 f8dc 	bl	8008bb8 <__aeabi_d2iz>
 8015a00:	4680      	mov	r8, r0
 8015a02:	f7f2 fdbf 	bl	8008584 <__aeabi_i2d>
 8015a06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015a0a:	f7f2 fe25 	bl	8008658 <__aeabi_dmul>
 8015a0e:	4602      	mov	r2, r0
 8015a10:	460b      	mov	r3, r1
 8015a12:	4620      	mov	r0, r4
 8015a14:	4629      	mov	r1, r5
 8015a16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015a1a:	f7f2 fc65 	bl	80082e8 <__aeabi_dsub>
 8015a1e:	f806 4b01 	strb.w	r4, [r6], #1
 8015a22:	9d03      	ldr	r5, [sp, #12]
 8015a24:	eba6 040a 	sub.w	r4, r6, sl
 8015a28:	42a5      	cmp	r5, r4
 8015a2a:	4602      	mov	r2, r0
 8015a2c:	460b      	mov	r3, r1
 8015a2e:	d133      	bne.n	8015a98 <_dtoa_r+0x6e0>
 8015a30:	f7f2 fc5c 	bl	80082ec <__adddf3>
 8015a34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015a38:	4604      	mov	r4, r0
 8015a3a:	460d      	mov	r5, r1
 8015a3c:	f7f3 f89c 	bl	8008b78 <__aeabi_dcmpgt>
 8015a40:	b9c0      	cbnz	r0, 8015a74 <_dtoa_r+0x6bc>
 8015a42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015a46:	4620      	mov	r0, r4
 8015a48:	4629      	mov	r1, r5
 8015a4a:	f7f3 f86d 	bl	8008b28 <__aeabi_dcmpeq>
 8015a4e:	b110      	cbz	r0, 8015a56 <_dtoa_r+0x69e>
 8015a50:	f018 0f01 	tst.w	r8, #1
 8015a54:	d10e      	bne.n	8015a74 <_dtoa_r+0x6bc>
 8015a56:	9902      	ldr	r1, [sp, #8]
 8015a58:	4648      	mov	r0, r9
 8015a5a:	f000 fb07 	bl	801606c <_Bfree>
 8015a5e:	2300      	movs	r3, #0
 8015a60:	7033      	strb	r3, [r6, #0]
 8015a62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015a64:	3701      	adds	r7, #1
 8015a66:	601f      	str	r7, [r3, #0]
 8015a68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	f000 824b 	beq.w	8015f06 <_dtoa_r+0xb4e>
 8015a70:	601e      	str	r6, [r3, #0]
 8015a72:	e248      	b.n	8015f06 <_dtoa_r+0xb4e>
 8015a74:	46b8      	mov	r8, r7
 8015a76:	4633      	mov	r3, r6
 8015a78:	461e      	mov	r6, r3
 8015a7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015a7e:	2a39      	cmp	r2, #57	@ 0x39
 8015a80:	d106      	bne.n	8015a90 <_dtoa_r+0x6d8>
 8015a82:	459a      	cmp	sl, r3
 8015a84:	d1f8      	bne.n	8015a78 <_dtoa_r+0x6c0>
 8015a86:	2230      	movs	r2, #48	@ 0x30
 8015a88:	f108 0801 	add.w	r8, r8, #1
 8015a8c:	f88a 2000 	strb.w	r2, [sl]
 8015a90:	781a      	ldrb	r2, [r3, #0]
 8015a92:	3201      	adds	r2, #1
 8015a94:	701a      	strb	r2, [r3, #0]
 8015a96:	e7a0      	b.n	80159da <_dtoa_r+0x622>
 8015a98:	4b6f      	ldr	r3, [pc, #444]	@ (8015c58 <_dtoa_r+0x8a0>)
 8015a9a:	2200      	movs	r2, #0
 8015a9c:	f7f2 fddc 	bl	8008658 <__aeabi_dmul>
 8015aa0:	2200      	movs	r2, #0
 8015aa2:	2300      	movs	r3, #0
 8015aa4:	4604      	mov	r4, r0
 8015aa6:	460d      	mov	r5, r1
 8015aa8:	f7f3 f83e 	bl	8008b28 <__aeabi_dcmpeq>
 8015aac:	2800      	cmp	r0, #0
 8015aae:	d09f      	beq.n	80159f0 <_dtoa_r+0x638>
 8015ab0:	e7d1      	b.n	8015a56 <_dtoa_r+0x69e>
 8015ab2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015ab4:	2a00      	cmp	r2, #0
 8015ab6:	f000 80ea 	beq.w	8015c8e <_dtoa_r+0x8d6>
 8015aba:	9a07      	ldr	r2, [sp, #28]
 8015abc:	2a01      	cmp	r2, #1
 8015abe:	f300 80cd 	bgt.w	8015c5c <_dtoa_r+0x8a4>
 8015ac2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015ac4:	2a00      	cmp	r2, #0
 8015ac6:	f000 80c1 	beq.w	8015c4c <_dtoa_r+0x894>
 8015aca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015ace:	9c08      	ldr	r4, [sp, #32]
 8015ad0:	9e00      	ldr	r6, [sp, #0]
 8015ad2:	9a00      	ldr	r2, [sp, #0]
 8015ad4:	441a      	add	r2, r3
 8015ad6:	9200      	str	r2, [sp, #0]
 8015ad8:	9a06      	ldr	r2, [sp, #24]
 8015ada:	2101      	movs	r1, #1
 8015adc:	441a      	add	r2, r3
 8015ade:	4648      	mov	r0, r9
 8015ae0:	9206      	str	r2, [sp, #24]
 8015ae2:	f000 fbc1 	bl	8016268 <__i2b>
 8015ae6:	4605      	mov	r5, r0
 8015ae8:	b166      	cbz	r6, 8015b04 <_dtoa_r+0x74c>
 8015aea:	9b06      	ldr	r3, [sp, #24]
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	dd09      	ble.n	8015b04 <_dtoa_r+0x74c>
 8015af0:	42b3      	cmp	r3, r6
 8015af2:	9a00      	ldr	r2, [sp, #0]
 8015af4:	bfa8      	it	ge
 8015af6:	4633      	movge	r3, r6
 8015af8:	1ad2      	subs	r2, r2, r3
 8015afa:	9200      	str	r2, [sp, #0]
 8015afc:	9a06      	ldr	r2, [sp, #24]
 8015afe:	1af6      	subs	r6, r6, r3
 8015b00:	1ad3      	subs	r3, r2, r3
 8015b02:	9306      	str	r3, [sp, #24]
 8015b04:	9b08      	ldr	r3, [sp, #32]
 8015b06:	b30b      	cbz	r3, 8015b4c <_dtoa_r+0x794>
 8015b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	f000 80c6 	beq.w	8015c9c <_dtoa_r+0x8e4>
 8015b10:	2c00      	cmp	r4, #0
 8015b12:	f000 80c0 	beq.w	8015c96 <_dtoa_r+0x8de>
 8015b16:	4629      	mov	r1, r5
 8015b18:	4622      	mov	r2, r4
 8015b1a:	4648      	mov	r0, r9
 8015b1c:	f000 fc5c 	bl	80163d8 <__pow5mult>
 8015b20:	9a02      	ldr	r2, [sp, #8]
 8015b22:	4601      	mov	r1, r0
 8015b24:	4605      	mov	r5, r0
 8015b26:	4648      	mov	r0, r9
 8015b28:	f000 fbb4 	bl	8016294 <__multiply>
 8015b2c:	9902      	ldr	r1, [sp, #8]
 8015b2e:	4680      	mov	r8, r0
 8015b30:	4648      	mov	r0, r9
 8015b32:	f000 fa9b 	bl	801606c <_Bfree>
 8015b36:	9b08      	ldr	r3, [sp, #32]
 8015b38:	1b1b      	subs	r3, r3, r4
 8015b3a:	9308      	str	r3, [sp, #32]
 8015b3c:	f000 80b1 	beq.w	8015ca2 <_dtoa_r+0x8ea>
 8015b40:	9a08      	ldr	r2, [sp, #32]
 8015b42:	4641      	mov	r1, r8
 8015b44:	4648      	mov	r0, r9
 8015b46:	f000 fc47 	bl	80163d8 <__pow5mult>
 8015b4a:	9002      	str	r0, [sp, #8]
 8015b4c:	2101      	movs	r1, #1
 8015b4e:	4648      	mov	r0, r9
 8015b50:	f000 fb8a 	bl	8016268 <__i2b>
 8015b54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015b56:	4604      	mov	r4, r0
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	f000 81d8 	beq.w	8015f0e <_dtoa_r+0xb56>
 8015b5e:	461a      	mov	r2, r3
 8015b60:	4601      	mov	r1, r0
 8015b62:	4648      	mov	r0, r9
 8015b64:	f000 fc38 	bl	80163d8 <__pow5mult>
 8015b68:	9b07      	ldr	r3, [sp, #28]
 8015b6a:	2b01      	cmp	r3, #1
 8015b6c:	4604      	mov	r4, r0
 8015b6e:	f300 809f 	bgt.w	8015cb0 <_dtoa_r+0x8f8>
 8015b72:	9b04      	ldr	r3, [sp, #16]
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	f040 8097 	bne.w	8015ca8 <_dtoa_r+0x8f0>
 8015b7a:	9b05      	ldr	r3, [sp, #20]
 8015b7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	f040 8093 	bne.w	8015cac <_dtoa_r+0x8f4>
 8015b86:	9b05      	ldr	r3, [sp, #20]
 8015b88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015b8c:	0d1b      	lsrs	r3, r3, #20
 8015b8e:	051b      	lsls	r3, r3, #20
 8015b90:	b133      	cbz	r3, 8015ba0 <_dtoa_r+0x7e8>
 8015b92:	9b00      	ldr	r3, [sp, #0]
 8015b94:	3301      	adds	r3, #1
 8015b96:	9300      	str	r3, [sp, #0]
 8015b98:	9b06      	ldr	r3, [sp, #24]
 8015b9a:	3301      	adds	r3, #1
 8015b9c:	9306      	str	r3, [sp, #24]
 8015b9e:	2301      	movs	r3, #1
 8015ba0:	9308      	str	r3, [sp, #32]
 8015ba2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015ba4:	2b00      	cmp	r3, #0
 8015ba6:	f000 81b8 	beq.w	8015f1a <_dtoa_r+0xb62>
 8015baa:	6923      	ldr	r3, [r4, #16]
 8015bac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015bb0:	6918      	ldr	r0, [r3, #16]
 8015bb2:	f000 fb0d 	bl	80161d0 <__hi0bits>
 8015bb6:	f1c0 0020 	rsb	r0, r0, #32
 8015bba:	9b06      	ldr	r3, [sp, #24]
 8015bbc:	4418      	add	r0, r3
 8015bbe:	f010 001f 	ands.w	r0, r0, #31
 8015bc2:	f000 8082 	beq.w	8015cca <_dtoa_r+0x912>
 8015bc6:	f1c0 0320 	rsb	r3, r0, #32
 8015bca:	2b04      	cmp	r3, #4
 8015bcc:	dd73      	ble.n	8015cb6 <_dtoa_r+0x8fe>
 8015bce:	9b00      	ldr	r3, [sp, #0]
 8015bd0:	f1c0 001c 	rsb	r0, r0, #28
 8015bd4:	4403      	add	r3, r0
 8015bd6:	9300      	str	r3, [sp, #0]
 8015bd8:	9b06      	ldr	r3, [sp, #24]
 8015bda:	4403      	add	r3, r0
 8015bdc:	4406      	add	r6, r0
 8015bde:	9306      	str	r3, [sp, #24]
 8015be0:	9b00      	ldr	r3, [sp, #0]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	dd05      	ble.n	8015bf2 <_dtoa_r+0x83a>
 8015be6:	9902      	ldr	r1, [sp, #8]
 8015be8:	461a      	mov	r2, r3
 8015bea:	4648      	mov	r0, r9
 8015bec:	f000 fc4e 	bl	801648c <__lshift>
 8015bf0:	9002      	str	r0, [sp, #8]
 8015bf2:	9b06      	ldr	r3, [sp, #24]
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	dd05      	ble.n	8015c04 <_dtoa_r+0x84c>
 8015bf8:	4621      	mov	r1, r4
 8015bfa:	461a      	mov	r2, r3
 8015bfc:	4648      	mov	r0, r9
 8015bfe:	f000 fc45 	bl	801648c <__lshift>
 8015c02:	4604      	mov	r4, r0
 8015c04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d061      	beq.n	8015cce <_dtoa_r+0x916>
 8015c0a:	9802      	ldr	r0, [sp, #8]
 8015c0c:	4621      	mov	r1, r4
 8015c0e:	f000 fca9 	bl	8016564 <__mcmp>
 8015c12:	2800      	cmp	r0, #0
 8015c14:	da5b      	bge.n	8015cce <_dtoa_r+0x916>
 8015c16:	2300      	movs	r3, #0
 8015c18:	9902      	ldr	r1, [sp, #8]
 8015c1a:	220a      	movs	r2, #10
 8015c1c:	4648      	mov	r0, r9
 8015c1e:	f000 fa47 	bl	80160b0 <__multadd>
 8015c22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c24:	9002      	str	r0, [sp, #8]
 8015c26:	f107 38ff 	add.w	r8, r7, #4294967295
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	f000 8177 	beq.w	8015f1e <_dtoa_r+0xb66>
 8015c30:	4629      	mov	r1, r5
 8015c32:	2300      	movs	r3, #0
 8015c34:	220a      	movs	r2, #10
 8015c36:	4648      	mov	r0, r9
 8015c38:	f000 fa3a 	bl	80160b0 <__multadd>
 8015c3c:	f1bb 0f00 	cmp.w	fp, #0
 8015c40:	4605      	mov	r5, r0
 8015c42:	dc6f      	bgt.n	8015d24 <_dtoa_r+0x96c>
 8015c44:	9b07      	ldr	r3, [sp, #28]
 8015c46:	2b02      	cmp	r3, #2
 8015c48:	dc49      	bgt.n	8015cde <_dtoa_r+0x926>
 8015c4a:	e06b      	b.n	8015d24 <_dtoa_r+0x96c>
 8015c4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015c4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015c52:	e73c      	b.n	8015ace <_dtoa_r+0x716>
 8015c54:	3fe00000 	.word	0x3fe00000
 8015c58:	40240000 	.word	0x40240000
 8015c5c:	9b03      	ldr	r3, [sp, #12]
 8015c5e:	1e5c      	subs	r4, r3, #1
 8015c60:	9b08      	ldr	r3, [sp, #32]
 8015c62:	42a3      	cmp	r3, r4
 8015c64:	db09      	blt.n	8015c7a <_dtoa_r+0x8c2>
 8015c66:	1b1c      	subs	r4, r3, r4
 8015c68:	9b03      	ldr	r3, [sp, #12]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f6bf af30 	bge.w	8015ad0 <_dtoa_r+0x718>
 8015c70:	9b00      	ldr	r3, [sp, #0]
 8015c72:	9a03      	ldr	r2, [sp, #12]
 8015c74:	1a9e      	subs	r6, r3, r2
 8015c76:	2300      	movs	r3, #0
 8015c78:	e72b      	b.n	8015ad2 <_dtoa_r+0x71a>
 8015c7a:	9b08      	ldr	r3, [sp, #32]
 8015c7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015c7e:	9408      	str	r4, [sp, #32]
 8015c80:	1ae3      	subs	r3, r4, r3
 8015c82:	441a      	add	r2, r3
 8015c84:	9e00      	ldr	r6, [sp, #0]
 8015c86:	9b03      	ldr	r3, [sp, #12]
 8015c88:	920d      	str	r2, [sp, #52]	@ 0x34
 8015c8a:	2400      	movs	r4, #0
 8015c8c:	e721      	b.n	8015ad2 <_dtoa_r+0x71a>
 8015c8e:	9c08      	ldr	r4, [sp, #32]
 8015c90:	9e00      	ldr	r6, [sp, #0]
 8015c92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015c94:	e728      	b.n	8015ae8 <_dtoa_r+0x730>
 8015c96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8015c9a:	e751      	b.n	8015b40 <_dtoa_r+0x788>
 8015c9c:	9a08      	ldr	r2, [sp, #32]
 8015c9e:	9902      	ldr	r1, [sp, #8]
 8015ca0:	e750      	b.n	8015b44 <_dtoa_r+0x78c>
 8015ca2:	f8cd 8008 	str.w	r8, [sp, #8]
 8015ca6:	e751      	b.n	8015b4c <_dtoa_r+0x794>
 8015ca8:	2300      	movs	r3, #0
 8015caa:	e779      	b.n	8015ba0 <_dtoa_r+0x7e8>
 8015cac:	9b04      	ldr	r3, [sp, #16]
 8015cae:	e777      	b.n	8015ba0 <_dtoa_r+0x7e8>
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	9308      	str	r3, [sp, #32]
 8015cb4:	e779      	b.n	8015baa <_dtoa_r+0x7f2>
 8015cb6:	d093      	beq.n	8015be0 <_dtoa_r+0x828>
 8015cb8:	9a00      	ldr	r2, [sp, #0]
 8015cba:	331c      	adds	r3, #28
 8015cbc:	441a      	add	r2, r3
 8015cbe:	9200      	str	r2, [sp, #0]
 8015cc0:	9a06      	ldr	r2, [sp, #24]
 8015cc2:	441a      	add	r2, r3
 8015cc4:	441e      	add	r6, r3
 8015cc6:	9206      	str	r2, [sp, #24]
 8015cc8:	e78a      	b.n	8015be0 <_dtoa_r+0x828>
 8015cca:	4603      	mov	r3, r0
 8015ccc:	e7f4      	b.n	8015cb8 <_dtoa_r+0x900>
 8015cce:	9b03      	ldr	r3, [sp, #12]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	46b8      	mov	r8, r7
 8015cd4:	dc20      	bgt.n	8015d18 <_dtoa_r+0x960>
 8015cd6:	469b      	mov	fp, r3
 8015cd8:	9b07      	ldr	r3, [sp, #28]
 8015cda:	2b02      	cmp	r3, #2
 8015cdc:	dd1e      	ble.n	8015d1c <_dtoa_r+0x964>
 8015cde:	f1bb 0f00 	cmp.w	fp, #0
 8015ce2:	f47f adb1 	bne.w	8015848 <_dtoa_r+0x490>
 8015ce6:	4621      	mov	r1, r4
 8015ce8:	465b      	mov	r3, fp
 8015cea:	2205      	movs	r2, #5
 8015cec:	4648      	mov	r0, r9
 8015cee:	f000 f9df 	bl	80160b0 <__multadd>
 8015cf2:	4601      	mov	r1, r0
 8015cf4:	4604      	mov	r4, r0
 8015cf6:	9802      	ldr	r0, [sp, #8]
 8015cf8:	f000 fc34 	bl	8016564 <__mcmp>
 8015cfc:	2800      	cmp	r0, #0
 8015cfe:	f77f ada3 	ble.w	8015848 <_dtoa_r+0x490>
 8015d02:	4656      	mov	r6, sl
 8015d04:	2331      	movs	r3, #49	@ 0x31
 8015d06:	f806 3b01 	strb.w	r3, [r6], #1
 8015d0a:	f108 0801 	add.w	r8, r8, #1
 8015d0e:	e59f      	b.n	8015850 <_dtoa_r+0x498>
 8015d10:	9c03      	ldr	r4, [sp, #12]
 8015d12:	46b8      	mov	r8, r7
 8015d14:	4625      	mov	r5, r4
 8015d16:	e7f4      	b.n	8015d02 <_dtoa_r+0x94a>
 8015d18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8015d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	f000 8101 	beq.w	8015f26 <_dtoa_r+0xb6e>
 8015d24:	2e00      	cmp	r6, #0
 8015d26:	dd05      	ble.n	8015d34 <_dtoa_r+0x97c>
 8015d28:	4629      	mov	r1, r5
 8015d2a:	4632      	mov	r2, r6
 8015d2c:	4648      	mov	r0, r9
 8015d2e:	f000 fbad 	bl	801648c <__lshift>
 8015d32:	4605      	mov	r5, r0
 8015d34:	9b08      	ldr	r3, [sp, #32]
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d05c      	beq.n	8015df4 <_dtoa_r+0xa3c>
 8015d3a:	6869      	ldr	r1, [r5, #4]
 8015d3c:	4648      	mov	r0, r9
 8015d3e:	f000 f955 	bl	8015fec <_Balloc>
 8015d42:	4606      	mov	r6, r0
 8015d44:	b928      	cbnz	r0, 8015d52 <_dtoa_r+0x99a>
 8015d46:	4b82      	ldr	r3, [pc, #520]	@ (8015f50 <_dtoa_r+0xb98>)
 8015d48:	4602      	mov	r2, r0
 8015d4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015d4e:	f7ff bb4a 	b.w	80153e6 <_dtoa_r+0x2e>
 8015d52:	692a      	ldr	r2, [r5, #16]
 8015d54:	3202      	adds	r2, #2
 8015d56:	0092      	lsls	r2, r2, #2
 8015d58:	f105 010c 	add.w	r1, r5, #12
 8015d5c:	300c      	adds	r0, #12
 8015d5e:	f002 fabb 	bl	80182d8 <memcpy>
 8015d62:	2201      	movs	r2, #1
 8015d64:	4631      	mov	r1, r6
 8015d66:	4648      	mov	r0, r9
 8015d68:	f000 fb90 	bl	801648c <__lshift>
 8015d6c:	f10a 0301 	add.w	r3, sl, #1
 8015d70:	9300      	str	r3, [sp, #0]
 8015d72:	eb0a 030b 	add.w	r3, sl, fp
 8015d76:	9308      	str	r3, [sp, #32]
 8015d78:	9b04      	ldr	r3, [sp, #16]
 8015d7a:	f003 0301 	and.w	r3, r3, #1
 8015d7e:	462f      	mov	r7, r5
 8015d80:	9306      	str	r3, [sp, #24]
 8015d82:	4605      	mov	r5, r0
 8015d84:	9b00      	ldr	r3, [sp, #0]
 8015d86:	9802      	ldr	r0, [sp, #8]
 8015d88:	4621      	mov	r1, r4
 8015d8a:	f103 3bff 	add.w	fp, r3, #4294967295
 8015d8e:	f7ff fa89 	bl	80152a4 <quorem>
 8015d92:	4603      	mov	r3, r0
 8015d94:	3330      	adds	r3, #48	@ 0x30
 8015d96:	9003      	str	r0, [sp, #12]
 8015d98:	4639      	mov	r1, r7
 8015d9a:	9802      	ldr	r0, [sp, #8]
 8015d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015d9e:	f000 fbe1 	bl	8016564 <__mcmp>
 8015da2:	462a      	mov	r2, r5
 8015da4:	9004      	str	r0, [sp, #16]
 8015da6:	4621      	mov	r1, r4
 8015da8:	4648      	mov	r0, r9
 8015daa:	f000 fbf7 	bl	801659c <__mdiff>
 8015dae:	68c2      	ldr	r2, [r0, #12]
 8015db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015db2:	4606      	mov	r6, r0
 8015db4:	bb02      	cbnz	r2, 8015df8 <_dtoa_r+0xa40>
 8015db6:	4601      	mov	r1, r0
 8015db8:	9802      	ldr	r0, [sp, #8]
 8015dba:	f000 fbd3 	bl	8016564 <__mcmp>
 8015dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015dc0:	4602      	mov	r2, r0
 8015dc2:	4631      	mov	r1, r6
 8015dc4:	4648      	mov	r0, r9
 8015dc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8015dc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8015dca:	f000 f94f 	bl	801606c <_Bfree>
 8015dce:	9b07      	ldr	r3, [sp, #28]
 8015dd0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8015dd2:	9e00      	ldr	r6, [sp, #0]
 8015dd4:	ea42 0103 	orr.w	r1, r2, r3
 8015dd8:	9b06      	ldr	r3, [sp, #24]
 8015dda:	4319      	orrs	r1, r3
 8015ddc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015dde:	d10d      	bne.n	8015dfc <_dtoa_r+0xa44>
 8015de0:	2b39      	cmp	r3, #57	@ 0x39
 8015de2:	d027      	beq.n	8015e34 <_dtoa_r+0xa7c>
 8015de4:	9a04      	ldr	r2, [sp, #16]
 8015de6:	2a00      	cmp	r2, #0
 8015de8:	dd01      	ble.n	8015dee <_dtoa_r+0xa36>
 8015dea:	9b03      	ldr	r3, [sp, #12]
 8015dec:	3331      	adds	r3, #49	@ 0x31
 8015dee:	f88b 3000 	strb.w	r3, [fp]
 8015df2:	e52e      	b.n	8015852 <_dtoa_r+0x49a>
 8015df4:	4628      	mov	r0, r5
 8015df6:	e7b9      	b.n	8015d6c <_dtoa_r+0x9b4>
 8015df8:	2201      	movs	r2, #1
 8015dfa:	e7e2      	b.n	8015dc2 <_dtoa_r+0xa0a>
 8015dfc:	9904      	ldr	r1, [sp, #16]
 8015dfe:	2900      	cmp	r1, #0
 8015e00:	db04      	blt.n	8015e0c <_dtoa_r+0xa54>
 8015e02:	9807      	ldr	r0, [sp, #28]
 8015e04:	4301      	orrs	r1, r0
 8015e06:	9806      	ldr	r0, [sp, #24]
 8015e08:	4301      	orrs	r1, r0
 8015e0a:	d120      	bne.n	8015e4e <_dtoa_r+0xa96>
 8015e0c:	2a00      	cmp	r2, #0
 8015e0e:	ddee      	ble.n	8015dee <_dtoa_r+0xa36>
 8015e10:	9902      	ldr	r1, [sp, #8]
 8015e12:	9300      	str	r3, [sp, #0]
 8015e14:	2201      	movs	r2, #1
 8015e16:	4648      	mov	r0, r9
 8015e18:	f000 fb38 	bl	801648c <__lshift>
 8015e1c:	4621      	mov	r1, r4
 8015e1e:	9002      	str	r0, [sp, #8]
 8015e20:	f000 fba0 	bl	8016564 <__mcmp>
 8015e24:	2800      	cmp	r0, #0
 8015e26:	9b00      	ldr	r3, [sp, #0]
 8015e28:	dc02      	bgt.n	8015e30 <_dtoa_r+0xa78>
 8015e2a:	d1e0      	bne.n	8015dee <_dtoa_r+0xa36>
 8015e2c:	07da      	lsls	r2, r3, #31
 8015e2e:	d5de      	bpl.n	8015dee <_dtoa_r+0xa36>
 8015e30:	2b39      	cmp	r3, #57	@ 0x39
 8015e32:	d1da      	bne.n	8015dea <_dtoa_r+0xa32>
 8015e34:	2339      	movs	r3, #57	@ 0x39
 8015e36:	f88b 3000 	strb.w	r3, [fp]
 8015e3a:	4633      	mov	r3, r6
 8015e3c:	461e      	mov	r6, r3
 8015e3e:	3b01      	subs	r3, #1
 8015e40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015e44:	2a39      	cmp	r2, #57	@ 0x39
 8015e46:	d04e      	beq.n	8015ee6 <_dtoa_r+0xb2e>
 8015e48:	3201      	adds	r2, #1
 8015e4a:	701a      	strb	r2, [r3, #0]
 8015e4c:	e501      	b.n	8015852 <_dtoa_r+0x49a>
 8015e4e:	2a00      	cmp	r2, #0
 8015e50:	dd03      	ble.n	8015e5a <_dtoa_r+0xaa2>
 8015e52:	2b39      	cmp	r3, #57	@ 0x39
 8015e54:	d0ee      	beq.n	8015e34 <_dtoa_r+0xa7c>
 8015e56:	3301      	adds	r3, #1
 8015e58:	e7c9      	b.n	8015dee <_dtoa_r+0xa36>
 8015e5a:	9a00      	ldr	r2, [sp, #0]
 8015e5c:	9908      	ldr	r1, [sp, #32]
 8015e5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015e62:	428a      	cmp	r2, r1
 8015e64:	d028      	beq.n	8015eb8 <_dtoa_r+0xb00>
 8015e66:	9902      	ldr	r1, [sp, #8]
 8015e68:	2300      	movs	r3, #0
 8015e6a:	220a      	movs	r2, #10
 8015e6c:	4648      	mov	r0, r9
 8015e6e:	f000 f91f 	bl	80160b0 <__multadd>
 8015e72:	42af      	cmp	r7, r5
 8015e74:	9002      	str	r0, [sp, #8]
 8015e76:	f04f 0300 	mov.w	r3, #0
 8015e7a:	f04f 020a 	mov.w	r2, #10
 8015e7e:	4639      	mov	r1, r7
 8015e80:	4648      	mov	r0, r9
 8015e82:	d107      	bne.n	8015e94 <_dtoa_r+0xadc>
 8015e84:	f000 f914 	bl	80160b0 <__multadd>
 8015e88:	4607      	mov	r7, r0
 8015e8a:	4605      	mov	r5, r0
 8015e8c:	9b00      	ldr	r3, [sp, #0]
 8015e8e:	3301      	adds	r3, #1
 8015e90:	9300      	str	r3, [sp, #0]
 8015e92:	e777      	b.n	8015d84 <_dtoa_r+0x9cc>
 8015e94:	f000 f90c 	bl	80160b0 <__multadd>
 8015e98:	4629      	mov	r1, r5
 8015e9a:	4607      	mov	r7, r0
 8015e9c:	2300      	movs	r3, #0
 8015e9e:	220a      	movs	r2, #10
 8015ea0:	4648      	mov	r0, r9
 8015ea2:	f000 f905 	bl	80160b0 <__multadd>
 8015ea6:	4605      	mov	r5, r0
 8015ea8:	e7f0      	b.n	8015e8c <_dtoa_r+0xad4>
 8015eaa:	f1bb 0f00 	cmp.w	fp, #0
 8015eae:	bfcc      	ite	gt
 8015eb0:	465e      	movgt	r6, fp
 8015eb2:	2601      	movle	r6, #1
 8015eb4:	4456      	add	r6, sl
 8015eb6:	2700      	movs	r7, #0
 8015eb8:	9902      	ldr	r1, [sp, #8]
 8015eba:	9300      	str	r3, [sp, #0]
 8015ebc:	2201      	movs	r2, #1
 8015ebe:	4648      	mov	r0, r9
 8015ec0:	f000 fae4 	bl	801648c <__lshift>
 8015ec4:	4621      	mov	r1, r4
 8015ec6:	9002      	str	r0, [sp, #8]
 8015ec8:	f000 fb4c 	bl	8016564 <__mcmp>
 8015ecc:	2800      	cmp	r0, #0
 8015ece:	dcb4      	bgt.n	8015e3a <_dtoa_r+0xa82>
 8015ed0:	d102      	bne.n	8015ed8 <_dtoa_r+0xb20>
 8015ed2:	9b00      	ldr	r3, [sp, #0]
 8015ed4:	07db      	lsls	r3, r3, #31
 8015ed6:	d4b0      	bmi.n	8015e3a <_dtoa_r+0xa82>
 8015ed8:	4633      	mov	r3, r6
 8015eda:	461e      	mov	r6, r3
 8015edc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015ee0:	2a30      	cmp	r2, #48	@ 0x30
 8015ee2:	d0fa      	beq.n	8015eda <_dtoa_r+0xb22>
 8015ee4:	e4b5      	b.n	8015852 <_dtoa_r+0x49a>
 8015ee6:	459a      	cmp	sl, r3
 8015ee8:	d1a8      	bne.n	8015e3c <_dtoa_r+0xa84>
 8015eea:	2331      	movs	r3, #49	@ 0x31
 8015eec:	f108 0801 	add.w	r8, r8, #1
 8015ef0:	f88a 3000 	strb.w	r3, [sl]
 8015ef4:	e4ad      	b.n	8015852 <_dtoa_r+0x49a>
 8015ef6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015ef8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8015f54 <_dtoa_r+0xb9c>
 8015efc:	b11b      	cbz	r3, 8015f06 <_dtoa_r+0xb4e>
 8015efe:	f10a 0308 	add.w	r3, sl, #8
 8015f02:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015f04:	6013      	str	r3, [r2, #0]
 8015f06:	4650      	mov	r0, sl
 8015f08:	b017      	add	sp, #92	@ 0x5c
 8015f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f0e:	9b07      	ldr	r3, [sp, #28]
 8015f10:	2b01      	cmp	r3, #1
 8015f12:	f77f ae2e 	ble.w	8015b72 <_dtoa_r+0x7ba>
 8015f16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015f18:	9308      	str	r3, [sp, #32]
 8015f1a:	2001      	movs	r0, #1
 8015f1c:	e64d      	b.n	8015bba <_dtoa_r+0x802>
 8015f1e:	f1bb 0f00 	cmp.w	fp, #0
 8015f22:	f77f aed9 	ble.w	8015cd8 <_dtoa_r+0x920>
 8015f26:	4656      	mov	r6, sl
 8015f28:	9802      	ldr	r0, [sp, #8]
 8015f2a:	4621      	mov	r1, r4
 8015f2c:	f7ff f9ba 	bl	80152a4 <quorem>
 8015f30:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8015f34:	f806 3b01 	strb.w	r3, [r6], #1
 8015f38:	eba6 020a 	sub.w	r2, r6, sl
 8015f3c:	4593      	cmp	fp, r2
 8015f3e:	ddb4      	ble.n	8015eaa <_dtoa_r+0xaf2>
 8015f40:	9902      	ldr	r1, [sp, #8]
 8015f42:	2300      	movs	r3, #0
 8015f44:	220a      	movs	r2, #10
 8015f46:	4648      	mov	r0, r9
 8015f48:	f000 f8b2 	bl	80160b0 <__multadd>
 8015f4c:	9002      	str	r0, [sp, #8]
 8015f4e:	e7eb      	b.n	8015f28 <_dtoa_r+0xb70>
 8015f50:	08019263 	.word	0x08019263
 8015f54:	080191e7 	.word	0x080191e7

08015f58 <_free_r>:
 8015f58:	b538      	push	{r3, r4, r5, lr}
 8015f5a:	4605      	mov	r5, r0
 8015f5c:	2900      	cmp	r1, #0
 8015f5e:	d041      	beq.n	8015fe4 <_free_r+0x8c>
 8015f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015f64:	1f0c      	subs	r4, r1, #4
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	bfb8      	it	lt
 8015f6a:	18e4      	addlt	r4, r4, r3
 8015f6c:	f7fe f84c 	bl	8014008 <__malloc_lock>
 8015f70:	4a1d      	ldr	r2, [pc, #116]	@ (8015fe8 <_free_r+0x90>)
 8015f72:	6813      	ldr	r3, [r2, #0]
 8015f74:	b933      	cbnz	r3, 8015f84 <_free_r+0x2c>
 8015f76:	6063      	str	r3, [r4, #4]
 8015f78:	6014      	str	r4, [r2, #0]
 8015f7a:	4628      	mov	r0, r5
 8015f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015f80:	f7fe b848 	b.w	8014014 <__malloc_unlock>
 8015f84:	42a3      	cmp	r3, r4
 8015f86:	d908      	bls.n	8015f9a <_free_r+0x42>
 8015f88:	6820      	ldr	r0, [r4, #0]
 8015f8a:	1821      	adds	r1, r4, r0
 8015f8c:	428b      	cmp	r3, r1
 8015f8e:	bf01      	itttt	eq
 8015f90:	6819      	ldreq	r1, [r3, #0]
 8015f92:	685b      	ldreq	r3, [r3, #4]
 8015f94:	1809      	addeq	r1, r1, r0
 8015f96:	6021      	streq	r1, [r4, #0]
 8015f98:	e7ed      	b.n	8015f76 <_free_r+0x1e>
 8015f9a:	461a      	mov	r2, r3
 8015f9c:	685b      	ldr	r3, [r3, #4]
 8015f9e:	b10b      	cbz	r3, 8015fa4 <_free_r+0x4c>
 8015fa0:	42a3      	cmp	r3, r4
 8015fa2:	d9fa      	bls.n	8015f9a <_free_r+0x42>
 8015fa4:	6811      	ldr	r1, [r2, #0]
 8015fa6:	1850      	adds	r0, r2, r1
 8015fa8:	42a0      	cmp	r0, r4
 8015faa:	d10b      	bne.n	8015fc4 <_free_r+0x6c>
 8015fac:	6820      	ldr	r0, [r4, #0]
 8015fae:	4401      	add	r1, r0
 8015fb0:	1850      	adds	r0, r2, r1
 8015fb2:	4283      	cmp	r3, r0
 8015fb4:	6011      	str	r1, [r2, #0]
 8015fb6:	d1e0      	bne.n	8015f7a <_free_r+0x22>
 8015fb8:	6818      	ldr	r0, [r3, #0]
 8015fba:	685b      	ldr	r3, [r3, #4]
 8015fbc:	6053      	str	r3, [r2, #4]
 8015fbe:	4408      	add	r0, r1
 8015fc0:	6010      	str	r0, [r2, #0]
 8015fc2:	e7da      	b.n	8015f7a <_free_r+0x22>
 8015fc4:	d902      	bls.n	8015fcc <_free_r+0x74>
 8015fc6:	230c      	movs	r3, #12
 8015fc8:	602b      	str	r3, [r5, #0]
 8015fca:	e7d6      	b.n	8015f7a <_free_r+0x22>
 8015fcc:	6820      	ldr	r0, [r4, #0]
 8015fce:	1821      	adds	r1, r4, r0
 8015fd0:	428b      	cmp	r3, r1
 8015fd2:	bf04      	itt	eq
 8015fd4:	6819      	ldreq	r1, [r3, #0]
 8015fd6:	685b      	ldreq	r3, [r3, #4]
 8015fd8:	6063      	str	r3, [r4, #4]
 8015fda:	bf04      	itt	eq
 8015fdc:	1809      	addeq	r1, r1, r0
 8015fde:	6021      	streq	r1, [r4, #0]
 8015fe0:	6054      	str	r4, [r2, #4]
 8015fe2:	e7ca      	b.n	8015f7a <_free_r+0x22>
 8015fe4:	bd38      	pop	{r3, r4, r5, pc}
 8015fe6:	bf00      	nop
 8015fe8:	200008f8 	.word	0x200008f8

08015fec <_Balloc>:
 8015fec:	b570      	push	{r4, r5, r6, lr}
 8015fee:	69c6      	ldr	r6, [r0, #28]
 8015ff0:	4604      	mov	r4, r0
 8015ff2:	460d      	mov	r5, r1
 8015ff4:	b976      	cbnz	r6, 8016014 <_Balloc+0x28>
 8015ff6:	2010      	movs	r0, #16
 8015ff8:	f7fd ff54 	bl	8013ea4 <malloc>
 8015ffc:	4602      	mov	r2, r0
 8015ffe:	61e0      	str	r0, [r4, #28]
 8016000:	b920      	cbnz	r0, 801600c <_Balloc+0x20>
 8016002:	4b18      	ldr	r3, [pc, #96]	@ (8016064 <_Balloc+0x78>)
 8016004:	4818      	ldr	r0, [pc, #96]	@ (8016068 <_Balloc+0x7c>)
 8016006:	216b      	movs	r1, #107	@ 0x6b
 8016008:	f002 f97e 	bl	8018308 <__assert_func>
 801600c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016010:	6006      	str	r6, [r0, #0]
 8016012:	60c6      	str	r6, [r0, #12]
 8016014:	69e6      	ldr	r6, [r4, #28]
 8016016:	68f3      	ldr	r3, [r6, #12]
 8016018:	b183      	cbz	r3, 801603c <_Balloc+0x50>
 801601a:	69e3      	ldr	r3, [r4, #28]
 801601c:	68db      	ldr	r3, [r3, #12]
 801601e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016022:	b9b8      	cbnz	r0, 8016054 <_Balloc+0x68>
 8016024:	2101      	movs	r1, #1
 8016026:	fa01 f605 	lsl.w	r6, r1, r5
 801602a:	1d72      	adds	r2, r6, #5
 801602c:	0092      	lsls	r2, r2, #2
 801602e:	4620      	mov	r0, r4
 8016030:	f002 f988 	bl	8018344 <_calloc_r>
 8016034:	b160      	cbz	r0, 8016050 <_Balloc+0x64>
 8016036:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801603a:	e00e      	b.n	801605a <_Balloc+0x6e>
 801603c:	2221      	movs	r2, #33	@ 0x21
 801603e:	2104      	movs	r1, #4
 8016040:	4620      	mov	r0, r4
 8016042:	f002 f97f 	bl	8018344 <_calloc_r>
 8016046:	69e3      	ldr	r3, [r4, #28]
 8016048:	60f0      	str	r0, [r6, #12]
 801604a:	68db      	ldr	r3, [r3, #12]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d1e4      	bne.n	801601a <_Balloc+0x2e>
 8016050:	2000      	movs	r0, #0
 8016052:	bd70      	pop	{r4, r5, r6, pc}
 8016054:	6802      	ldr	r2, [r0, #0]
 8016056:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801605a:	2300      	movs	r3, #0
 801605c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016060:	e7f7      	b.n	8016052 <_Balloc+0x66>
 8016062:	bf00      	nop
 8016064:	080191f4 	.word	0x080191f4
 8016068:	08019274 	.word	0x08019274

0801606c <_Bfree>:
 801606c:	b570      	push	{r4, r5, r6, lr}
 801606e:	69c6      	ldr	r6, [r0, #28]
 8016070:	4605      	mov	r5, r0
 8016072:	460c      	mov	r4, r1
 8016074:	b976      	cbnz	r6, 8016094 <_Bfree+0x28>
 8016076:	2010      	movs	r0, #16
 8016078:	f7fd ff14 	bl	8013ea4 <malloc>
 801607c:	4602      	mov	r2, r0
 801607e:	61e8      	str	r0, [r5, #28]
 8016080:	b920      	cbnz	r0, 801608c <_Bfree+0x20>
 8016082:	4b09      	ldr	r3, [pc, #36]	@ (80160a8 <_Bfree+0x3c>)
 8016084:	4809      	ldr	r0, [pc, #36]	@ (80160ac <_Bfree+0x40>)
 8016086:	218f      	movs	r1, #143	@ 0x8f
 8016088:	f002 f93e 	bl	8018308 <__assert_func>
 801608c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016090:	6006      	str	r6, [r0, #0]
 8016092:	60c6      	str	r6, [r0, #12]
 8016094:	b13c      	cbz	r4, 80160a6 <_Bfree+0x3a>
 8016096:	69eb      	ldr	r3, [r5, #28]
 8016098:	6862      	ldr	r2, [r4, #4]
 801609a:	68db      	ldr	r3, [r3, #12]
 801609c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80160a0:	6021      	str	r1, [r4, #0]
 80160a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80160a6:	bd70      	pop	{r4, r5, r6, pc}
 80160a8:	080191f4 	.word	0x080191f4
 80160ac:	08019274 	.word	0x08019274

080160b0 <__multadd>:
 80160b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160b4:	690d      	ldr	r5, [r1, #16]
 80160b6:	4607      	mov	r7, r0
 80160b8:	460c      	mov	r4, r1
 80160ba:	461e      	mov	r6, r3
 80160bc:	f101 0c14 	add.w	ip, r1, #20
 80160c0:	2000      	movs	r0, #0
 80160c2:	f8dc 3000 	ldr.w	r3, [ip]
 80160c6:	b299      	uxth	r1, r3
 80160c8:	fb02 6101 	mla	r1, r2, r1, r6
 80160cc:	0c1e      	lsrs	r6, r3, #16
 80160ce:	0c0b      	lsrs	r3, r1, #16
 80160d0:	fb02 3306 	mla	r3, r2, r6, r3
 80160d4:	b289      	uxth	r1, r1
 80160d6:	3001      	adds	r0, #1
 80160d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80160dc:	4285      	cmp	r5, r0
 80160de:	f84c 1b04 	str.w	r1, [ip], #4
 80160e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80160e6:	dcec      	bgt.n	80160c2 <__multadd+0x12>
 80160e8:	b30e      	cbz	r6, 801612e <__multadd+0x7e>
 80160ea:	68a3      	ldr	r3, [r4, #8]
 80160ec:	42ab      	cmp	r3, r5
 80160ee:	dc19      	bgt.n	8016124 <__multadd+0x74>
 80160f0:	6861      	ldr	r1, [r4, #4]
 80160f2:	4638      	mov	r0, r7
 80160f4:	3101      	adds	r1, #1
 80160f6:	f7ff ff79 	bl	8015fec <_Balloc>
 80160fa:	4680      	mov	r8, r0
 80160fc:	b928      	cbnz	r0, 801610a <__multadd+0x5a>
 80160fe:	4602      	mov	r2, r0
 8016100:	4b0c      	ldr	r3, [pc, #48]	@ (8016134 <__multadd+0x84>)
 8016102:	480d      	ldr	r0, [pc, #52]	@ (8016138 <__multadd+0x88>)
 8016104:	21ba      	movs	r1, #186	@ 0xba
 8016106:	f002 f8ff 	bl	8018308 <__assert_func>
 801610a:	6922      	ldr	r2, [r4, #16]
 801610c:	3202      	adds	r2, #2
 801610e:	f104 010c 	add.w	r1, r4, #12
 8016112:	0092      	lsls	r2, r2, #2
 8016114:	300c      	adds	r0, #12
 8016116:	f002 f8df 	bl	80182d8 <memcpy>
 801611a:	4621      	mov	r1, r4
 801611c:	4638      	mov	r0, r7
 801611e:	f7ff ffa5 	bl	801606c <_Bfree>
 8016122:	4644      	mov	r4, r8
 8016124:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016128:	3501      	adds	r5, #1
 801612a:	615e      	str	r6, [r3, #20]
 801612c:	6125      	str	r5, [r4, #16]
 801612e:	4620      	mov	r0, r4
 8016130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016134:	08019263 	.word	0x08019263
 8016138:	08019274 	.word	0x08019274

0801613c <__s2b>:
 801613c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016140:	460c      	mov	r4, r1
 8016142:	4615      	mov	r5, r2
 8016144:	461f      	mov	r7, r3
 8016146:	2209      	movs	r2, #9
 8016148:	3308      	adds	r3, #8
 801614a:	4606      	mov	r6, r0
 801614c:	fb93 f3f2 	sdiv	r3, r3, r2
 8016150:	2100      	movs	r1, #0
 8016152:	2201      	movs	r2, #1
 8016154:	429a      	cmp	r2, r3
 8016156:	db09      	blt.n	801616c <__s2b+0x30>
 8016158:	4630      	mov	r0, r6
 801615a:	f7ff ff47 	bl	8015fec <_Balloc>
 801615e:	b940      	cbnz	r0, 8016172 <__s2b+0x36>
 8016160:	4602      	mov	r2, r0
 8016162:	4b19      	ldr	r3, [pc, #100]	@ (80161c8 <__s2b+0x8c>)
 8016164:	4819      	ldr	r0, [pc, #100]	@ (80161cc <__s2b+0x90>)
 8016166:	21d3      	movs	r1, #211	@ 0xd3
 8016168:	f002 f8ce 	bl	8018308 <__assert_func>
 801616c:	0052      	lsls	r2, r2, #1
 801616e:	3101      	adds	r1, #1
 8016170:	e7f0      	b.n	8016154 <__s2b+0x18>
 8016172:	9b08      	ldr	r3, [sp, #32]
 8016174:	6143      	str	r3, [r0, #20]
 8016176:	2d09      	cmp	r5, #9
 8016178:	f04f 0301 	mov.w	r3, #1
 801617c:	6103      	str	r3, [r0, #16]
 801617e:	dd16      	ble.n	80161ae <__s2b+0x72>
 8016180:	f104 0909 	add.w	r9, r4, #9
 8016184:	46c8      	mov	r8, r9
 8016186:	442c      	add	r4, r5
 8016188:	f818 3b01 	ldrb.w	r3, [r8], #1
 801618c:	4601      	mov	r1, r0
 801618e:	3b30      	subs	r3, #48	@ 0x30
 8016190:	220a      	movs	r2, #10
 8016192:	4630      	mov	r0, r6
 8016194:	f7ff ff8c 	bl	80160b0 <__multadd>
 8016198:	45a0      	cmp	r8, r4
 801619a:	d1f5      	bne.n	8016188 <__s2b+0x4c>
 801619c:	f1a5 0408 	sub.w	r4, r5, #8
 80161a0:	444c      	add	r4, r9
 80161a2:	1b2d      	subs	r5, r5, r4
 80161a4:	1963      	adds	r3, r4, r5
 80161a6:	42bb      	cmp	r3, r7
 80161a8:	db04      	blt.n	80161b4 <__s2b+0x78>
 80161aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80161ae:	340a      	adds	r4, #10
 80161b0:	2509      	movs	r5, #9
 80161b2:	e7f6      	b.n	80161a2 <__s2b+0x66>
 80161b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80161b8:	4601      	mov	r1, r0
 80161ba:	3b30      	subs	r3, #48	@ 0x30
 80161bc:	220a      	movs	r2, #10
 80161be:	4630      	mov	r0, r6
 80161c0:	f7ff ff76 	bl	80160b0 <__multadd>
 80161c4:	e7ee      	b.n	80161a4 <__s2b+0x68>
 80161c6:	bf00      	nop
 80161c8:	08019263 	.word	0x08019263
 80161cc:	08019274 	.word	0x08019274

080161d0 <__hi0bits>:
 80161d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80161d4:	4603      	mov	r3, r0
 80161d6:	bf36      	itet	cc
 80161d8:	0403      	lslcc	r3, r0, #16
 80161da:	2000      	movcs	r0, #0
 80161dc:	2010      	movcc	r0, #16
 80161de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80161e2:	bf3c      	itt	cc
 80161e4:	021b      	lslcc	r3, r3, #8
 80161e6:	3008      	addcc	r0, #8
 80161e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80161ec:	bf3c      	itt	cc
 80161ee:	011b      	lslcc	r3, r3, #4
 80161f0:	3004      	addcc	r0, #4
 80161f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80161f6:	bf3c      	itt	cc
 80161f8:	009b      	lslcc	r3, r3, #2
 80161fa:	3002      	addcc	r0, #2
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	db05      	blt.n	801620c <__hi0bits+0x3c>
 8016200:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016204:	f100 0001 	add.w	r0, r0, #1
 8016208:	bf08      	it	eq
 801620a:	2020      	moveq	r0, #32
 801620c:	4770      	bx	lr

0801620e <__lo0bits>:
 801620e:	6803      	ldr	r3, [r0, #0]
 8016210:	4602      	mov	r2, r0
 8016212:	f013 0007 	ands.w	r0, r3, #7
 8016216:	d00b      	beq.n	8016230 <__lo0bits+0x22>
 8016218:	07d9      	lsls	r1, r3, #31
 801621a:	d421      	bmi.n	8016260 <__lo0bits+0x52>
 801621c:	0798      	lsls	r0, r3, #30
 801621e:	bf49      	itett	mi
 8016220:	085b      	lsrmi	r3, r3, #1
 8016222:	089b      	lsrpl	r3, r3, #2
 8016224:	2001      	movmi	r0, #1
 8016226:	6013      	strmi	r3, [r2, #0]
 8016228:	bf5c      	itt	pl
 801622a:	6013      	strpl	r3, [r2, #0]
 801622c:	2002      	movpl	r0, #2
 801622e:	4770      	bx	lr
 8016230:	b299      	uxth	r1, r3
 8016232:	b909      	cbnz	r1, 8016238 <__lo0bits+0x2a>
 8016234:	0c1b      	lsrs	r3, r3, #16
 8016236:	2010      	movs	r0, #16
 8016238:	b2d9      	uxtb	r1, r3
 801623a:	b909      	cbnz	r1, 8016240 <__lo0bits+0x32>
 801623c:	3008      	adds	r0, #8
 801623e:	0a1b      	lsrs	r3, r3, #8
 8016240:	0719      	lsls	r1, r3, #28
 8016242:	bf04      	itt	eq
 8016244:	091b      	lsreq	r3, r3, #4
 8016246:	3004      	addeq	r0, #4
 8016248:	0799      	lsls	r1, r3, #30
 801624a:	bf04      	itt	eq
 801624c:	089b      	lsreq	r3, r3, #2
 801624e:	3002      	addeq	r0, #2
 8016250:	07d9      	lsls	r1, r3, #31
 8016252:	d403      	bmi.n	801625c <__lo0bits+0x4e>
 8016254:	085b      	lsrs	r3, r3, #1
 8016256:	f100 0001 	add.w	r0, r0, #1
 801625a:	d003      	beq.n	8016264 <__lo0bits+0x56>
 801625c:	6013      	str	r3, [r2, #0]
 801625e:	4770      	bx	lr
 8016260:	2000      	movs	r0, #0
 8016262:	4770      	bx	lr
 8016264:	2020      	movs	r0, #32
 8016266:	4770      	bx	lr

08016268 <__i2b>:
 8016268:	b510      	push	{r4, lr}
 801626a:	460c      	mov	r4, r1
 801626c:	2101      	movs	r1, #1
 801626e:	f7ff febd 	bl	8015fec <_Balloc>
 8016272:	4602      	mov	r2, r0
 8016274:	b928      	cbnz	r0, 8016282 <__i2b+0x1a>
 8016276:	4b05      	ldr	r3, [pc, #20]	@ (801628c <__i2b+0x24>)
 8016278:	4805      	ldr	r0, [pc, #20]	@ (8016290 <__i2b+0x28>)
 801627a:	f240 1145 	movw	r1, #325	@ 0x145
 801627e:	f002 f843 	bl	8018308 <__assert_func>
 8016282:	2301      	movs	r3, #1
 8016284:	6144      	str	r4, [r0, #20]
 8016286:	6103      	str	r3, [r0, #16]
 8016288:	bd10      	pop	{r4, pc}
 801628a:	bf00      	nop
 801628c:	08019263 	.word	0x08019263
 8016290:	08019274 	.word	0x08019274

08016294 <__multiply>:
 8016294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016298:	4617      	mov	r7, r2
 801629a:	690a      	ldr	r2, [r1, #16]
 801629c:	693b      	ldr	r3, [r7, #16]
 801629e:	429a      	cmp	r2, r3
 80162a0:	bfa8      	it	ge
 80162a2:	463b      	movge	r3, r7
 80162a4:	4689      	mov	r9, r1
 80162a6:	bfa4      	itt	ge
 80162a8:	460f      	movge	r7, r1
 80162aa:	4699      	movge	r9, r3
 80162ac:	693d      	ldr	r5, [r7, #16]
 80162ae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80162b2:	68bb      	ldr	r3, [r7, #8]
 80162b4:	6879      	ldr	r1, [r7, #4]
 80162b6:	eb05 060a 	add.w	r6, r5, sl
 80162ba:	42b3      	cmp	r3, r6
 80162bc:	b085      	sub	sp, #20
 80162be:	bfb8      	it	lt
 80162c0:	3101      	addlt	r1, #1
 80162c2:	f7ff fe93 	bl	8015fec <_Balloc>
 80162c6:	b930      	cbnz	r0, 80162d6 <__multiply+0x42>
 80162c8:	4602      	mov	r2, r0
 80162ca:	4b41      	ldr	r3, [pc, #260]	@ (80163d0 <__multiply+0x13c>)
 80162cc:	4841      	ldr	r0, [pc, #260]	@ (80163d4 <__multiply+0x140>)
 80162ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80162d2:	f002 f819 	bl	8018308 <__assert_func>
 80162d6:	f100 0414 	add.w	r4, r0, #20
 80162da:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80162de:	4623      	mov	r3, r4
 80162e0:	2200      	movs	r2, #0
 80162e2:	4573      	cmp	r3, lr
 80162e4:	d320      	bcc.n	8016328 <__multiply+0x94>
 80162e6:	f107 0814 	add.w	r8, r7, #20
 80162ea:	f109 0114 	add.w	r1, r9, #20
 80162ee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80162f2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80162f6:	9302      	str	r3, [sp, #8]
 80162f8:	1beb      	subs	r3, r5, r7
 80162fa:	3b15      	subs	r3, #21
 80162fc:	f023 0303 	bic.w	r3, r3, #3
 8016300:	3304      	adds	r3, #4
 8016302:	3715      	adds	r7, #21
 8016304:	42bd      	cmp	r5, r7
 8016306:	bf38      	it	cc
 8016308:	2304      	movcc	r3, #4
 801630a:	9301      	str	r3, [sp, #4]
 801630c:	9b02      	ldr	r3, [sp, #8]
 801630e:	9103      	str	r1, [sp, #12]
 8016310:	428b      	cmp	r3, r1
 8016312:	d80c      	bhi.n	801632e <__multiply+0x9a>
 8016314:	2e00      	cmp	r6, #0
 8016316:	dd03      	ble.n	8016320 <__multiply+0x8c>
 8016318:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801631c:	2b00      	cmp	r3, #0
 801631e:	d055      	beq.n	80163cc <__multiply+0x138>
 8016320:	6106      	str	r6, [r0, #16]
 8016322:	b005      	add	sp, #20
 8016324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016328:	f843 2b04 	str.w	r2, [r3], #4
 801632c:	e7d9      	b.n	80162e2 <__multiply+0x4e>
 801632e:	f8b1 a000 	ldrh.w	sl, [r1]
 8016332:	f1ba 0f00 	cmp.w	sl, #0
 8016336:	d01f      	beq.n	8016378 <__multiply+0xe4>
 8016338:	46c4      	mov	ip, r8
 801633a:	46a1      	mov	r9, r4
 801633c:	2700      	movs	r7, #0
 801633e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016342:	f8d9 3000 	ldr.w	r3, [r9]
 8016346:	fa1f fb82 	uxth.w	fp, r2
 801634a:	b29b      	uxth	r3, r3
 801634c:	fb0a 330b 	mla	r3, sl, fp, r3
 8016350:	443b      	add	r3, r7
 8016352:	f8d9 7000 	ldr.w	r7, [r9]
 8016356:	0c12      	lsrs	r2, r2, #16
 8016358:	0c3f      	lsrs	r7, r7, #16
 801635a:	fb0a 7202 	mla	r2, sl, r2, r7
 801635e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8016362:	b29b      	uxth	r3, r3
 8016364:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016368:	4565      	cmp	r5, ip
 801636a:	f849 3b04 	str.w	r3, [r9], #4
 801636e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8016372:	d8e4      	bhi.n	801633e <__multiply+0xaa>
 8016374:	9b01      	ldr	r3, [sp, #4]
 8016376:	50e7      	str	r7, [r4, r3]
 8016378:	9b03      	ldr	r3, [sp, #12]
 801637a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801637e:	3104      	adds	r1, #4
 8016380:	f1b9 0f00 	cmp.w	r9, #0
 8016384:	d020      	beq.n	80163c8 <__multiply+0x134>
 8016386:	6823      	ldr	r3, [r4, #0]
 8016388:	4647      	mov	r7, r8
 801638a:	46a4      	mov	ip, r4
 801638c:	f04f 0a00 	mov.w	sl, #0
 8016390:	f8b7 b000 	ldrh.w	fp, [r7]
 8016394:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016398:	fb09 220b 	mla	r2, r9, fp, r2
 801639c:	4452      	add	r2, sl
 801639e:	b29b      	uxth	r3, r3
 80163a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80163a4:	f84c 3b04 	str.w	r3, [ip], #4
 80163a8:	f857 3b04 	ldr.w	r3, [r7], #4
 80163ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80163b0:	f8bc 3000 	ldrh.w	r3, [ip]
 80163b4:	fb09 330a 	mla	r3, r9, sl, r3
 80163b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80163bc:	42bd      	cmp	r5, r7
 80163be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80163c2:	d8e5      	bhi.n	8016390 <__multiply+0xfc>
 80163c4:	9a01      	ldr	r2, [sp, #4]
 80163c6:	50a3      	str	r3, [r4, r2]
 80163c8:	3404      	adds	r4, #4
 80163ca:	e79f      	b.n	801630c <__multiply+0x78>
 80163cc:	3e01      	subs	r6, #1
 80163ce:	e7a1      	b.n	8016314 <__multiply+0x80>
 80163d0:	08019263 	.word	0x08019263
 80163d4:	08019274 	.word	0x08019274

080163d8 <__pow5mult>:
 80163d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80163dc:	4615      	mov	r5, r2
 80163de:	f012 0203 	ands.w	r2, r2, #3
 80163e2:	4607      	mov	r7, r0
 80163e4:	460e      	mov	r6, r1
 80163e6:	d007      	beq.n	80163f8 <__pow5mult+0x20>
 80163e8:	4c25      	ldr	r4, [pc, #148]	@ (8016480 <__pow5mult+0xa8>)
 80163ea:	3a01      	subs	r2, #1
 80163ec:	2300      	movs	r3, #0
 80163ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80163f2:	f7ff fe5d 	bl	80160b0 <__multadd>
 80163f6:	4606      	mov	r6, r0
 80163f8:	10ad      	asrs	r5, r5, #2
 80163fa:	d03d      	beq.n	8016478 <__pow5mult+0xa0>
 80163fc:	69fc      	ldr	r4, [r7, #28]
 80163fe:	b97c      	cbnz	r4, 8016420 <__pow5mult+0x48>
 8016400:	2010      	movs	r0, #16
 8016402:	f7fd fd4f 	bl	8013ea4 <malloc>
 8016406:	4602      	mov	r2, r0
 8016408:	61f8      	str	r0, [r7, #28]
 801640a:	b928      	cbnz	r0, 8016418 <__pow5mult+0x40>
 801640c:	4b1d      	ldr	r3, [pc, #116]	@ (8016484 <__pow5mult+0xac>)
 801640e:	481e      	ldr	r0, [pc, #120]	@ (8016488 <__pow5mult+0xb0>)
 8016410:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016414:	f001 ff78 	bl	8018308 <__assert_func>
 8016418:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801641c:	6004      	str	r4, [r0, #0]
 801641e:	60c4      	str	r4, [r0, #12]
 8016420:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016424:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016428:	b94c      	cbnz	r4, 801643e <__pow5mult+0x66>
 801642a:	f240 2171 	movw	r1, #625	@ 0x271
 801642e:	4638      	mov	r0, r7
 8016430:	f7ff ff1a 	bl	8016268 <__i2b>
 8016434:	2300      	movs	r3, #0
 8016436:	f8c8 0008 	str.w	r0, [r8, #8]
 801643a:	4604      	mov	r4, r0
 801643c:	6003      	str	r3, [r0, #0]
 801643e:	f04f 0900 	mov.w	r9, #0
 8016442:	07eb      	lsls	r3, r5, #31
 8016444:	d50a      	bpl.n	801645c <__pow5mult+0x84>
 8016446:	4631      	mov	r1, r6
 8016448:	4622      	mov	r2, r4
 801644a:	4638      	mov	r0, r7
 801644c:	f7ff ff22 	bl	8016294 <__multiply>
 8016450:	4631      	mov	r1, r6
 8016452:	4680      	mov	r8, r0
 8016454:	4638      	mov	r0, r7
 8016456:	f7ff fe09 	bl	801606c <_Bfree>
 801645a:	4646      	mov	r6, r8
 801645c:	106d      	asrs	r5, r5, #1
 801645e:	d00b      	beq.n	8016478 <__pow5mult+0xa0>
 8016460:	6820      	ldr	r0, [r4, #0]
 8016462:	b938      	cbnz	r0, 8016474 <__pow5mult+0x9c>
 8016464:	4622      	mov	r2, r4
 8016466:	4621      	mov	r1, r4
 8016468:	4638      	mov	r0, r7
 801646a:	f7ff ff13 	bl	8016294 <__multiply>
 801646e:	6020      	str	r0, [r4, #0]
 8016470:	f8c0 9000 	str.w	r9, [r0]
 8016474:	4604      	mov	r4, r0
 8016476:	e7e4      	b.n	8016442 <__pow5mult+0x6a>
 8016478:	4630      	mov	r0, r6
 801647a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801647e:	bf00      	nop
 8016480:	080193a0 	.word	0x080193a0
 8016484:	080191f4 	.word	0x080191f4
 8016488:	08019274 	.word	0x08019274

0801648c <__lshift>:
 801648c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016490:	460c      	mov	r4, r1
 8016492:	6849      	ldr	r1, [r1, #4]
 8016494:	6923      	ldr	r3, [r4, #16]
 8016496:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801649a:	68a3      	ldr	r3, [r4, #8]
 801649c:	4607      	mov	r7, r0
 801649e:	4691      	mov	r9, r2
 80164a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80164a4:	f108 0601 	add.w	r6, r8, #1
 80164a8:	42b3      	cmp	r3, r6
 80164aa:	db0b      	blt.n	80164c4 <__lshift+0x38>
 80164ac:	4638      	mov	r0, r7
 80164ae:	f7ff fd9d 	bl	8015fec <_Balloc>
 80164b2:	4605      	mov	r5, r0
 80164b4:	b948      	cbnz	r0, 80164ca <__lshift+0x3e>
 80164b6:	4602      	mov	r2, r0
 80164b8:	4b28      	ldr	r3, [pc, #160]	@ (801655c <__lshift+0xd0>)
 80164ba:	4829      	ldr	r0, [pc, #164]	@ (8016560 <__lshift+0xd4>)
 80164bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80164c0:	f001 ff22 	bl	8018308 <__assert_func>
 80164c4:	3101      	adds	r1, #1
 80164c6:	005b      	lsls	r3, r3, #1
 80164c8:	e7ee      	b.n	80164a8 <__lshift+0x1c>
 80164ca:	2300      	movs	r3, #0
 80164cc:	f100 0114 	add.w	r1, r0, #20
 80164d0:	f100 0210 	add.w	r2, r0, #16
 80164d4:	4618      	mov	r0, r3
 80164d6:	4553      	cmp	r3, sl
 80164d8:	db33      	blt.n	8016542 <__lshift+0xb6>
 80164da:	6920      	ldr	r0, [r4, #16]
 80164dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80164e0:	f104 0314 	add.w	r3, r4, #20
 80164e4:	f019 091f 	ands.w	r9, r9, #31
 80164e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80164ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80164f0:	d02b      	beq.n	801654a <__lshift+0xbe>
 80164f2:	f1c9 0e20 	rsb	lr, r9, #32
 80164f6:	468a      	mov	sl, r1
 80164f8:	2200      	movs	r2, #0
 80164fa:	6818      	ldr	r0, [r3, #0]
 80164fc:	fa00 f009 	lsl.w	r0, r0, r9
 8016500:	4310      	orrs	r0, r2
 8016502:	f84a 0b04 	str.w	r0, [sl], #4
 8016506:	f853 2b04 	ldr.w	r2, [r3], #4
 801650a:	459c      	cmp	ip, r3
 801650c:	fa22 f20e 	lsr.w	r2, r2, lr
 8016510:	d8f3      	bhi.n	80164fa <__lshift+0x6e>
 8016512:	ebac 0304 	sub.w	r3, ip, r4
 8016516:	3b15      	subs	r3, #21
 8016518:	f023 0303 	bic.w	r3, r3, #3
 801651c:	3304      	adds	r3, #4
 801651e:	f104 0015 	add.w	r0, r4, #21
 8016522:	4560      	cmp	r0, ip
 8016524:	bf88      	it	hi
 8016526:	2304      	movhi	r3, #4
 8016528:	50ca      	str	r2, [r1, r3]
 801652a:	b10a      	cbz	r2, 8016530 <__lshift+0xa4>
 801652c:	f108 0602 	add.w	r6, r8, #2
 8016530:	3e01      	subs	r6, #1
 8016532:	4638      	mov	r0, r7
 8016534:	612e      	str	r6, [r5, #16]
 8016536:	4621      	mov	r1, r4
 8016538:	f7ff fd98 	bl	801606c <_Bfree>
 801653c:	4628      	mov	r0, r5
 801653e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016542:	f842 0f04 	str.w	r0, [r2, #4]!
 8016546:	3301      	adds	r3, #1
 8016548:	e7c5      	b.n	80164d6 <__lshift+0x4a>
 801654a:	3904      	subs	r1, #4
 801654c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016550:	f841 2f04 	str.w	r2, [r1, #4]!
 8016554:	459c      	cmp	ip, r3
 8016556:	d8f9      	bhi.n	801654c <__lshift+0xc0>
 8016558:	e7ea      	b.n	8016530 <__lshift+0xa4>
 801655a:	bf00      	nop
 801655c:	08019263 	.word	0x08019263
 8016560:	08019274 	.word	0x08019274

08016564 <__mcmp>:
 8016564:	690a      	ldr	r2, [r1, #16]
 8016566:	4603      	mov	r3, r0
 8016568:	6900      	ldr	r0, [r0, #16]
 801656a:	1a80      	subs	r0, r0, r2
 801656c:	b530      	push	{r4, r5, lr}
 801656e:	d10e      	bne.n	801658e <__mcmp+0x2a>
 8016570:	3314      	adds	r3, #20
 8016572:	3114      	adds	r1, #20
 8016574:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016578:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801657c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016580:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016584:	4295      	cmp	r5, r2
 8016586:	d003      	beq.n	8016590 <__mcmp+0x2c>
 8016588:	d205      	bcs.n	8016596 <__mcmp+0x32>
 801658a:	f04f 30ff 	mov.w	r0, #4294967295
 801658e:	bd30      	pop	{r4, r5, pc}
 8016590:	42a3      	cmp	r3, r4
 8016592:	d3f3      	bcc.n	801657c <__mcmp+0x18>
 8016594:	e7fb      	b.n	801658e <__mcmp+0x2a>
 8016596:	2001      	movs	r0, #1
 8016598:	e7f9      	b.n	801658e <__mcmp+0x2a>
	...

0801659c <__mdiff>:
 801659c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165a0:	4689      	mov	r9, r1
 80165a2:	4606      	mov	r6, r0
 80165a4:	4611      	mov	r1, r2
 80165a6:	4648      	mov	r0, r9
 80165a8:	4614      	mov	r4, r2
 80165aa:	f7ff ffdb 	bl	8016564 <__mcmp>
 80165ae:	1e05      	subs	r5, r0, #0
 80165b0:	d112      	bne.n	80165d8 <__mdiff+0x3c>
 80165b2:	4629      	mov	r1, r5
 80165b4:	4630      	mov	r0, r6
 80165b6:	f7ff fd19 	bl	8015fec <_Balloc>
 80165ba:	4602      	mov	r2, r0
 80165bc:	b928      	cbnz	r0, 80165ca <__mdiff+0x2e>
 80165be:	4b3f      	ldr	r3, [pc, #252]	@ (80166bc <__mdiff+0x120>)
 80165c0:	f240 2137 	movw	r1, #567	@ 0x237
 80165c4:	483e      	ldr	r0, [pc, #248]	@ (80166c0 <__mdiff+0x124>)
 80165c6:	f001 fe9f 	bl	8018308 <__assert_func>
 80165ca:	2301      	movs	r3, #1
 80165cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80165d0:	4610      	mov	r0, r2
 80165d2:	b003      	add	sp, #12
 80165d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165d8:	bfbc      	itt	lt
 80165da:	464b      	movlt	r3, r9
 80165dc:	46a1      	movlt	r9, r4
 80165de:	4630      	mov	r0, r6
 80165e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80165e4:	bfba      	itte	lt
 80165e6:	461c      	movlt	r4, r3
 80165e8:	2501      	movlt	r5, #1
 80165ea:	2500      	movge	r5, #0
 80165ec:	f7ff fcfe 	bl	8015fec <_Balloc>
 80165f0:	4602      	mov	r2, r0
 80165f2:	b918      	cbnz	r0, 80165fc <__mdiff+0x60>
 80165f4:	4b31      	ldr	r3, [pc, #196]	@ (80166bc <__mdiff+0x120>)
 80165f6:	f240 2145 	movw	r1, #581	@ 0x245
 80165fa:	e7e3      	b.n	80165c4 <__mdiff+0x28>
 80165fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016600:	6926      	ldr	r6, [r4, #16]
 8016602:	60c5      	str	r5, [r0, #12]
 8016604:	f109 0310 	add.w	r3, r9, #16
 8016608:	f109 0514 	add.w	r5, r9, #20
 801660c:	f104 0e14 	add.w	lr, r4, #20
 8016610:	f100 0b14 	add.w	fp, r0, #20
 8016614:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016618:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801661c:	9301      	str	r3, [sp, #4]
 801661e:	46d9      	mov	r9, fp
 8016620:	f04f 0c00 	mov.w	ip, #0
 8016624:	9b01      	ldr	r3, [sp, #4]
 8016626:	f85e 0b04 	ldr.w	r0, [lr], #4
 801662a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801662e:	9301      	str	r3, [sp, #4]
 8016630:	fa1f f38a 	uxth.w	r3, sl
 8016634:	4619      	mov	r1, r3
 8016636:	b283      	uxth	r3, r0
 8016638:	1acb      	subs	r3, r1, r3
 801663a:	0c00      	lsrs	r0, r0, #16
 801663c:	4463      	add	r3, ip
 801663e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016642:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016646:	b29b      	uxth	r3, r3
 8016648:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801664c:	4576      	cmp	r6, lr
 801664e:	f849 3b04 	str.w	r3, [r9], #4
 8016652:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016656:	d8e5      	bhi.n	8016624 <__mdiff+0x88>
 8016658:	1b33      	subs	r3, r6, r4
 801665a:	3b15      	subs	r3, #21
 801665c:	f023 0303 	bic.w	r3, r3, #3
 8016660:	3415      	adds	r4, #21
 8016662:	3304      	adds	r3, #4
 8016664:	42a6      	cmp	r6, r4
 8016666:	bf38      	it	cc
 8016668:	2304      	movcc	r3, #4
 801666a:	441d      	add	r5, r3
 801666c:	445b      	add	r3, fp
 801666e:	461e      	mov	r6, r3
 8016670:	462c      	mov	r4, r5
 8016672:	4544      	cmp	r4, r8
 8016674:	d30e      	bcc.n	8016694 <__mdiff+0xf8>
 8016676:	f108 0103 	add.w	r1, r8, #3
 801667a:	1b49      	subs	r1, r1, r5
 801667c:	f021 0103 	bic.w	r1, r1, #3
 8016680:	3d03      	subs	r5, #3
 8016682:	45a8      	cmp	r8, r5
 8016684:	bf38      	it	cc
 8016686:	2100      	movcc	r1, #0
 8016688:	440b      	add	r3, r1
 801668a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801668e:	b191      	cbz	r1, 80166b6 <__mdiff+0x11a>
 8016690:	6117      	str	r7, [r2, #16]
 8016692:	e79d      	b.n	80165d0 <__mdiff+0x34>
 8016694:	f854 1b04 	ldr.w	r1, [r4], #4
 8016698:	46e6      	mov	lr, ip
 801669a:	0c08      	lsrs	r0, r1, #16
 801669c:	fa1c fc81 	uxtah	ip, ip, r1
 80166a0:	4471      	add	r1, lr
 80166a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80166a6:	b289      	uxth	r1, r1
 80166a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80166ac:	f846 1b04 	str.w	r1, [r6], #4
 80166b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80166b4:	e7dd      	b.n	8016672 <__mdiff+0xd6>
 80166b6:	3f01      	subs	r7, #1
 80166b8:	e7e7      	b.n	801668a <__mdiff+0xee>
 80166ba:	bf00      	nop
 80166bc:	08019263 	.word	0x08019263
 80166c0:	08019274 	.word	0x08019274

080166c4 <__ulp>:
 80166c4:	b082      	sub	sp, #8
 80166c6:	ed8d 0b00 	vstr	d0, [sp]
 80166ca:	9a01      	ldr	r2, [sp, #4]
 80166cc:	4b0f      	ldr	r3, [pc, #60]	@ (801670c <__ulp+0x48>)
 80166ce:	4013      	ands	r3, r2
 80166d0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	dc08      	bgt.n	80166ea <__ulp+0x26>
 80166d8:	425b      	negs	r3, r3
 80166da:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80166de:	ea4f 5223 	mov.w	r2, r3, asr #20
 80166e2:	da04      	bge.n	80166ee <__ulp+0x2a>
 80166e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80166e8:	4113      	asrs	r3, r2
 80166ea:	2200      	movs	r2, #0
 80166ec:	e008      	b.n	8016700 <__ulp+0x3c>
 80166ee:	f1a2 0314 	sub.w	r3, r2, #20
 80166f2:	2b1e      	cmp	r3, #30
 80166f4:	bfda      	itte	le
 80166f6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80166fa:	40da      	lsrle	r2, r3
 80166fc:	2201      	movgt	r2, #1
 80166fe:	2300      	movs	r3, #0
 8016700:	4619      	mov	r1, r3
 8016702:	4610      	mov	r0, r2
 8016704:	ec41 0b10 	vmov	d0, r0, r1
 8016708:	b002      	add	sp, #8
 801670a:	4770      	bx	lr
 801670c:	7ff00000 	.word	0x7ff00000

08016710 <__b2d>:
 8016710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016714:	6906      	ldr	r6, [r0, #16]
 8016716:	f100 0814 	add.w	r8, r0, #20
 801671a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801671e:	1f37      	subs	r7, r6, #4
 8016720:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016724:	4610      	mov	r0, r2
 8016726:	f7ff fd53 	bl	80161d0 <__hi0bits>
 801672a:	f1c0 0320 	rsb	r3, r0, #32
 801672e:	280a      	cmp	r0, #10
 8016730:	600b      	str	r3, [r1, #0]
 8016732:	491b      	ldr	r1, [pc, #108]	@ (80167a0 <__b2d+0x90>)
 8016734:	dc15      	bgt.n	8016762 <__b2d+0x52>
 8016736:	f1c0 0c0b 	rsb	ip, r0, #11
 801673a:	fa22 f30c 	lsr.w	r3, r2, ip
 801673e:	45b8      	cmp	r8, r7
 8016740:	ea43 0501 	orr.w	r5, r3, r1
 8016744:	bf34      	ite	cc
 8016746:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801674a:	2300      	movcs	r3, #0
 801674c:	3015      	adds	r0, #21
 801674e:	fa02 f000 	lsl.w	r0, r2, r0
 8016752:	fa23 f30c 	lsr.w	r3, r3, ip
 8016756:	4303      	orrs	r3, r0
 8016758:	461c      	mov	r4, r3
 801675a:	ec45 4b10 	vmov	d0, r4, r5
 801675e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016762:	45b8      	cmp	r8, r7
 8016764:	bf3a      	itte	cc
 8016766:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801676a:	f1a6 0708 	subcc.w	r7, r6, #8
 801676e:	2300      	movcs	r3, #0
 8016770:	380b      	subs	r0, #11
 8016772:	d012      	beq.n	801679a <__b2d+0x8a>
 8016774:	f1c0 0120 	rsb	r1, r0, #32
 8016778:	fa23 f401 	lsr.w	r4, r3, r1
 801677c:	4082      	lsls	r2, r0
 801677e:	4322      	orrs	r2, r4
 8016780:	4547      	cmp	r7, r8
 8016782:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8016786:	bf8c      	ite	hi
 8016788:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801678c:	2200      	movls	r2, #0
 801678e:	4083      	lsls	r3, r0
 8016790:	40ca      	lsrs	r2, r1
 8016792:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016796:	4313      	orrs	r3, r2
 8016798:	e7de      	b.n	8016758 <__b2d+0x48>
 801679a:	ea42 0501 	orr.w	r5, r2, r1
 801679e:	e7db      	b.n	8016758 <__b2d+0x48>
 80167a0:	3ff00000 	.word	0x3ff00000

080167a4 <__d2b>:
 80167a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80167a8:	460f      	mov	r7, r1
 80167aa:	2101      	movs	r1, #1
 80167ac:	ec59 8b10 	vmov	r8, r9, d0
 80167b0:	4616      	mov	r6, r2
 80167b2:	f7ff fc1b 	bl	8015fec <_Balloc>
 80167b6:	4604      	mov	r4, r0
 80167b8:	b930      	cbnz	r0, 80167c8 <__d2b+0x24>
 80167ba:	4602      	mov	r2, r0
 80167bc:	4b23      	ldr	r3, [pc, #140]	@ (801684c <__d2b+0xa8>)
 80167be:	4824      	ldr	r0, [pc, #144]	@ (8016850 <__d2b+0xac>)
 80167c0:	f240 310f 	movw	r1, #783	@ 0x30f
 80167c4:	f001 fda0 	bl	8018308 <__assert_func>
 80167c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80167cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80167d0:	b10d      	cbz	r5, 80167d6 <__d2b+0x32>
 80167d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80167d6:	9301      	str	r3, [sp, #4]
 80167d8:	f1b8 0300 	subs.w	r3, r8, #0
 80167dc:	d023      	beq.n	8016826 <__d2b+0x82>
 80167de:	4668      	mov	r0, sp
 80167e0:	9300      	str	r3, [sp, #0]
 80167e2:	f7ff fd14 	bl	801620e <__lo0bits>
 80167e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80167ea:	b1d0      	cbz	r0, 8016822 <__d2b+0x7e>
 80167ec:	f1c0 0320 	rsb	r3, r0, #32
 80167f0:	fa02 f303 	lsl.w	r3, r2, r3
 80167f4:	430b      	orrs	r3, r1
 80167f6:	40c2      	lsrs	r2, r0
 80167f8:	6163      	str	r3, [r4, #20]
 80167fa:	9201      	str	r2, [sp, #4]
 80167fc:	9b01      	ldr	r3, [sp, #4]
 80167fe:	61a3      	str	r3, [r4, #24]
 8016800:	2b00      	cmp	r3, #0
 8016802:	bf0c      	ite	eq
 8016804:	2201      	moveq	r2, #1
 8016806:	2202      	movne	r2, #2
 8016808:	6122      	str	r2, [r4, #16]
 801680a:	b1a5      	cbz	r5, 8016836 <__d2b+0x92>
 801680c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016810:	4405      	add	r5, r0
 8016812:	603d      	str	r5, [r7, #0]
 8016814:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016818:	6030      	str	r0, [r6, #0]
 801681a:	4620      	mov	r0, r4
 801681c:	b003      	add	sp, #12
 801681e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016822:	6161      	str	r1, [r4, #20]
 8016824:	e7ea      	b.n	80167fc <__d2b+0x58>
 8016826:	a801      	add	r0, sp, #4
 8016828:	f7ff fcf1 	bl	801620e <__lo0bits>
 801682c:	9b01      	ldr	r3, [sp, #4]
 801682e:	6163      	str	r3, [r4, #20]
 8016830:	3020      	adds	r0, #32
 8016832:	2201      	movs	r2, #1
 8016834:	e7e8      	b.n	8016808 <__d2b+0x64>
 8016836:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801683a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801683e:	6038      	str	r0, [r7, #0]
 8016840:	6918      	ldr	r0, [r3, #16]
 8016842:	f7ff fcc5 	bl	80161d0 <__hi0bits>
 8016846:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801684a:	e7e5      	b.n	8016818 <__d2b+0x74>
 801684c:	08019263 	.word	0x08019263
 8016850:	08019274 	.word	0x08019274

08016854 <__ratio>:
 8016854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016858:	b085      	sub	sp, #20
 801685a:	e9cd 1000 	strd	r1, r0, [sp]
 801685e:	a902      	add	r1, sp, #8
 8016860:	f7ff ff56 	bl	8016710 <__b2d>
 8016864:	9800      	ldr	r0, [sp, #0]
 8016866:	a903      	add	r1, sp, #12
 8016868:	ec55 4b10 	vmov	r4, r5, d0
 801686c:	f7ff ff50 	bl	8016710 <__b2d>
 8016870:	9b01      	ldr	r3, [sp, #4]
 8016872:	6919      	ldr	r1, [r3, #16]
 8016874:	9b00      	ldr	r3, [sp, #0]
 8016876:	691b      	ldr	r3, [r3, #16]
 8016878:	1ac9      	subs	r1, r1, r3
 801687a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801687e:	1a9b      	subs	r3, r3, r2
 8016880:	ec5b ab10 	vmov	sl, fp, d0
 8016884:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016888:	2b00      	cmp	r3, #0
 801688a:	bfce      	itee	gt
 801688c:	462a      	movgt	r2, r5
 801688e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016892:	465a      	movle	r2, fp
 8016894:	462f      	mov	r7, r5
 8016896:	46d9      	mov	r9, fp
 8016898:	bfcc      	ite	gt
 801689a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801689e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80168a2:	464b      	mov	r3, r9
 80168a4:	4652      	mov	r2, sl
 80168a6:	4620      	mov	r0, r4
 80168a8:	4639      	mov	r1, r7
 80168aa:	f7f1 ffff 	bl	80088ac <__aeabi_ddiv>
 80168ae:	ec41 0b10 	vmov	d0, r0, r1
 80168b2:	b005      	add	sp, #20
 80168b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080168b8 <__copybits>:
 80168b8:	3901      	subs	r1, #1
 80168ba:	b570      	push	{r4, r5, r6, lr}
 80168bc:	1149      	asrs	r1, r1, #5
 80168be:	6914      	ldr	r4, [r2, #16]
 80168c0:	3101      	adds	r1, #1
 80168c2:	f102 0314 	add.w	r3, r2, #20
 80168c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80168ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80168ce:	1f05      	subs	r5, r0, #4
 80168d0:	42a3      	cmp	r3, r4
 80168d2:	d30c      	bcc.n	80168ee <__copybits+0x36>
 80168d4:	1aa3      	subs	r3, r4, r2
 80168d6:	3b11      	subs	r3, #17
 80168d8:	f023 0303 	bic.w	r3, r3, #3
 80168dc:	3211      	adds	r2, #17
 80168de:	42a2      	cmp	r2, r4
 80168e0:	bf88      	it	hi
 80168e2:	2300      	movhi	r3, #0
 80168e4:	4418      	add	r0, r3
 80168e6:	2300      	movs	r3, #0
 80168e8:	4288      	cmp	r0, r1
 80168ea:	d305      	bcc.n	80168f8 <__copybits+0x40>
 80168ec:	bd70      	pop	{r4, r5, r6, pc}
 80168ee:	f853 6b04 	ldr.w	r6, [r3], #4
 80168f2:	f845 6f04 	str.w	r6, [r5, #4]!
 80168f6:	e7eb      	b.n	80168d0 <__copybits+0x18>
 80168f8:	f840 3b04 	str.w	r3, [r0], #4
 80168fc:	e7f4      	b.n	80168e8 <__copybits+0x30>

080168fe <__any_on>:
 80168fe:	f100 0214 	add.w	r2, r0, #20
 8016902:	6900      	ldr	r0, [r0, #16]
 8016904:	114b      	asrs	r3, r1, #5
 8016906:	4298      	cmp	r0, r3
 8016908:	b510      	push	{r4, lr}
 801690a:	db11      	blt.n	8016930 <__any_on+0x32>
 801690c:	dd0a      	ble.n	8016924 <__any_on+0x26>
 801690e:	f011 011f 	ands.w	r1, r1, #31
 8016912:	d007      	beq.n	8016924 <__any_on+0x26>
 8016914:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016918:	fa24 f001 	lsr.w	r0, r4, r1
 801691c:	fa00 f101 	lsl.w	r1, r0, r1
 8016920:	428c      	cmp	r4, r1
 8016922:	d10b      	bne.n	801693c <__any_on+0x3e>
 8016924:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016928:	4293      	cmp	r3, r2
 801692a:	d803      	bhi.n	8016934 <__any_on+0x36>
 801692c:	2000      	movs	r0, #0
 801692e:	bd10      	pop	{r4, pc}
 8016930:	4603      	mov	r3, r0
 8016932:	e7f7      	b.n	8016924 <__any_on+0x26>
 8016934:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016938:	2900      	cmp	r1, #0
 801693a:	d0f5      	beq.n	8016928 <__any_on+0x2a>
 801693c:	2001      	movs	r0, #1
 801693e:	e7f6      	b.n	801692e <__any_on+0x30>

08016940 <sulp>:
 8016940:	b570      	push	{r4, r5, r6, lr}
 8016942:	4604      	mov	r4, r0
 8016944:	460d      	mov	r5, r1
 8016946:	ec45 4b10 	vmov	d0, r4, r5
 801694a:	4616      	mov	r6, r2
 801694c:	f7ff feba 	bl	80166c4 <__ulp>
 8016950:	ec51 0b10 	vmov	r0, r1, d0
 8016954:	b17e      	cbz	r6, 8016976 <sulp+0x36>
 8016956:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801695a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801695e:	2b00      	cmp	r3, #0
 8016960:	dd09      	ble.n	8016976 <sulp+0x36>
 8016962:	051b      	lsls	r3, r3, #20
 8016964:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8016968:	2400      	movs	r4, #0
 801696a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801696e:	4622      	mov	r2, r4
 8016970:	462b      	mov	r3, r5
 8016972:	f7f1 fe71 	bl	8008658 <__aeabi_dmul>
 8016976:	ec41 0b10 	vmov	d0, r0, r1
 801697a:	bd70      	pop	{r4, r5, r6, pc}
 801697c:	0000      	movs	r0, r0
	...

08016980 <_strtod_l>:
 8016980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016984:	b09f      	sub	sp, #124	@ 0x7c
 8016986:	460c      	mov	r4, r1
 8016988:	9217      	str	r2, [sp, #92]	@ 0x5c
 801698a:	2200      	movs	r2, #0
 801698c:	921a      	str	r2, [sp, #104]	@ 0x68
 801698e:	9005      	str	r0, [sp, #20]
 8016990:	f04f 0a00 	mov.w	sl, #0
 8016994:	f04f 0b00 	mov.w	fp, #0
 8016998:	460a      	mov	r2, r1
 801699a:	9219      	str	r2, [sp, #100]	@ 0x64
 801699c:	7811      	ldrb	r1, [r2, #0]
 801699e:	292b      	cmp	r1, #43	@ 0x2b
 80169a0:	d04a      	beq.n	8016a38 <_strtod_l+0xb8>
 80169a2:	d838      	bhi.n	8016a16 <_strtod_l+0x96>
 80169a4:	290d      	cmp	r1, #13
 80169a6:	d832      	bhi.n	8016a0e <_strtod_l+0x8e>
 80169a8:	2908      	cmp	r1, #8
 80169aa:	d832      	bhi.n	8016a12 <_strtod_l+0x92>
 80169ac:	2900      	cmp	r1, #0
 80169ae:	d03b      	beq.n	8016a28 <_strtod_l+0xa8>
 80169b0:	2200      	movs	r2, #0
 80169b2:	920e      	str	r2, [sp, #56]	@ 0x38
 80169b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80169b6:	782a      	ldrb	r2, [r5, #0]
 80169b8:	2a30      	cmp	r2, #48	@ 0x30
 80169ba:	f040 80b2 	bne.w	8016b22 <_strtod_l+0x1a2>
 80169be:	786a      	ldrb	r2, [r5, #1]
 80169c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80169c4:	2a58      	cmp	r2, #88	@ 0x58
 80169c6:	d16e      	bne.n	8016aa6 <_strtod_l+0x126>
 80169c8:	9302      	str	r3, [sp, #8]
 80169ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80169cc:	9301      	str	r3, [sp, #4]
 80169ce:	ab1a      	add	r3, sp, #104	@ 0x68
 80169d0:	9300      	str	r3, [sp, #0]
 80169d2:	4a8f      	ldr	r2, [pc, #572]	@ (8016c10 <_strtod_l+0x290>)
 80169d4:	9805      	ldr	r0, [sp, #20]
 80169d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80169d8:	a919      	add	r1, sp, #100	@ 0x64
 80169da:	f001 fd2f 	bl	801843c <__gethex>
 80169de:	f010 060f 	ands.w	r6, r0, #15
 80169e2:	4604      	mov	r4, r0
 80169e4:	d005      	beq.n	80169f2 <_strtod_l+0x72>
 80169e6:	2e06      	cmp	r6, #6
 80169e8:	d128      	bne.n	8016a3c <_strtod_l+0xbc>
 80169ea:	3501      	adds	r5, #1
 80169ec:	2300      	movs	r3, #0
 80169ee:	9519      	str	r5, [sp, #100]	@ 0x64
 80169f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80169f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	f040 858e 	bne.w	8017516 <_strtod_l+0xb96>
 80169fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80169fc:	b1cb      	cbz	r3, 8016a32 <_strtod_l+0xb2>
 80169fe:	4652      	mov	r2, sl
 8016a00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8016a04:	ec43 2b10 	vmov	d0, r2, r3
 8016a08:	b01f      	add	sp, #124	@ 0x7c
 8016a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a0e:	2920      	cmp	r1, #32
 8016a10:	d1ce      	bne.n	80169b0 <_strtod_l+0x30>
 8016a12:	3201      	adds	r2, #1
 8016a14:	e7c1      	b.n	801699a <_strtod_l+0x1a>
 8016a16:	292d      	cmp	r1, #45	@ 0x2d
 8016a18:	d1ca      	bne.n	80169b0 <_strtod_l+0x30>
 8016a1a:	2101      	movs	r1, #1
 8016a1c:	910e      	str	r1, [sp, #56]	@ 0x38
 8016a1e:	1c51      	adds	r1, r2, #1
 8016a20:	9119      	str	r1, [sp, #100]	@ 0x64
 8016a22:	7852      	ldrb	r2, [r2, #1]
 8016a24:	2a00      	cmp	r2, #0
 8016a26:	d1c5      	bne.n	80169b4 <_strtod_l+0x34>
 8016a28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016a2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8016a2c:	2b00      	cmp	r3, #0
 8016a2e:	f040 8570 	bne.w	8017512 <_strtod_l+0xb92>
 8016a32:	4652      	mov	r2, sl
 8016a34:	465b      	mov	r3, fp
 8016a36:	e7e5      	b.n	8016a04 <_strtod_l+0x84>
 8016a38:	2100      	movs	r1, #0
 8016a3a:	e7ef      	b.n	8016a1c <_strtod_l+0x9c>
 8016a3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016a3e:	b13a      	cbz	r2, 8016a50 <_strtod_l+0xd0>
 8016a40:	2135      	movs	r1, #53	@ 0x35
 8016a42:	a81c      	add	r0, sp, #112	@ 0x70
 8016a44:	f7ff ff38 	bl	80168b8 <__copybits>
 8016a48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016a4a:	9805      	ldr	r0, [sp, #20]
 8016a4c:	f7ff fb0e 	bl	801606c <_Bfree>
 8016a50:	3e01      	subs	r6, #1
 8016a52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8016a54:	2e04      	cmp	r6, #4
 8016a56:	d806      	bhi.n	8016a66 <_strtod_l+0xe6>
 8016a58:	e8df f006 	tbb	[pc, r6]
 8016a5c:	201d0314 	.word	0x201d0314
 8016a60:	14          	.byte	0x14
 8016a61:	00          	.byte	0x00
 8016a62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8016a66:	05e1      	lsls	r1, r4, #23
 8016a68:	bf48      	it	mi
 8016a6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8016a6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016a72:	0d1b      	lsrs	r3, r3, #20
 8016a74:	051b      	lsls	r3, r3, #20
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d1bb      	bne.n	80169f2 <_strtod_l+0x72>
 8016a7a:	f7fe fbd7 	bl	801522c <__errno>
 8016a7e:	2322      	movs	r3, #34	@ 0x22
 8016a80:	6003      	str	r3, [r0, #0]
 8016a82:	e7b6      	b.n	80169f2 <_strtod_l+0x72>
 8016a84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016a88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016a8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016a90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016a94:	e7e7      	b.n	8016a66 <_strtod_l+0xe6>
 8016a96:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8016c18 <_strtod_l+0x298>
 8016a9a:	e7e4      	b.n	8016a66 <_strtod_l+0xe6>
 8016a9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016aa0:	f04f 3aff 	mov.w	sl, #4294967295
 8016aa4:	e7df      	b.n	8016a66 <_strtod_l+0xe6>
 8016aa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016aa8:	1c5a      	adds	r2, r3, #1
 8016aaa:	9219      	str	r2, [sp, #100]	@ 0x64
 8016aac:	785b      	ldrb	r3, [r3, #1]
 8016aae:	2b30      	cmp	r3, #48	@ 0x30
 8016ab0:	d0f9      	beq.n	8016aa6 <_strtod_l+0x126>
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d09d      	beq.n	80169f2 <_strtod_l+0x72>
 8016ab6:	2301      	movs	r3, #1
 8016ab8:	2700      	movs	r7, #0
 8016aba:	9308      	str	r3, [sp, #32]
 8016abc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016abe:	930c      	str	r3, [sp, #48]	@ 0x30
 8016ac0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8016ac2:	46b9      	mov	r9, r7
 8016ac4:	220a      	movs	r2, #10
 8016ac6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016ac8:	7805      	ldrb	r5, [r0, #0]
 8016aca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016ace:	b2d9      	uxtb	r1, r3
 8016ad0:	2909      	cmp	r1, #9
 8016ad2:	d928      	bls.n	8016b26 <_strtod_l+0x1a6>
 8016ad4:	494f      	ldr	r1, [pc, #316]	@ (8016c14 <_strtod_l+0x294>)
 8016ad6:	2201      	movs	r2, #1
 8016ad8:	f001 fbc9 	bl	801826e <strncmp>
 8016adc:	2800      	cmp	r0, #0
 8016ade:	d032      	beq.n	8016b46 <_strtod_l+0x1c6>
 8016ae0:	2000      	movs	r0, #0
 8016ae2:	462a      	mov	r2, r5
 8016ae4:	900a      	str	r0, [sp, #40]	@ 0x28
 8016ae6:	464d      	mov	r5, r9
 8016ae8:	4603      	mov	r3, r0
 8016aea:	2a65      	cmp	r2, #101	@ 0x65
 8016aec:	d001      	beq.n	8016af2 <_strtod_l+0x172>
 8016aee:	2a45      	cmp	r2, #69	@ 0x45
 8016af0:	d114      	bne.n	8016b1c <_strtod_l+0x19c>
 8016af2:	b91d      	cbnz	r5, 8016afc <_strtod_l+0x17c>
 8016af4:	9a08      	ldr	r2, [sp, #32]
 8016af6:	4302      	orrs	r2, r0
 8016af8:	d096      	beq.n	8016a28 <_strtod_l+0xa8>
 8016afa:	2500      	movs	r5, #0
 8016afc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016afe:	1c62      	adds	r2, r4, #1
 8016b00:	9219      	str	r2, [sp, #100]	@ 0x64
 8016b02:	7862      	ldrb	r2, [r4, #1]
 8016b04:	2a2b      	cmp	r2, #43	@ 0x2b
 8016b06:	d07a      	beq.n	8016bfe <_strtod_l+0x27e>
 8016b08:	2a2d      	cmp	r2, #45	@ 0x2d
 8016b0a:	d07e      	beq.n	8016c0a <_strtod_l+0x28a>
 8016b0c:	f04f 0c00 	mov.w	ip, #0
 8016b10:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8016b14:	2909      	cmp	r1, #9
 8016b16:	f240 8085 	bls.w	8016c24 <_strtod_l+0x2a4>
 8016b1a:	9419      	str	r4, [sp, #100]	@ 0x64
 8016b1c:	f04f 0800 	mov.w	r8, #0
 8016b20:	e0a5      	b.n	8016c6e <_strtod_l+0x2ee>
 8016b22:	2300      	movs	r3, #0
 8016b24:	e7c8      	b.n	8016ab8 <_strtod_l+0x138>
 8016b26:	f1b9 0f08 	cmp.w	r9, #8
 8016b2a:	bfd8      	it	le
 8016b2c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8016b2e:	f100 0001 	add.w	r0, r0, #1
 8016b32:	bfda      	itte	le
 8016b34:	fb02 3301 	mlale	r3, r2, r1, r3
 8016b38:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8016b3a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8016b3e:	f109 0901 	add.w	r9, r9, #1
 8016b42:	9019      	str	r0, [sp, #100]	@ 0x64
 8016b44:	e7bf      	b.n	8016ac6 <_strtod_l+0x146>
 8016b46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016b48:	1c5a      	adds	r2, r3, #1
 8016b4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8016b4c:	785a      	ldrb	r2, [r3, #1]
 8016b4e:	f1b9 0f00 	cmp.w	r9, #0
 8016b52:	d03b      	beq.n	8016bcc <_strtod_l+0x24c>
 8016b54:	900a      	str	r0, [sp, #40]	@ 0x28
 8016b56:	464d      	mov	r5, r9
 8016b58:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8016b5c:	2b09      	cmp	r3, #9
 8016b5e:	d912      	bls.n	8016b86 <_strtod_l+0x206>
 8016b60:	2301      	movs	r3, #1
 8016b62:	e7c2      	b.n	8016aea <_strtod_l+0x16a>
 8016b64:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016b66:	1c5a      	adds	r2, r3, #1
 8016b68:	9219      	str	r2, [sp, #100]	@ 0x64
 8016b6a:	785a      	ldrb	r2, [r3, #1]
 8016b6c:	3001      	adds	r0, #1
 8016b6e:	2a30      	cmp	r2, #48	@ 0x30
 8016b70:	d0f8      	beq.n	8016b64 <_strtod_l+0x1e4>
 8016b72:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8016b76:	2b08      	cmp	r3, #8
 8016b78:	f200 84d2 	bhi.w	8017520 <_strtod_l+0xba0>
 8016b7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016b7e:	900a      	str	r0, [sp, #40]	@ 0x28
 8016b80:	2000      	movs	r0, #0
 8016b82:	930c      	str	r3, [sp, #48]	@ 0x30
 8016b84:	4605      	mov	r5, r0
 8016b86:	3a30      	subs	r2, #48	@ 0x30
 8016b88:	f100 0301 	add.w	r3, r0, #1
 8016b8c:	d018      	beq.n	8016bc0 <_strtod_l+0x240>
 8016b8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016b90:	4419      	add	r1, r3
 8016b92:	910a      	str	r1, [sp, #40]	@ 0x28
 8016b94:	462e      	mov	r6, r5
 8016b96:	f04f 0e0a 	mov.w	lr, #10
 8016b9a:	1c71      	adds	r1, r6, #1
 8016b9c:	eba1 0c05 	sub.w	ip, r1, r5
 8016ba0:	4563      	cmp	r3, ip
 8016ba2:	dc15      	bgt.n	8016bd0 <_strtod_l+0x250>
 8016ba4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8016ba8:	182b      	adds	r3, r5, r0
 8016baa:	2b08      	cmp	r3, #8
 8016bac:	f105 0501 	add.w	r5, r5, #1
 8016bb0:	4405      	add	r5, r0
 8016bb2:	dc1a      	bgt.n	8016bea <_strtod_l+0x26a>
 8016bb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016bb6:	230a      	movs	r3, #10
 8016bb8:	fb03 2301 	mla	r3, r3, r1, r2
 8016bbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016bbe:	2300      	movs	r3, #0
 8016bc0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016bc2:	1c51      	adds	r1, r2, #1
 8016bc4:	9119      	str	r1, [sp, #100]	@ 0x64
 8016bc6:	7852      	ldrb	r2, [r2, #1]
 8016bc8:	4618      	mov	r0, r3
 8016bca:	e7c5      	b.n	8016b58 <_strtod_l+0x1d8>
 8016bcc:	4648      	mov	r0, r9
 8016bce:	e7ce      	b.n	8016b6e <_strtod_l+0x1ee>
 8016bd0:	2e08      	cmp	r6, #8
 8016bd2:	dc05      	bgt.n	8016be0 <_strtod_l+0x260>
 8016bd4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016bd6:	fb0e f606 	mul.w	r6, lr, r6
 8016bda:	960b      	str	r6, [sp, #44]	@ 0x2c
 8016bdc:	460e      	mov	r6, r1
 8016bde:	e7dc      	b.n	8016b9a <_strtod_l+0x21a>
 8016be0:	2910      	cmp	r1, #16
 8016be2:	bfd8      	it	le
 8016be4:	fb0e f707 	mulle.w	r7, lr, r7
 8016be8:	e7f8      	b.n	8016bdc <_strtod_l+0x25c>
 8016bea:	2b0f      	cmp	r3, #15
 8016bec:	bfdc      	itt	le
 8016bee:	230a      	movle	r3, #10
 8016bf0:	fb03 2707 	mlale	r7, r3, r7, r2
 8016bf4:	e7e3      	b.n	8016bbe <_strtod_l+0x23e>
 8016bf6:	2300      	movs	r3, #0
 8016bf8:	930a      	str	r3, [sp, #40]	@ 0x28
 8016bfa:	2301      	movs	r3, #1
 8016bfc:	e77a      	b.n	8016af4 <_strtod_l+0x174>
 8016bfe:	f04f 0c00 	mov.w	ip, #0
 8016c02:	1ca2      	adds	r2, r4, #2
 8016c04:	9219      	str	r2, [sp, #100]	@ 0x64
 8016c06:	78a2      	ldrb	r2, [r4, #2]
 8016c08:	e782      	b.n	8016b10 <_strtod_l+0x190>
 8016c0a:	f04f 0c01 	mov.w	ip, #1
 8016c0e:	e7f8      	b.n	8016c02 <_strtod_l+0x282>
 8016c10:	080194b4 	.word	0x080194b4
 8016c14:	080192cd 	.word	0x080192cd
 8016c18:	7ff00000 	.word	0x7ff00000
 8016c1c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016c1e:	1c51      	adds	r1, r2, #1
 8016c20:	9119      	str	r1, [sp, #100]	@ 0x64
 8016c22:	7852      	ldrb	r2, [r2, #1]
 8016c24:	2a30      	cmp	r2, #48	@ 0x30
 8016c26:	d0f9      	beq.n	8016c1c <_strtod_l+0x29c>
 8016c28:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8016c2c:	2908      	cmp	r1, #8
 8016c2e:	f63f af75 	bhi.w	8016b1c <_strtod_l+0x19c>
 8016c32:	3a30      	subs	r2, #48	@ 0x30
 8016c34:	9209      	str	r2, [sp, #36]	@ 0x24
 8016c36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016c38:	920f      	str	r2, [sp, #60]	@ 0x3c
 8016c3a:	f04f 080a 	mov.w	r8, #10
 8016c3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016c40:	1c56      	adds	r6, r2, #1
 8016c42:	9619      	str	r6, [sp, #100]	@ 0x64
 8016c44:	7852      	ldrb	r2, [r2, #1]
 8016c46:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8016c4a:	f1be 0f09 	cmp.w	lr, #9
 8016c4e:	d939      	bls.n	8016cc4 <_strtod_l+0x344>
 8016c50:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8016c52:	1a76      	subs	r6, r6, r1
 8016c54:	2e08      	cmp	r6, #8
 8016c56:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8016c5a:	dc03      	bgt.n	8016c64 <_strtod_l+0x2e4>
 8016c5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016c5e:	4588      	cmp	r8, r1
 8016c60:	bfa8      	it	ge
 8016c62:	4688      	movge	r8, r1
 8016c64:	f1bc 0f00 	cmp.w	ip, #0
 8016c68:	d001      	beq.n	8016c6e <_strtod_l+0x2ee>
 8016c6a:	f1c8 0800 	rsb	r8, r8, #0
 8016c6e:	2d00      	cmp	r5, #0
 8016c70:	d14e      	bne.n	8016d10 <_strtod_l+0x390>
 8016c72:	9908      	ldr	r1, [sp, #32]
 8016c74:	4308      	orrs	r0, r1
 8016c76:	f47f aebc 	bne.w	80169f2 <_strtod_l+0x72>
 8016c7a:	2b00      	cmp	r3, #0
 8016c7c:	f47f aed4 	bne.w	8016a28 <_strtod_l+0xa8>
 8016c80:	2a69      	cmp	r2, #105	@ 0x69
 8016c82:	d028      	beq.n	8016cd6 <_strtod_l+0x356>
 8016c84:	dc25      	bgt.n	8016cd2 <_strtod_l+0x352>
 8016c86:	2a49      	cmp	r2, #73	@ 0x49
 8016c88:	d025      	beq.n	8016cd6 <_strtod_l+0x356>
 8016c8a:	2a4e      	cmp	r2, #78	@ 0x4e
 8016c8c:	f47f aecc 	bne.w	8016a28 <_strtod_l+0xa8>
 8016c90:	499a      	ldr	r1, [pc, #616]	@ (8016efc <_strtod_l+0x57c>)
 8016c92:	a819      	add	r0, sp, #100	@ 0x64
 8016c94:	f001 fdf4 	bl	8018880 <__match>
 8016c98:	2800      	cmp	r0, #0
 8016c9a:	f43f aec5 	beq.w	8016a28 <_strtod_l+0xa8>
 8016c9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016ca0:	781b      	ldrb	r3, [r3, #0]
 8016ca2:	2b28      	cmp	r3, #40	@ 0x28
 8016ca4:	d12e      	bne.n	8016d04 <_strtod_l+0x384>
 8016ca6:	4996      	ldr	r1, [pc, #600]	@ (8016f00 <_strtod_l+0x580>)
 8016ca8:	aa1c      	add	r2, sp, #112	@ 0x70
 8016caa:	a819      	add	r0, sp, #100	@ 0x64
 8016cac:	f001 fdfc 	bl	80188a8 <__hexnan>
 8016cb0:	2805      	cmp	r0, #5
 8016cb2:	d127      	bne.n	8016d04 <_strtod_l+0x384>
 8016cb4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8016cb6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8016cba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8016cbe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8016cc2:	e696      	b.n	80169f2 <_strtod_l+0x72>
 8016cc4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016cc6:	fb08 2101 	mla	r1, r8, r1, r2
 8016cca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8016cce:	9209      	str	r2, [sp, #36]	@ 0x24
 8016cd0:	e7b5      	b.n	8016c3e <_strtod_l+0x2be>
 8016cd2:	2a6e      	cmp	r2, #110	@ 0x6e
 8016cd4:	e7da      	b.n	8016c8c <_strtod_l+0x30c>
 8016cd6:	498b      	ldr	r1, [pc, #556]	@ (8016f04 <_strtod_l+0x584>)
 8016cd8:	a819      	add	r0, sp, #100	@ 0x64
 8016cda:	f001 fdd1 	bl	8018880 <__match>
 8016cde:	2800      	cmp	r0, #0
 8016ce0:	f43f aea2 	beq.w	8016a28 <_strtod_l+0xa8>
 8016ce4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016ce6:	4988      	ldr	r1, [pc, #544]	@ (8016f08 <_strtod_l+0x588>)
 8016ce8:	3b01      	subs	r3, #1
 8016cea:	a819      	add	r0, sp, #100	@ 0x64
 8016cec:	9319      	str	r3, [sp, #100]	@ 0x64
 8016cee:	f001 fdc7 	bl	8018880 <__match>
 8016cf2:	b910      	cbnz	r0, 8016cfa <_strtod_l+0x37a>
 8016cf4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016cf6:	3301      	adds	r3, #1
 8016cf8:	9319      	str	r3, [sp, #100]	@ 0x64
 8016cfa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8016f18 <_strtod_l+0x598>
 8016cfe:	f04f 0a00 	mov.w	sl, #0
 8016d02:	e676      	b.n	80169f2 <_strtod_l+0x72>
 8016d04:	4881      	ldr	r0, [pc, #516]	@ (8016f0c <_strtod_l+0x58c>)
 8016d06:	f001 faf7 	bl	80182f8 <nan>
 8016d0a:	ec5b ab10 	vmov	sl, fp, d0
 8016d0e:	e670      	b.n	80169f2 <_strtod_l+0x72>
 8016d10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016d12:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8016d14:	eba8 0303 	sub.w	r3, r8, r3
 8016d18:	f1b9 0f00 	cmp.w	r9, #0
 8016d1c:	bf08      	it	eq
 8016d1e:	46a9      	moveq	r9, r5
 8016d20:	2d10      	cmp	r5, #16
 8016d22:	9309      	str	r3, [sp, #36]	@ 0x24
 8016d24:	462c      	mov	r4, r5
 8016d26:	bfa8      	it	ge
 8016d28:	2410      	movge	r4, #16
 8016d2a:	f7f1 fc1b 	bl	8008564 <__aeabi_ui2d>
 8016d2e:	2d09      	cmp	r5, #9
 8016d30:	4682      	mov	sl, r0
 8016d32:	468b      	mov	fp, r1
 8016d34:	dc13      	bgt.n	8016d5e <_strtod_l+0x3de>
 8016d36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	f43f ae5a 	beq.w	80169f2 <_strtod_l+0x72>
 8016d3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d40:	dd78      	ble.n	8016e34 <_strtod_l+0x4b4>
 8016d42:	2b16      	cmp	r3, #22
 8016d44:	dc5f      	bgt.n	8016e06 <_strtod_l+0x486>
 8016d46:	4972      	ldr	r1, [pc, #456]	@ (8016f10 <_strtod_l+0x590>)
 8016d48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016d4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016d50:	4652      	mov	r2, sl
 8016d52:	465b      	mov	r3, fp
 8016d54:	f7f1 fc80 	bl	8008658 <__aeabi_dmul>
 8016d58:	4682      	mov	sl, r0
 8016d5a:	468b      	mov	fp, r1
 8016d5c:	e649      	b.n	80169f2 <_strtod_l+0x72>
 8016d5e:	4b6c      	ldr	r3, [pc, #432]	@ (8016f10 <_strtod_l+0x590>)
 8016d60:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016d64:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8016d68:	f7f1 fc76 	bl	8008658 <__aeabi_dmul>
 8016d6c:	4682      	mov	sl, r0
 8016d6e:	4638      	mov	r0, r7
 8016d70:	468b      	mov	fp, r1
 8016d72:	f7f1 fbf7 	bl	8008564 <__aeabi_ui2d>
 8016d76:	4602      	mov	r2, r0
 8016d78:	460b      	mov	r3, r1
 8016d7a:	4650      	mov	r0, sl
 8016d7c:	4659      	mov	r1, fp
 8016d7e:	f7f1 fab5 	bl	80082ec <__adddf3>
 8016d82:	2d0f      	cmp	r5, #15
 8016d84:	4682      	mov	sl, r0
 8016d86:	468b      	mov	fp, r1
 8016d88:	ddd5      	ble.n	8016d36 <_strtod_l+0x3b6>
 8016d8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d8c:	1b2c      	subs	r4, r5, r4
 8016d8e:	441c      	add	r4, r3
 8016d90:	2c00      	cmp	r4, #0
 8016d92:	f340 8093 	ble.w	8016ebc <_strtod_l+0x53c>
 8016d96:	f014 030f 	ands.w	r3, r4, #15
 8016d9a:	d00a      	beq.n	8016db2 <_strtod_l+0x432>
 8016d9c:	495c      	ldr	r1, [pc, #368]	@ (8016f10 <_strtod_l+0x590>)
 8016d9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016da2:	4652      	mov	r2, sl
 8016da4:	465b      	mov	r3, fp
 8016da6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016daa:	f7f1 fc55 	bl	8008658 <__aeabi_dmul>
 8016dae:	4682      	mov	sl, r0
 8016db0:	468b      	mov	fp, r1
 8016db2:	f034 040f 	bics.w	r4, r4, #15
 8016db6:	d073      	beq.n	8016ea0 <_strtod_l+0x520>
 8016db8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8016dbc:	dd49      	ble.n	8016e52 <_strtod_l+0x4d2>
 8016dbe:	2400      	movs	r4, #0
 8016dc0:	46a0      	mov	r8, r4
 8016dc2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8016dc4:	46a1      	mov	r9, r4
 8016dc6:	9a05      	ldr	r2, [sp, #20]
 8016dc8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8016f18 <_strtod_l+0x598>
 8016dcc:	2322      	movs	r3, #34	@ 0x22
 8016dce:	6013      	str	r3, [r2, #0]
 8016dd0:	f04f 0a00 	mov.w	sl, #0
 8016dd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016dd6:	2b00      	cmp	r3, #0
 8016dd8:	f43f ae0b 	beq.w	80169f2 <_strtod_l+0x72>
 8016ddc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016dde:	9805      	ldr	r0, [sp, #20]
 8016de0:	f7ff f944 	bl	801606c <_Bfree>
 8016de4:	9805      	ldr	r0, [sp, #20]
 8016de6:	4649      	mov	r1, r9
 8016de8:	f7ff f940 	bl	801606c <_Bfree>
 8016dec:	9805      	ldr	r0, [sp, #20]
 8016dee:	4641      	mov	r1, r8
 8016df0:	f7ff f93c 	bl	801606c <_Bfree>
 8016df4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016df6:	9805      	ldr	r0, [sp, #20]
 8016df8:	f7ff f938 	bl	801606c <_Bfree>
 8016dfc:	9805      	ldr	r0, [sp, #20]
 8016dfe:	4621      	mov	r1, r4
 8016e00:	f7ff f934 	bl	801606c <_Bfree>
 8016e04:	e5f5      	b.n	80169f2 <_strtod_l+0x72>
 8016e06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016e08:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8016e0c:	4293      	cmp	r3, r2
 8016e0e:	dbbc      	blt.n	8016d8a <_strtod_l+0x40a>
 8016e10:	4c3f      	ldr	r4, [pc, #252]	@ (8016f10 <_strtod_l+0x590>)
 8016e12:	f1c5 050f 	rsb	r5, r5, #15
 8016e16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8016e1a:	4652      	mov	r2, sl
 8016e1c:	465b      	mov	r3, fp
 8016e1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e22:	f7f1 fc19 	bl	8008658 <__aeabi_dmul>
 8016e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e28:	1b5d      	subs	r5, r3, r5
 8016e2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8016e2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016e32:	e78f      	b.n	8016d54 <_strtod_l+0x3d4>
 8016e34:	3316      	adds	r3, #22
 8016e36:	dba8      	blt.n	8016d8a <_strtod_l+0x40a>
 8016e38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016e3a:	eba3 0808 	sub.w	r8, r3, r8
 8016e3e:	4b34      	ldr	r3, [pc, #208]	@ (8016f10 <_strtod_l+0x590>)
 8016e40:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8016e44:	e9d8 2300 	ldrd	r2, r3, [r8]
 8016e48:	4650      	mov	r0, sl
 8016e4a:	4659      	mov	r1, fp
 8016e4c:	f7f1 fd2e 	bl	80088ac <__aeabi_ddiv>
 8016e50:	e782      	b.n	8016d58 <_strtod_l+0x3d8>
 8016e52:	2300      	movs	r3, #0
 8016e54:	4f2f      	ldr	r7, [pc, #188]	@ (8016f14 <_strtod_l+0x594>)
 8016e56:	1124      	asrs	r4, r4, #4
 8016e58:	4650      	mov	r0, sl
 8016e5a:	4659      	mov	r1, fp
 8016e5c:	461e      	mov	r6, r3
 8016e5e:	2c01      	cmp	r4, #1
 8016e60:	dc21      	bgt.n	8016ea6 <_strtod_l+0x526>
 8016e62:	b10b      	cbz	r3, 8016e68 <_strtod_l+0x4e8>
 8016e64:	4682      	mov	sl, r0
 8016e66:	468b      	mov	fp, r1
 8016e68:	492a      	ldr	r1, [pc, #168]	@ (8016f14 <_strtod_l+0x594>)
 8016e6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8016e6e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8016e72:	4652      	mov	r2, sl
 8016e74:	465b      	mov	r3, fp
 8016e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e7a:	f7f1 fbed 	bl	8008658 <__aeabi_dmul>
 8016e7e:	4b26      	ldr	r3, [pc, #152]	@ (8016f18 <_strtod_l+0x598>)
 8016e80:	460a      	mov	r2, r1
 8016e82:	400b      	ands	r3, r1
 8016e84:	4925      	ldr	r1, [pc, #148]	@ (8016f1c <_strtod_l+0x59c>)
 8016e86:	428b      	cmp	r3, r1
 8016e88:	4682      	mov	sl, r0
 8016e8a:	d898      	bhi.n	8016dbe <_strtod_l+0x43e>
 8016e8c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8016e90:	428b      	cmp	r3, r1
 8016e92:	bf86      	itte	hi
 8016e94:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8016f20 <_strtod_l+0x5a0>
 8016e98:	f04f 3aff 	movhi.w	sl, #4294967295
 8016e9c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8016ea0:	2300      	movs	r3, #0
 8016ea2:	9308      	str	r3, [sp, #32]
 8016ea4:	e076      	b.n	8016f94 <_strtod_l+0x614>
 8016ea6:	07e2      	lsls	r2, r4, #31
 8016ea8:	d504      	bpl.n	8016eb4 <_strtod_l+0x534>
 8016eaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016eae:	f7f1 fbd3 	bl	8008658 <__aeabi_dmul>
 8016eb2:	2301      	movs	r3, #1
 8016eb4:	3601      	adds	r6, #1
 8016eb6:	1064      	asrs	r4, r4, #1
 8016eb8:	3708      	adds	r7, #8
 8016eba:	e7d0      	b.n	8016e5e <_strtod_l+0x4de>
 8016ebc:	d0f0      	beq.n	8016ea0 <_strtod_l+0x520>
 8016ebe:	4264      	negs	r4, r4
 8016ec0:	f014 020f 	ands.w	r2, r4, #15
 8016ec4:	d00a      	beq.n	8016edc <_strtod_l+0x55c>
 8016ec6:	4b12      	ldr	r3, [pc, #72]	@ (8016f10 <_strtod_l+0x590>)
 8016ec8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016ecc:	4650      	mov	r0, sl
 8016ece:	4659      	mov	r1, fp
 8016ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ed4:	f7f1 fcea 	bl	80088ac <__aeabi_ddiv>
 8016ed8:	4682      	mov	sl, r0
 8016eda:	468b      	mov	fp, r1
 8016edc:	1124      	asrs	r4, r4, #4
 8016ede:	d0df      	beq.n	8016ea0 <_strtod_l+0x520>
 8016ee0:	2c1f      	cmp	r4, #31
 8016ee2:	dd1f      	ble.n	8016f24 <_strtod_l+0x5a4>
 8016ee4:	2400      	movs	r4, #0
 8016ee6:	46a0      	mov	r8, r4
 8016ee8:	940b      	str	r4, [sp, #44]	@ 0x2c
 8016eea:	46a1      	mov	r9, r4
 8016eec:	9a05      	ldr	r2, [sp, #20]
 8016eee:	2322      	movs	r3, #34	@ 0x22
 8016ef0:	f04f 0a00 	mov.w	sl, #0
 8016ef4:	f04f 0b00 	mov.w	fp, #0
 8016ef8:	6013      	str	r3, [r2, #0]
 8016efa:	e76b      	b.n	8016dd4 <_strtod_l+0x454>
 8016efc:	080191bd 	.word	0x080191bd
 8016f00:	080194a0 	.word	0x080194a0
 8016f04:	080191b5 	.word	0x080191b5
 8016f08:	080191ea 	.word	0x080191ea
 8016f0c:	0801933e 	.word	0x0801933e
 8016f10:	080193d8 	.word	0x080193d8
 8016f14:	080193b0 	.word	0x080193b0
 8016f18:	7ff00000 	.word	0x7ff00000
 8016f1c:	7ca00000 	.word	0x7ca00000
 8016f20:	7fefffff 	.word	0x7fefffff
 8016f24:	f014 0310 	ands.w	r3, r4, #16
 8016f28:	bf18      	it	ne
 8016f2a:	236a      	movne	r3, #106	@ 0x6a
 8016f2c:	4ea9      	ldr	r6, [pc, #676]	@ (80171d4 <_strtod_l+0x854>)
 8016f2e:	9308      	str	r3, [sp, #32]
 8016f30:	4650      	mov	r0, sl
 8016f32:	4659      	mov	r1, fp
 8016f34:	2300      	movs	r3, #0
 8016f36:	07e7      	lsls	r7, r4, #31
 8016f38:	d504      	bpl.n	8016f44 <_strtod_l+0x5c4>
 8016f3a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8016f3e:	f7f1 fb8b 	bl	8008658 <__aeabi_dmul>
 8016f42:	2301      	movs	r3, #1
 8016f44:	1064      	asrs	r4, r4, #1
 8016f46:	f106 0608 	add.w	r6, r6, #8
 8016f4a:	d1f4      	bne.n	8016f36 <_strtod_l+0x5b6>
 8016f4c:	b10b      	cbz	r3, 8016f52 <_strtod_l+0x5d2>
 8016f4e:	4682      	mov	sl, r0
 8016f50:	468b      	mov	fp, r1
 8016f52:	9b08      	ldr	r3, [sp, #32]
 8016f54:	b1b3      	cbz	r3, 8016f84 <_strtod_l+0x604>
 8016f56:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8016f5a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8016f5e:	2b00      	cmp	r3, #0
 8016f60:	4659      	mov	r1, fp
 8016f62:	dd0f      	ble.n	8016f84 <_strtod_l+0x604>
 8016f64:	2b1f      	cmp	r3, #31
 8016f66:	dd56      	ble.n	8017016 <_strtod_l+0x696>
 8016f68:	2b34      	cmp	r3, #52	@ 0x34
 8016f6a:	bfde      	ittt	le
 8016f6c:	f04f 33ff 	movle.w	r3, #4294967295
 8016f70:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8016f74:	4093      	lslle	r3, r2
 8016f76:	f04f 0a00 	mov.w	sl, #0
 8016f7a:	bfcc      	ite	gt
 8016f7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8016f80:	ea03 0b01 	andle.w	fp, r3, r1
 8016f84:	2200      	movs	r2, #0
 8016f86:	2300      	movs	r3, #0
 8016f88:	4650      	mov	r0, sl
 8016f8a:	4659      	mov	r1, fp
 8016f8c:	f7f1 fdcc 	bl	8008b28 <__aeabi_dcmpeq>
 8016f90:	2800      	cmp	r0, #0
 8016f92:	d1a7      	bne.n	8016ee4 <_strtod_l+0x564>
 8016f94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016f96:	9300      	str	r3, [sp, #0]
 8016f98:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016f9a:	9805      	ldr	r0, [sp, #20]
 8016f9c:	462b      	mov	r3, r5
 8016f9e:	464a      	mov	r2, r9
 8016fa0:	f7ff f8cc 	bl	801613c <__s2b>
 8016fa4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8016fa6:	2800      	cmp	r0, #0
 8016fa8:	f43f af09 	beq.w	8016dbe <_strtod_l+0x43e>
 8016fac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016fae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016fb0:	2a00      	cmp	r2, #0
 8016fb2:	eba3 0308 	sub.w	r3, r3, r8
 8016fb6:	bfa8      	it	ge
 8016fb8:	2300      	movge	r3, #0
 8016fba:	9312      	str	r3, [sp, #72]	@ 0x48
 8016fbc:	2400      	movs	r4, #0
 8016fbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016fc2:	9316      	str	r3, [sp, #88]	@ 0x58
 8016fc4:	46a0      	mov	r8, r4
 8016fc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016fc8:	9805      	ldr	r0, [sp, #20]
 8016fca:	6859      	ldr	r1, [r3, #4]
 8016fcc:	f7ff f80e 	bl	8015fec <_Balloc>
 8016fd0:	4681      	mov	r9, r0
 8016fd2:	2800      	cmp	r0, #0
 8016fd4:	f43f aef7 	beq.w	8016dc6 <_strtod_l+0x446>
 8016fd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016fda:	691a      	ldr	r2, [r3, #16]
 8016fdc:	3202      	adds	r2, #2
 8016fde:	f103 010c 	add.w	r1, r3, #12
 8016fe2:	0092      	lsls	r2, r2, #2
 8016fe4:	300c      	adds	r0, #12
 8016fe6:	f001 f977 	bl	80182d8 <memcpy>
 8016fea:	ec4b ab10 	vmov	d0, sl, fp
 8016fee:	9805      	ldr	r0, [sp, #20]
 8016ff0:	aa1c      	add	r2, sp, #112	@ 0x70
 8016ff2:	a91b      	add	r1, sp, #108	@ 0x6c
 8016ff4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8016ff8:	f7ff fbd4 	bl	80167a4 <__d2b>
 8016ffc:	901a      	str	r0, [sp, #104]	@ 0x68
 8016ffe:	2800      	cmp	r0, #0
 8017000:	f43f aee1 	beq.w	8016dc6 <_strtod_l+0x446>
 8017004:	9805      	ldr	r0, [sp, #20]
 8017006:	2101      	movs	r1, #1
 8017008:	f7ff f92e 	bl	8016268 <__i2b>
 801700c:	4680      	mov	r8, r0
 801700e:	b948      	cbnz	r0, 8017024 <_strtod_l+0x6a4>
 8017010:	f04f 0800 	mov.w	r8, #0
 8017014:	e6d7      	b.n	8016dc6 <_strtod_l+0x446>
 8017016:	f04f 32ff 	mov.w	r2, #4294967295
 801701a:	fa02 f303 	lsl.w	r3, r2, r3
 801701e:	ea03 0a0a 	and.w	sl, r3, sl
 8017022:	e7af      	b.n	8016f84 <_strtod_l+0x604>
 8017024:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8017026:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8017028:	2d00      	cmp	r5, #0
 801702a:	bfab      	itete	ge
 801702c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801702e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8017030:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8017032:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8017034:	bfac      	ite	ge
 8017036:	18ef      	addge	r7, r5, r3
 8017038:	1b5e      	sublt	r6, r3, r5
 801703a:	9b08      	ldr	r3, [sp, #32]
 801703c:	1aed      	subs	r5, r5, r3
 801703e:	4415      	add	r5, r2
 8017040:	4b65      	ldr	r3, [pc, #404]	@ (80171d8 <_strtod_l+0x858>)
 8017042:	3d01      	subs	r5, #1
 8017044:	429d      	cmp	r5, r3
 8017046:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801704a:	da50      	bge.n	80170ee <_strtod_l+0x76e>
 801704c:	1b5b      	subs	r3, r3, r5
 801704e:	2b1f      	cmp	r3, #31
 8017050:	eba2 0203 	sub.w	r2, r2, r3
 8017054:	f04f 0101 	mov.w	r1, #1
 8017058:	dc3d      	bgt.n	80170d6 <_strtod_l+0x756>
 801705a:	fa01 f303 	lsl.w	r3, r1, r3
 801705e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017060:	2300      	movs	r3, #0
 8017062:	9310      	str	r3, [sp, #64]	@ 0x40
 8017064:	18bd      	adds	r5, r7, r2
 8017066:	9b08      	ldr	r3, [sp, #32]
 8017068:	42af      	cmp	r7, r5
 801706a:	4416      	add	r6, r2
 801706c:	441e      	add	r6, r3
 801706e:	463b      	mov	r3, r7
 8017070:	bfa8      	it	ge
 8017072:	462b      	movge	r3, r5
 8017074:	42b3      	cmp	r3, r6
 8017076:	bfa8      	it	ge
 8017078:	4633      	movge	r3, r6
 801707a:	2b00      	cmp	r3, #0
 801707c:	bfc2      	ittt	gt
 801707e:	1aed      	subgt	r5, r5, r3
 8017080:	1af6      	subgt	r6, r6, r3
 8017082:	1aff      	subgt	r7, r7, r3
 8017084:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017086:	2b00      	cmp	r3, #0
 8017088:	dd16      	ble.n	80170b8 <_strtod_l+0x738>
 801708a:	4641      	mov	r1, r8
 801708c:	9805      	ldr	r0, [sp, #20]
 801708e:	461a      	mov	r2, r3
 8017090:	f7ff f9a2 	bl	80163d8 <__pow5mult>
 8017094:	4680      	mov	r8, r0
 8017096:	2800      	cmp	r0, #0
 8017098:	d0ba      	beq.n	8017010 <_strtod_l+0x690>
 801709a:	4601      	mov	r1, r0
 801709c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801709e:	9805      	ldr	r0, [sp, #20]
 80170a0:	f7ff f8f8 	bl	8016294 <__multiply>
 80170a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80170a6:	2800      	cmp	r0, #0
 80170a8:	f43f ae8d 	beq.w	8016dc6 <_strtod_l+0x446>
 80170ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80170ae:	9805      	ldr	r0, [sp, #20]
 80170b0:	f7fe ffdc 	bl	801606c <_Bfree>
 80170b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80170b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80170b8:	2d00      	cmp	r5, #0
 80170ba:	dc1d      	bgt.n	80170f8 <_strtod_l+0x778>
 80170bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80170be:	2b00      	cmp	r3, #0
 80170c0:	dd23      	ble.n	801710a <_strtod_l+0x78a>
 80170c2:	4649      	mov	r1, r9
 80170c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80170c6:	9805      	ldr	r0, [sp, #20]
 80170c8:	f7ff f986 	bl	80163d8 <__pow5mult>
 80170cc:	4681      	mov	r9, r0
 80170ce:	b9e0      	cbnz	r0, 801710a <_strtod_l+0x78a>
 80170d0:	f04f 0900 	mov.w	r9, #0
 80170d4:	e677      	b.n	8016dc6 <_strtod_l+0x446>
 80170d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80170da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80170de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80170e2:	35e2      	adds	r5, #226	@ 0xe2
 80170e4:	fa01 f305 	lsl.w	r3, r1, r5
 80170e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80170ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 80170ec:	e7ba      	b.n	8017064 <_strtod_l+0x6e4>
 80170ee:	2300      	movs	r3, #0
 80170f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80170f2:	2301      	movs	r3, #1
 80170f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80170f6:	e7b5      	b.n	8017064 <_strtod_l+0x6e4>
 80170f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80170fa:	9805      	ldr	r0, [sp, #20]
 80170fc:	462a      	mov	r2, r5
 80170fe:	f7ff f9c5 	bl	801648c <__lshift>
 8017102:	901a      	str	r0, [sp, #104]	@ 0x68
 8017104:	2800      	cmp	r0, #0
 8017106:	d1d9      	bne.n	80170bc <_strtod_l+0x73c>
 8017108:	e65d      	b.n	8016dc6 <_strtod_l+0x446>
 801710a:	2e00      	cmp	r6, #0
 801710c:	dd07      	ble.n	801711e <_strtod_l+0x79e>
 801710e:	4649      	mov	r1, r9
 8017110:	9805      	ldr	r0, [sp, #20]
 8017112:	4632      	mov	r2, r6
 8017114:	f7ff f9ba 	bl	801648c <__lshift>
 8017118:	4681      	mov	r9, r0
 801711a:	2800      	cmp	r0, #0
 801711c:	d0d8      	beq.n	80170d0 <_strtod_l+0x750>
 801711e:	2f00      	cmp	r7, #0
 8017120:	dd08      	ble.n	8017134 <_strtod_l+0x7b4>
 8017122:	4641      	mov	r1, r8
 8017124:	9805      	ldr	r0, [sp, #20]
 8017126:	463a      	mov	r2, r7
 8017128:	f7ff f9b0 	bl	801648c <__lshift>
 801712c:	4680      	mov	r8, r0
 801712e:	2800      	cmp	r0, #0
 8017130:	f43f ae49 	beq.w	8016dc6 <_strtod_l+0x446>
 8017134:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017136:	9805      	ldr	r0, [sp, #20]
 8017138:	464a      	mov	r2, r9
 801713a:	f7ff fa2f 	bl	801659c <__mdiff>
 801713e:	4604      	mov	r4, r0
 8017140:	2800      	cmp	r0, #0
 8017142:	f43f ae40 	beq.w	8016dc6 <_strtod_l+0x446>
 8017146:	68c3      	ldr	r3, [r0, #12]
 8017148:	930f      	str	r3, [sp, #60]	@ 0x3c
 801714a:	2300      	movs	r3, #0
 801714c:	60c3      	str	r3, [r0, #12]
 801714e:	4641      	mov	r1, r8
 8017150:	f7ff fa08 	bl	8016564 <__mcmp>
 8017154:	2800      	cmp	r0, #0
 8017156:	da45      	bge.n	80171e4 <_strtod_l+0x864>
 8017158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801715a:	ea53 030a 	orrs.w	r3, r3, sl
 801715e:	d16b      	bne.n	8017238 <_strtod_l+0x8b8>
 8017160:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017164:	2b00      	cmp	r3, #0
 8017166:	d167      	bne.n	8017238 <_strtod_l+0x8b8>
 8017168:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801716c:	0d1b      	lsrs	r3, r3, #20
 801716e:	051b      	lsls	r3, r3, #20
 8017170:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017174:	d960      	bls.n	8017238 <_strtod_l+0x8b8>
 8017176:	6963      	ldr	r3, [r4, #20]
 8017178:	b913      	cbnz	r3, 8017180 <_strtod_l+0x800>
 801717a:	6923      	ldr	r3, [r4, #16]
 801717c:	2b01      	cmp	r3, #1
 801717e:	dd5b      	ble.n	8017238 <_strtod_l+0x8b8>
 8017180:	4621      	mov	r1, r4
 8017182:	2201      	movs	r2, #1
 8017184:	9805      	ldr	r0, [sp, #20]
 8017186:	f7ff f981 	bl	801648c <__lshift>
 801718a:	4641      	mov	r1, r8
 801718c:	4604      	mov	r4, r0
 801718e:	f7ff f9e9 	bl	8016564 <__mcmp>
 8017192:	2800      	cmp	r0, #0
 8017194:	dd50      	ble.n	8017238 <_strtod_l+0x8b8>
 8017196:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801719a:	9a08      	ldr	r2, [sp, #32]
 801719c:	0d1b      	lsrs	r3, r3, #20
 801719e:	051b      	lsls	r3, r3, #20
 80171a0:	2a00      	cmp	r2, #0
 80171a2:	d06a      	beq.n	801727a <_strtod_l+0x8fa>
 80171a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80171a8:	d867      	bhi.n	801727a <_strtod_l+0x8fa>
 80171aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80171ae:	f67f ae9d 	bls.w	8016eec <_strtod_l+0x56c>
 80171b2:	4b0a      	ldr	r3, [pc, #40]	@ (80171dc <_strtod_l+0x85c>)
 80171b4:	4650      	mov	r0, sl
 80171b6:	4659      	mov	r1, fp
 80171b8:	2200      	movs	r2, #0
 80171ba:	f7f1 fa4d 	bl	8008658 <__aeabi_dmul>
 80171be:	4b08      	ldr	r3, [pc, #32]	@ (80171e0 <_strtod_l+0x860>)
 80171c0:	400b      	ands	r3, r1
 80171c2:	4682      	mov	sl, r0
 80171c4:	468b      	mov	fp, r1
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	f47f ae08 	bne.w	8016ddc <_strtod_l+0x45c>
 80171cc:	9a05      	ldr	r2, [sp, #20]
 80171ce:	2322      	movs	r3, #34	@ 0x22
 80171d0:	6013      	str	r3, [r2, #0]
 80171d2:	e603      	b.n	8016ddc <_strtod_l+0x45c>
 80171d4:	080194c8 	.word	0x080194c8
 80171d8:	fffffc02 	.word	0xfffffc02
 80171dc:	39500000 	.word	0x39500000
 80171e0:	7ff00000 	.word	0x7ff00000
 80171e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80171e8:	d165      	bne.n	80172b6 <_strtod_l+0x936>
 80171ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80171ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80171f0:	b35a      	cbz	r2, 801724a <_strtod_l+0x8ca>
 80171f2:	4a9f      	ldr	r2, [pc, #636]	@ (8017470 <_strtod_l+0xaf0>)
 80171f4:	4293      	cmp	r3, r2
 80171f6:	d12b      	bne.n	8017250 <_strtod_l+0x8d0>
 80171f8:	9b08      	ldr	r3, [sp, #32]
 80171fa:	4651      	mov	r1, sl
 80171fc:	b303      	cbz	r3, 8017240 <_strtod_l+0x8c0>
 80171fe:	4b9d      	ldr	r3, [pc, #628]	@ (8017474 <_strtod_l+0xaf4>)
 8017200:	465a      	mov	r2, fp
 8017202:	4013      	ands	r3, r2
 8017204:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8017208:	f04f 32ff 	mov.w	r2, #4294967295
 801720c:	d81b      	bhi.n	8017246 <_strtod_l+0x8c6>
 801720e:	0d1b      	lsrs	r3, r3, #20
 8017210:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017214:	fa02 f303 	lsl.w	r3, r2, r3
 8017218:	4299      	cmp	r1, r3
 801721a:	d119      	bne.n	8017250 <_strtod_l+0x8d0>
 801721c:	4b96      	ldr	r3, [pc, #600]	@ (8017478 <_strtod_l+0xaf8>)
 801721e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017220:	429a      	cmp	r2, r3
 8017222:	d102      	bne.n	801722a <_strtod_l+0x8aa>
 8017224:	3101      	adds	r1, #1
 8017226:	f43f adce 	beq.w	8016dc6 <_strtod_l+0x446>
 801722a:	4b92      	ldr	r3, [pc, #584]	@ (8017474 <_strtod_l+0xaf4>)
 801722c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801722e:	401a      	ands	r2, r3
 8017230:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8017234:	f04f 0a00 	mov.w	sl, #0
 8017238:	9b08      	ldr	r3, [sp, #32]
 801723a:	2b00      	cmp	r3, #0
 801723c:	d1b9      	bne.n	80171b2 <_strtod_l+0x832>
 801723e:	e5cd      	b.n	8016ddc <_strtod_l+0x45c>
 8017240:	f04f 33ff 	mov.w	r3, #4294967295
 8017244:	e7e8      	b.n	8017218 <_strtod_l+0x898>
 8017246:	4613      	mov	r3, r2
 8017248:	e7e6      	b.n	8017218 <_strtod_l+0x898>
 801724a:	ea53 030a 	orrs.w	r3, r3, sl
 801724e:	d0a2      	beq.n	8017196 <_strtod_l+0x816>
 8017250:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017252:	b1db      	cbz	r3, 801728c <_strtod_l+0x90c>
 8017254:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017256:	4213      	tst	r3, r2
 8017258:	d0ee      	beq.n	8017238 <_strtod_l+0x8b8>
 801725a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801725c:	9a08      	ldr	r2, [sp, #32]
 801725e:	4650      	mov	r0, sl
 8017260:	4659      	mov	r1, fp
 8017262:	b1bb      	cbz	r3, 8017294 <_strtod_l+0x914>
 8017264:	f7ff fb6c 	bl	8016940 <sulp>
 8017268:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801726c:	ec53 2b10 	vmov	r2, r3, d0
 8017270:	f7f1 f83c 	bl	80082ec <__adddf3>
 8017274:	4682      	mov	sl, r0
 8017276:	468b      	mov	fp, r1
 8017278:	e7de      	b.n	8017238 <_strtod_l+0x8b8>
 801727a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801727e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017282:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8017286:	f04f 3aff 	mov.w	sl, #4294967295
 801728a:	e7d5      	b.n	8017238 <_strtod_l+0x8b8>
 801728c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801728e:	ea13 0f0a 	tst.w	r3, sl
 8017292:	e7e1      	b.n	8017258 <_strtod_l+0x8d8>
 8017294:	f7ff fb54 	bl	8016940 <sulp>
 8017298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801729c:	ec53 2b10 	vmov	r2, r3, d0
 80172a0:	f7f1 f822 	bl	80082e8 <__aeabi_dsub>
 80172a4:	2200      	movs	r2, #0
 80172a6:	2300      	movs	r3, #0
 80172a8:	4682      	mov	sl, r0
 80172aa:	468b      	mov	fp, r1
 80172ac:	f7f1 fc3c 	bl	8008b28 <__aeabi_dcmpeq>
 80172b0:	2800      	cmp	r0, #0
 80172b2:	d0c1      	beq.n	8017238 <_strtod_l+0x8b8>
 80172b4:	e61a      	b.n	8016eec <_strtod_l+0x56c>
 80172b6:	4641      	mov	r1, r8
 80172b8:	4620      	mov	r0, r4
 80172ba:	f7ff facb 	bl	8016854 <__ratio>
 80172be:	ec57 6b10 	vmov	r6, r7, d0
 80172c2:	2200      	movs	r2, #0
 80172c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80172c8:	4630      	mov	r0, r6
 80172ca:	4639      	mov	r1, r7
 80172cc:	f7f1 fc40 	bl	8008b50 <__aeabi_dcmple>
 80172d0:	2800      	cmp	r0, #0
 80172d2:	d06f      	beq.n	80173b4 <_strtod_l+0xa34>
 80172d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80172d6:	2b00      	cmp	r3, #0
 80172d8:	d17a      	bne.n	80173d0 <_strtod_l+0xa50>
 80172da:	f1ba 0f00 	cmp.w	sl, #0
 80172de:	d158      	bne.n	8017392 <_strtod_l+0xa12>
 80172e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80172e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	d15a      	bne.n	80173a0 <_strtod_l+0xa20>
 80172ea:	4b64      	ldr	r3, [pc, #400]	@ (801747c <_strtod_l+0xafc>)
 80172ec:	2200      	movs	r2, #0
 80172ee:	4630      	mov	r0, r6
 80172f0:	4639      	mov	r1, r7
 80172f2:	f7f1 fc23 	bl	8008b3c <__aeabi_dcmplt>
 80172f6:	2800      	cmp	r0, #0
 80172f8:	d159      	bne.n	80173ae <_strtod_l+0xa2e>
 80172fa:	4630      	mov	r0, r6
 80172fc:	4639      	mov	r1, r7
 80172fe:	4b60      	ldr	r3, [pc, #384]	@ (8017480 <_strtod_l+0xb00>)
 8017300:	2200      	movs	r2, #0
 8017302:	f7f1 f9a9 	bl	8008658 <__aeabi_dmul>
 8017306:	4606      	mov	r6, r0
 8017308:	460f      	mov	r7, r1
 801730a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801730e:	9606      	str	r6, [sp, #24]
 8017310:	9307      	str	r3, [sp, #28]
 8017312:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017316:	4d57      	ldr	r5, [pc, #348]	@ (8017474 <_strtod_l+0xaf4>)
 8017318:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801731c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801731e:	401d      	ands	r5, r3
 8017320:	4b58      	ldr	r3, [pc, #352]	@ (8017484 <_strtod_l+0xb04>)
 8017322:	429d      	cmp	r5, r3
 8017324:	f040 80b2 	bne.w	801748c <_strtod_l+0xb0c>
 8017328:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801732a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801732e:	ec4b ab10 	vmov	d0, sl, fp
 8017332:	f7ff f9c7 	bl	80166c4 <__ulp>
 8017336:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801733a:	ec51 0b10 	vmov	r0, r1, d0
 801733e:	f7f1 f98b 	bl	8008658 <__aeabi_dmul>
 8017342:	4652      	mov	r2, sl
 8017344:	465b      	mov	r3, fp
 8017346:	f7f0 ffd1 	bl	80082ec <__adddf3>
 801734a:	460b      	mov	r3, r1
 801734c:	4949      	ldr	r1, [pc, #292]	@ (8017474 <_strtod_l+0xaf4>)
 801734e:	4a4e      	ldr	r2, [pc, #312]	@ (8017488 <_strtod_l+0xb08>)
 8017350:	4019      	ands	r1, r3
 8017352:	4291      	cmp	r1, r2
 8017354:	4682      	mov	sl, r0
 8017356:	d942      	bls.n	80173de <_strtod_l+0xa5e>
 8017358:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801735a:	4b47      	ldr	r3, [pc, #284]	@ (8017478 <_strtod_l+0xaf8>)
 801735c:	429a      	cmp	r2, r3
 801735e:	d103      	bne.n	8017368 <_strtod_l+0x9e8>
 8017360:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017362:	3301      	adds	r3, #1
 8017364:	f43f ad2f 	beq.w	8016dc6 <_strtod_l+0x446>
 8017368:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8017478 <_strtod_l+0xaf8>
 801736c:	f04f 3aff 	mov.w	sl, #4294967295
 8017370:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017372:	9805      	ldr	r0, [sp, #20]
 8017374:	f7fe fe7a 	bl	801606c <_Bfree>
 8017378:	9805      	ldr	r0, [sp, #20]
 801737a:	4649      	mov	r1, r9
 801737c:	f7fe fe76 	bl	801606c <_Bfree>
 8017380:	9805      	ldr	r0, [sp, #20]
 8017382:	4641      	mov	r1, r8
 8017384:	f7fe fe72 	bl	801606c <_Bfree>
 8017388:	9805      	ldr	r0, [sp, #20]
 801738a:	4621      	mov	r1, r4
 801738c:	f7fe fe6e 	bl	801606c <_Bfree>
 8017390:	e619      	b.n	8016fc6 <_strtod_l+0x646>
 8017392:	f1ba 0f01 	cmp.w	sl, #1
 8017396:	d103      	bne.n	80173a0 <_strtod_l+0xa20>
 8017398:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801739a:	2b00      	cmp	r3, #0
 801739c:	f43f ada6 	beq.w	8016eec <_strtod_l+0x56c>
 80173a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8017450 <_strtod_l+0xad0>
 80173a4:	4f35      	ldr	r7, [pc, #212]	@ (801747c <_strtod_l+0xafc>)
 80173a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80173aa:	2600      	movs	r6, #0
 80173ac:	e7b1      	b.n	8017312 <_strtod_l+0x992>
 80173ae:	4f34      	ldr	r7, [pc, #208]	@ (8017480 <_strtod_l+0xb00>)
 80173b0:	2600      	movs	r6, #0
 80173b2:	e7aa      	b.n	801730a <_strtod_l+0x98a>
 80173b4:	4b32      	ldr	r3, [pc, #200]	@ (8017480 <_strtod_l+0xb00>)
 80173b6:	4630      	mov	r0, r6
 80173b8:	4639      	mov	r1, r7
 80173ba:	2200      	movs	r2, #0
 80173bc:	f7f1 f94c 	bl	8008658 <__aeabi_dmul>
 80173c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80173c2:	4606      	mov	r6, r0
 80173c4:	460f      	mov	r7, r1
 80173c6:	2b00      	cmp	r3, #0
 80173c8:	d09f      	beq.n	801730a <_strtod_l+0x98a>
 80173ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80173ce:	e7a0      	b.n	8017312 <_strtod_l+0x992>
 80173d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8017458 <_strtod_l+0xad8>
 80173d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80173d8:	ec57 6b17 	vmov	r6, r7, d7
 80173dc:	e799      	b.n	8017312 <_strtod_l+0x992>
 80173de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80173e2:	9b08      	ldr	r3, [sp, #32]
 80173e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d1c1      	bne.n	8017370 <_strtod_l+0x9f0>
 80173ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80173f0:	0d1b      	lsrs	r3, r3, #20
 80173f2:	051b      	lsls	r3, r3, #20
 80173f4:	429d      	cmp	r5, r3
 80173f6:	d1bb      	bne.n	8017370 <_strtod_l+0x9f0>
 80173f8:	4630      	mov	r0, r6
 80173fa:	4639      	mov	r1, r7
 80173fc:	f7f1 fc8c 	bl	8008d18 <__aeabi_d2lz>
 8017400:	f7f1 f8fc 	bl	80085fc <__aeabi_l2d>
 8017404:	4602      	mov	r2, r0
 8017406:	460b      	mov	r3, r1
 8017408:	4630      	mov	r0, r6
 801740a:	4639      	mov	r1, r7
 801740c:	f7f0 ff6c 	bl	80082e8 <__aeabi_dsub>
 8017410:	460b      	mov	r3, r1
 8017412:	4602      	mov	r2, r0
 8017414:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8017418:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801741c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801741e:	ea46 060a 	orr.w	r6, r6, sl
 8017422:	431e      	orrs	r6, r3
 8017424:	d06f      	beq.n	8017506 <_strtod_l+0xb86>
 8017426:	a30e      	add	r3, pc, #56	@ (adr r3, 8017460 <_strtod_l+0xae0>)
 8017428:	e9d3 2300 	ldrd	r2, r3, [r3]
 801742c:	f7f1 fb86 	bl	8008b3c <__aeabi_dcmplt>
 8017430:	2800      	cmp	r0, #0
 8017432:	f47f acd3 	bne.w	8016ddc <_strtod_l+0x45c>
 8017436:	a30c      	add	r3, pc, #48	@ (adr r3, 8017468 <_strtod_l+0xae8>)
 8017438:	e9d3 2300 	ldrd	r2, r3, [r3]
 801743c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017440:	f7f1 fb9a 	bl	8008b78 <__aeabi_dcmpgt>
 8017444:	2800      	cmp	r0, #0
 8017446:	d093      	beq.n	8017370 <_strtod_l+0x9f0>
 8017448:	e4c8      	b.n	8016ddc <_strtod_l+0x45c>
 801744a:	bf00      	nop
 801744c:	f3af 8000 	nop.w
 8017450:	00000000 	.word	0x00000000
 8017454:	bff00000 	.word	0xbff00000
 8017458:	00000000 	.word	0x00000000
 801745c:	3ff00000 	.word	0x3ff00000
 8017460:	94a03595 	.word	0x94a03595
 8017464:	3fdfffff 	.word	0x3fdfffff
 8017468:	35afe535 	.word	0x35afe535
 801746c:	3fe00000 	.word	0x3fe00000
 8017470:	000fffff 	.word	0x000fffff
 8017474:	7ff00000 	.word	0x7ff00000
 8017478:	7fefffff 	.word	0x7fefffff
 801747c:	3ff00000 	.word	0x3ff00000
 8017480:	3fe00000 	.word	0x3fe00000
 8017484:	7fe00000 	.word	0x7fe00000
 8017488:	7c9fffff 	.word	0x7c9fffff
 801748c:	9b08      	ldr	r3, [sp, #32]
 801748e:	b323      	cbz	r3, 80174da <_strtod_l+0xb5a>
 8017490:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8017494:	d821      	bhi.n	80174da <_strtod_l+0xb5a>
 8017496:	a328      	add	r3, pc, #160	@ (adr r3, 8017538 <_strtod_l+0xbb8>)
 8017498:	e9d3 2300 	ldrd	r2, r3, [r3]
 801749c:	4630      	mov	r0, r6
 801749e:	4639      	mov	r1, r7
 80174a0:	f7f1 fb56 	bl	8008b50 <__aeabi_dcmple>
 80174a4:	b1a0      	cbz	r0, 80174d0 <_strtod_l+0xb50>
 80174a6:	4639      	mov	r1, r7
 80174a8:	4630      	mov	r0, r6
 80174aa:	f7f1 fbad 	bl	8008c08 <__aeabi_d2uiz>
 80174ae:	2801      	cmp	r0, #1
 80174b0:	bf38      	it	cc
 80174b2:	2001      	movcc	r0, #1
 80174b4:	f7f1 f856 	bl	8008564 <__aeabi_ui2d>
 80174b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80174ba:	4606      	mov	r6, r0
 80174bc:	460f      	mov	r7, r1
 80174be:	b9fb      	cbnz	r3, 8017500 <_strtod_l+0xb80>
 80174c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80174c4:	9014      	str	r0, [sp, #80]	@ 0x50
 80174c6:	9315      	str	r3, [sp, #84]	@ 0x54
 80174c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80174cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80174d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80174d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80174d6:	1b5b      	subs	r3, r3, r5
 80174d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80174da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80174de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80174e2:	f7ff f8ef 	bl	80166c4 <__ulp>
 80174e6:	4650      	mov	r0, sl
 80174e8:	ec53 2b10 	vmov	r2, r3, d0
 80174ec:	4659      	mov	r1, fp
 80174ee:	f7f1 f8b3 	bl	8008658 <__aeabi_dmul>
 80174f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80174f6:	f7f0 fef9 	bl	80082ec <__adddf3>
 80174fa:	4682      	mov	sl, r0
 80174fc:	468b      	mov	fp, r1
 80174fe:	e770      	b.n	80173e2 <_strtod_l+0xa62>
 8017500:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8017504:	e7e0      	b.n	80174c8 <_strtod_l+0xb48>
 8017506:	a30e      	add	r3, pc, #56	@ (adr r3, 8017540 <_strtod_l+0xbc0>)
 8017508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801750c:	f7f1 fb16 	bl	8008b3c <__aeabi_dcmplt>
 8017510:	e798      	b.n	8017444 <_strtod_l+0xac4>
 8017512:	2300      	movs	r3, #0
 8017514:	930e      	str	r3, [sp, #56]	@ 0x38
 8017516:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8017518:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801751a:	6013      	str	r3, [r2, #0]
 801751c:	f7ff ba6d 	b.w	80169fa <_strtod_l+0x7a>
 8017520:	2a65      	cmp	r2, #101	@ 0x65
 8017522:	f43f ab68 	beq.w	8016bf6 <_strtod_l+0x276>
 8017526:	2a45      	cmp	r2, #69	@ 0x45
 8017528:	f43f ab65 	beq.w	8016bf6 <_strtod_l+0x276>
 801752c:	2301      	movs	r3, #1
 801752e:	f7ff bba0 	b.w	8016c72 <_strtod_l+0x2f2>
 8017532:	bf00      	nop
 8017534:	f3af 8000 	nop.w
 8017538:	ffc00000 	.word	0xffc00000
 801753c:	41dfffff 	.word	0x41dfffff
 8017540:	94a03595 	.word	0x94a03595
 8017544:	3fcfffff 	.word	0x3fcfffff

08017548 <_strtod_r>:
 8017548:	4b01      	ldr	r3, [pc, #4]	@ (8017550 <_strtod_r+0x8>)
 801754a:	f7ff ba19 	b.w	8016980 <_strtod_l>
 801754e:	bf00      	nop
 8017550:	20000354 	.word	0x20000354

08017554 <_strtol_l.isra.0>:
 8017554:	2b24      	cmp	r3, #36	@ 0x24
 8017556:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801755a:	4686      	mov	lr, r0
 801755c:	4690      	mov	r8, r2
 801755e:	d801      	bhi.n	8017564 <_strtol_l.isra.0+0x10>
 8017560:	2b01      	cmp	r3, #1
 8017562:	d106      	bne.n	8017572 <_strtol_l.isra.0+0x1e>
 8017564:	f7fd fe62 	bl	801522c <__errno>
 8017568:	2316      	movs	r3, #22
 801756a:	6003      	str	r3, [r0, #0]
 801756c:	2000      	movs	r0, #0
 801756e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017572:	4834      	ldr	r0, [pc, #208]	@ (8017644 <_strtol_l.isra.0+0xf0>)
 8017574:	460d      	mov	r5, r1
 8017576:	462a      	mov	r2, r5
 8017578:	f815 4b01 	ldrb.w	r4, [r5], #1
 801757c:	5d06      	ldrb	r6, [r0, r4]
 801757e:	f016 0608 	ands.w	r6, r6, #8
 8017582:	d1f8      	bne.n	8017576 <_strtol_l.isra.0+0x22>
 8017584:	2c2d      	cmp	r4, #45	@ 0x2d
 8017586:	d110      	bne.n	80175aa <_strtol_l.isra.0+0x56>
 8017588:	782c      	ldrb	r4, [r5, #0]
 801758a:	2601      	movs	r6, #1
 801758c:	1c95      	adds	r5, r2, #2
 801758e:	f033 0210 	bics.w	r2, r3, #16
 8017592:	d115      	bne.n	80175c0 <_strtol_l.isra.0+0x6c>
 8017594:	2c30      	cmp	r4, #48	@ 0x30
 8017596:	d10d      	bne.n	80175b4 <_strtol_l.isra.0+0x60>
 8017598:	782a      	ldrb	r2, [r5, #0]
 801759a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801759e:	2a58      	cmp	r2, #88	@ 0x58
 80175a0:	d108      	bne.n	80175b4 <_strtol_l.isra.0+0x60>
 80175a2:	786c      	ldrb	r4, [r5, #1]
 80175a4:	3502      	adds	r5, #2
 80175a6:	2310      	movs	r3, #16
 80175a8:	e00a      	b.n	80175c0 <_strtol_l.isra.0+0x6c>
 80175aa:	2c2b      	cmp	r4, #43	@ 0x2b
 80175ac:	bf04      	itt	eq
 80175ae:	782c      	ldrbeq	r4, [r5, #0]
 80175b0:	1c95      	addeq	r5, r2, #2
 80175b2:	e7ec      	b.n	801758e <_strtol_l.isra.0+0x3a>
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d1f6      	bne.n	80175a6 <_strtol_l.isra.0+0x52>
 80175b8:	2c30      	cmp	r4, #48	@ 0x30
 80175ba:	bf14      	ite	ne
 80175bc:	230a      	movne	r3, #10
 80175be:	2308      	moveq	r3, #8
 80175c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80175c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80175c8:	2200      	movs	r2, #0
 80175ca:	fbbc f9f3 	udiv	r9, ip, r3
 80175ce:	4610      	mov	r0, r2
 80175d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80175d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80175d8:	2f09      	cmp	r7, #9
 80175da:	d80f      	bhi.n	80175fc <_strtol_l.isra.0+0xa8>
 80175dc:	463c      	mov	r4, r7
 80175de:	42a3      	cmp	r3, r4
 80175e0:	dd1b      	ble.n	801761a <_strtol_l.isra.0+0xc6>
 80175e2:	1c57      	adds	r7, r2, #1
 80175e4:	d007      	beq.n	80175f6 <_strtol_l.isra.0+0xa2>
 80175e6:	4581      	cmp	r9, r0
 80175e8:	d314      	bcc.n	8017614 <_strtol_l.isra.0+0xc0>
 80175ea:	d101      	bne.n	80175f0 <_strtol_l.isra.0+0x9c>
 80175ec:	45a2      	cmp	sl, r4
 80175ee:	db11      	blt.n	8017614 <_strtol_l.isra.0+0xc0>
 80175f0:	fb00 4003 	mla	r0, r0, r3, r4
 80175f4:	2201      	movs	r2, #1
 80175f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80175fa:	e7eb      	b.n	80175d4 <_strtol_l.isra.0+0x80>
 80175fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017600:	2f19      	cmp	r7, #25
 8017602:	d801      	bhi.n	8017608 <_strtol_l.isra.0+0xb4>
 8017604:	3c37      	subs	r4, #55	@ 0x37
 8017606:	e7ea      	b.n	80175de <_strtol_l.isra.0+0x8a>
 8017608:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801760c:	2f19      	cmp	r7, #25
 801760e:	d804      	bhi.n	801761a <_strtol_l.isra.0+0xc6>
 8017610:	3c57      	subs	r4, #87	@ 0x57
 8017612:	e7e4      	b.n	80175de <_strtol_l.isra.0+0x8a>
 8017614:	f04f 32ff 	mov.w	r2, #4294967295
 8017618:	e7ed      	b.n	80175f6 <_strtol_l.isra.0+0xa2>
 801761a:	1c53      	adds	r3, r2, #1
 801761c:	d108      	bne.n	8017630 <_strtol_l.isra.0+0xdc>
 801761e:	2322      	movs	r3, #34	@ 0x22
 8017620:	f8ce 3000 	str.w	r3, [lr]
 8017624:	4660      	mov	r0, ip
 8017626:	f1b8 0f00 	cmp.w	r8, #0
 801762a:	d0a0      	beq.n	801756e <_strtol_l.isra.0+0x1a>
 801762c:	1e69      	subs	r1, r5, #1
 801762e:	e006      	b.n	801763e <_strtol_l.isra.0+0xea>
 8017630:	b106      	cbz	r6, 8017634 <_strtol_l.isra.0+0xe0>
 8017632:	4240      	negs	r0, r0
 8017634:	f1b8 0f00 	cmp.w	r8, #0
 8017638:	d099      	beq.n	801756e <_strtol_l.isra.0+0x1a>
 801763a:	2a00      	cmp	r2, #0
 801763c:	d1f6      	bne.n	801762c <_strtol_l.isra.0+0xd8>
 801763e:	f8c8 1000 	str.w	r1, [r8]
 8017642:	e794      	b.n	801756e <_strtol_l.isra.0+0x1a>
 8017644:	080194f1 	.word	0x080194f1

08017648 <_strtol_r>:
 8017648:	f7ff bf84 	b.w	8017554 <_strtol_l.isra.0>

0801764c <__ssputs_r>:
 801764c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017650:	688e      	ldr	r6, [r1, #8]
 8017652:	461f      	mov	r7, r3
 8017654:	42be      	cmp	r6, r7
 8017656:	680b      	ldr	r3, [r1, #0]
 8017658:	4682      	mov	sl, r0
 801765a:	460c      	mov	r4, r1
 801765c:	4690      	mov	r8, r2
 801765e:	d82d      	bhi.n	80176bc <__ssputs_r+0x70>
 8017660:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017664:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017668:	d026      	beq.n	80176b8 <__ssputs_r+0x6c>
 801766a:	6965      	ldr	r5, [r4, #20]
 801766c:	6909      	ldr	r1, [r1, #16]
 801766e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017672:	eba3 0901 	sub.w	r9, r3, r1
 8017676:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801767a:	1c7b      	adds	r3, r7, #1
 801767c:	444b      	add	r3, r9
 801767e:	106d      	asrs	r5, r5, #1
 8017680:	429d      	cmp	r5, r3
 8017682:	bf38      	it	cc
 8017684:	461d      	movcc	r5, r3
 8017686:	0553      	lsls	r3, r2, #21
 8017688:	d527      	bpl.n	80176da <__ssputs_r+0x8e>
 801768a:	4629      	mov	r1, r5
 801768c:	f7fc fc3c 	bl	8013f08 <_malloc_r>
 8017690:	4606      	mov	r6, r0
 8017692:	b360      	cbz	r0, 80176ee <__ssputs_r+0xa2>
 8017694:	6921      	ldr	r1, [r4, #16]
 8017696:	464a      	mov	r2, r9
 8017698:	f000 fe1e 	bl	80182d8 <memcpy>
 801769c:	89a3      	ldrh	r3, [r4, #12]
 801769e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80176a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80176a6:	81a3      	strh	r3, [r4, #12]
 80176a8:	6126      	str	r6, [r4, #16]
 80176aa:	6165      	str	r5, [r4, #20]
 80176ac:	444e      	add	r6, r9
 80176ae:	eba5 0509 	sub.w	r5, r5, r9
 80176b2:	6026      	str	r6, [r4, #0]
 80176b4:	60a5      	str	r5, [r4, #8]
 80176b6:	463e      	mov	r6, r7
 80176b8:	42be      	cmp	r6, r7
 80176ba:	d900      	bls.n	80176be <__ssputs_r+0x72>
 80176bc:	463e      	mov	r6, r7
 80176be:	6820      	ldr	r0, [r4, #0]
 80176c0:	4632      	mov	r2, r6
 80176c2:	4641      	mov	r1, r8
 80176c4:	f000 fdb9 	bl	801823a <memmove>
 80176c8:	68a3      	ldr	r3, [r4, #8]
 80176ca:	1b9b      	subs	r3, r3, r6
 80176cc:	60a3      	str	r3, [r4, #8]
 80176ce:	6823      	ldr	r3, [r4, #0]
 80176d0:	4433      	add	r3, r6
 80176d2:	6023      	str	r3, [r4, #0]
 80176d4:	2000      	movs	r0, #0
 80176d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80176da:	462a      	mov	r2, r5
 80176dc:	f001 f991 	bl	8018a02 <_realloc_r>
 80176e0:	4606      	mov	r6, r0
 80176e2:	2800      	cmp	r0, #0
 80176e4:	d1e0      	bne.n	80176a8 <__ssputs_r+0x5c>
 80176e6:	6921      	ldr	r1, [r4, #16]
 80176e8:	4650      	mov	r0, sl
 80176ea:	f7fe fc35 	bl	8015f58 <_free_r>
 80176ee:	230c      	movs	r3, #12
 80176f0:	f8ca 3000 	str.w	r3, [sl]
 80176f4:	89a3      	ldrh	r3, [r4, #12]
 80176f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80176fa:	81a3      	strh	r3, [r4, #12]
 80176fc:	f04f 30ff 	mov.w	r0, #4294967295
 8017700:	e7e9      	b.n	80176d6 <__ssputs_r+0x8a>
	...

08017704 <_svfiprintf_r>:
 8017704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017708:	4698      	mov	r8, r3
 801770a:	898b      	ldrh	r3, [r1, #12]
 801770c:	061b      	lsls	r3, r3, #24
 801770e:	b09d      	sub	sp, #116	@ 0x74
 8017710:	4607      	mov	r7, r0
 8017712:	460d      	mov	r5, r1
 8017714:	4614      	mov	r4, r2
 8017716:	d510      	bpl.n	801773a <_svfiprintf_r+0x36>
 8017718:	690b      	ldr	r3, [r1, #16]
 801771a:	b973      	cbnz	r3, 801773a <_svfiprintf_r+0x36>
 801771c:	2140      	movs	r1, #64	@ 0x40
 801771e:	f7fc fbf3 	bl	8013f08 <_malloc_r>
 8017722:	6028      	str	r0, [r5, #0]
 8017724:	6128      	str	r0, [r5, #16]
 8017726:	b930      	cbnz	r0, 8017736 <_svfiprintf_r+0x32>
 8017728:	230c      	movs	r3, #12
 801772a:	603b      	str	r3, [r7, #0]
 801772c:	f04f 30ff 	mov.w	r0, #4294967295
 8017730:	b01d      	add	sp, #116	@ 0x74
 8017732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017736:	2340      	movs	r3, #64	@ 0x40
 8017738:	616b      	str	r3, [r5, #20]
 801773a:	2300      	movs	r3, #0
 801773c:	9309      	str	r3, [sp, #36]	@ 0x24
 801773e:	2320      	movs	r3, #32
 8017740:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017744:	f8cd 800c 	str.w	r8, [sp, #12]
 8017748:	2330      	movs	r3, #48	@ 0x30
 801774a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80178e8 <_svfiprintf_r+0x1e4>
 801774e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017752:	f04f 0901 	mov.w	r9, #1
 8017756:	4623      	mov	r3, r4
 8017758:	469a      	mov	sl, r3
 801775a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801775e:	b10a      	cbz	r2, 8017764 <_svfiprintf_r+0x60>
 8017760:	2a25      	cmp	r2, #37	@ 0x25
 8017762:	d1f9      	bne.n	8017758 <_svfiprintf_r+0x54>
 8017764:	ebba 0b04 	subs.w	fp, sl, r4
 8017768:	d00b      	beq.n	8017782 <_svfiprintf_r+0x7e>
 801776a:	465b      	mov	r3, fp
 801776c:	4622      	mov	r2, r4
 801776e:	4629      	mov	r1, r5
 8017770:	4638      	mov	r0, r7
 8017772:	f7ff ff6b 	bl	801764c <__ssputs_r>
 8017776:	3001      	adds	r0, #1
 8017778:	f000 80a7 	beq.w	80178ca <_svfiprintf_r+0x1c6>
 801777c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801777e:	445a      	add	r2, fp
 8017780:	9209      	str	r2, [sp, #36]	@ 0x24
 8017782:	f89a 3000 	ldrb.w	r3, [sl]
 8017786:	2b00      	cmp	r3, #0
 8017788:	f000 809f 	beq.w	80178ca <_svfiprintf_r+0x1c6>
 801778c:	2300      	movs	r3, #0
 801778e:	f04f 32ff 	mov.w	r2, #4294967295
 8017792:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017796:	f10a 0a01 	add.w	sl, sl, #1
 801779a:	9304      	str	r3, [sp, #16]
 801779c:	9307      	str	r3, [sp, #28]
 801779e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80177a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80177a4:	4654      	mov	r4, sl
 80177a6:	2205      	movs	r2, #5
 80177a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80177ac:	484e      	ldr	r0, [pc, #312]	@ (80178e8 <_svfiprintf_r+0x1e4>)
 80177ae:	f7f0 fd3f 	bl	8008230 <memchr>
 80177b2:	9a04      	ldr	r2, [sp, #16]
 80177b4:	b9d8      	cbnz	r0, 80177ee <_svfiprintf_r+0xea>
 80177b6:	06d0      	lsls	r0, r2, #27
 80177b8:	bf44      	itt	mi
 80177ba:	2320      	movmi	r3, #32
 80177bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80177c0:	0711      	lsls	r1, r2, #28
 80177c2:	bf44      	itt	mi
 80177c4:	232b      	movmi	r3, #43	@ 0x2b
 80177c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80177ca:	f89a 3000 	ldrb.w	r3, [sl]
 80177ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80177d0:	d015      	beq.n	80177fe <_svfiprintf_r+0xfa>
 80177d2:	9a07      	ldr	r2, [sp, #28]
 80177d4:	4654      	mov	r4, sl
 80177d6:	2000      	movs	r0, #0
 80177d8:	f04f 0c0a 	mov.w	ip, #10
 80177dc:	4621      	mov	r1, r4
 80177de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80177e2:	3b30      	subs	r3, #48	@ 0x30
 80177e4:	2b09      	cmp	r3, #9
 80177e6:	d94b      	bls.n	8017880 <_svfiprintf_r+0x17c>
 80177e8:	b1b0      	cbz	r0, 8017818 <_svfiprintf_r+0x114>
 80177ea:	9207      	str	r2, [sp, #28]
 80177ec:	e014      	b.n	8017818 <_svfiprintf_r+0x114>
 80177ee:	eba0 0308 	sub.w	r3, r0, r8
 80177f2:	fa09 f303 	lsl.w	r3, r9, r3
 80177f6:	4313      	orrs	r3, r2
 80177f8:	9304      	str	r3, [sp, #16]
 80177fa:	46a2      	mov	sl, r4
 80177fc:	e7d2      	b.n	80177a4 <_svfiprintf_r+0xa0>
 80177fe:	9b03      	ldr	r3, [sp, #12]
 8017800:	1d19      	adds	r1, r3, #4
 8017802:	681b      	ldr	r3, [r3, #0]
 8017804:	9103      	str	r1, [sp, #12]
 8017806:	2b00      	cmp	r3, #0
 8017808:	bfbb      	ittet	lt
 801780a:	425b      	neglt	r3, r3
 801780c:	f042 0202 	orrlt.w	r2, r2, #2
 8017810:	9307      	strge	r3, [sp, #28]
 8017812:	9307      	strlt	r3, [sp, #28]
 8017814:	bfb8      	it	lt
 8017816:	9204      	strlt	r2, [sp, #16]
 8017818:	7823      	ldrb	r3, [r4, #0]
 801781a:	2b2e      	cmp	r3, #46	@ 0x2e
 801781c:	d10a      	bne.n	8017834 <_svfiprintf_r+0x130>
 801781e:	7863      	ldrb	r3, [r4, #1]
 8017820:	2b2a      	cmp	r3, #42	@ 0x2a
 8017822:	d132      	bne.n	801788a <_svfiprintf_r+0x186>
 8017824:	9b03      	ldr	r3, [sp, #12]
 8017826:	1d1a      	adds	r2, r3, #4
 8017828:	681b      	ldr	r3, [r3, #0]
 801782a:	9203      	str	r2, [sp, #12]
 801782c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017830:	3402      	adds	r4, #2
 8017832:	9305      	str	r3, [sp, #20]
 8017834:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80178f8 <_svfiprintf_r+0x1f4>
 8017838:	7821      	ldrb	r1, [r4, #0]
 801783a:	2203      	movs	r2, #3
 801783c:	4650      	mov	r0, sl
 801783e:	f7f0 fcf7 	bl	8008230 <memchr>
 8017842:	b138      	cbz	r0, 8017854 <_svfiprintf_r+0x150>
 8017844:	9b04      	ldr	r3, [sp, #16]
 8017846:	eba0 000a 	sub.w	r0, r0, sl
 801784a:	2240      	movs	r2, #64	@ 0x40
 801784c:	4082      	lsls	r2, r0
 801784e:	4313      	orrs	r3, r2
 8017850:	3401      	adds	r4, #1
 8017852:	9304      	str	r3, [sp, #16]
 8017854:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017858:	4824      	ldr	r0, [pc, #144]	@ (80178ec <_svfiprintf_r+0x1e8>)
 801785a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801785e:	2206      	movs	r2, #6
 8017860:	f7f0 fce6 	bl	8008230 <memchr>
 8017864:	2800      	cmp	r0, #0
 8017866:	d036      	beq.n	80178d6 <_svfiprintf_r+0x1d2>
 8017868:	4b21      	ldr	r3, [pc, #132]	@ (80178f0 <_svfiprintf_r+0x1ec>)
 801786a:	bb1b      	cbnz	r3, 80178b4 <_svfiprintf_r+0x1b0>
 801786c:	9b03      	ldr	r3, [sp, #12]
 801786e:	3307      	adds	r3, #7
 8017870:	f023 0307 	bic.w	r3, r3, #7
 8017874:	3308      	adds	r3, #8
 8017876:	9303      	str	r3, [sp, #12]
 8017878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801787a:	4433      	add	r3, r6
 801787c:	9309      	str	r3, [sp, #36]	@ 0x24
 801787e:	e76a      	b.n	8017756 <_svfiprintf_r+0x52>
 8017880:	fb0c 3202 	mla	r2, ip, r2, r3
 8017884:	460c      	mov	r4, r1
 8017886:	2001      	movs	r0, #1
 8017888:	e7a8      	b.n	80177dc <_svfiprintf_r+0xd8>
 801788a:	2300      	movs	r3, #0
 801788c:	3401      	adds	r4, #1
 801788e:	9305      	str	r3, [sp, #20]
 8017890:	4619      	mov	r1, r3
 8017892:	f04f 0c0a 	mov.w	ip, #10
 8017896:	4620      	mov	r0, r4
 8017898:	f810 2b01 	ldrb.w	r2, [r0], #1
 801789c:	3a30      	subs	r2, #48	@ 0x30
 801789e:	2a09      	cmp	r2, #9
 80178a0:	d903      	bls.n	80178aa <_svfiprintf_r+0x1a6>
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	d0c6      	beq.n	8017834 <_svfiprintf_r+0x130>
 80178a6:	9105      	str	r1, [sp, #20]
 80178a8:	e7c4      	b.n	8017834 <_svfiprintf_r+0x130>
 80178aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80178ae:	4604      	mov	r4, r0
 80178b0:	2301      	movs	r3, #1
 80178b2:	e7f0      	b.n	8017896 <_svfiprintf_r+0x192>
 80178b4:	ab03      	add	r3, sp, #12
 80178b6:	9300      	str	r3, [sp, #0]
 80178b8:	462a      	mov	r2, r5
 80178ba:	4b0e      	ldr	r3, [pc, #56]	@ (80178f4 <_svfiprintf_r+0x1f0>)
 80178bc:	a904      	add	r1, sp, #16
 80178be:	4638      	mov	r0, r7
 80178c0:	f7fc fc4e 	bl	8014160 <_printf_float>
 80178c4:	1c42      	adds	r2, r0, #1
 80178c6:	4606      	mov	r6, r0
 80178c8:	d1d6      	bne.n	8017878 <_svfiprintf_r+0x174>
 80178ca:	89ab      	ldrh	r3, [r5, #12]
 80178cc:	065b      	lsls	r3, r3, #25
 80178ce:	f53f af2d 	bmi.w	801772c <_svfiprintf_r+0x28>
 80178d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80178d4:	e72c      	b.n	8017730 <_svfiprintf_r+0x2c>
 80178d6:	ab03      	add	r3, sp, #12
 80178d8:	9300      	str	r3, [sp, #0]
 80178da:	462a      	mov	r2, r5
 80178dc:	4b05      	ldr	r3, [pc, #20]	@ (80178f4 <_svfiprintf_r+0x1f0>)
 80178de:	a904      	add	r1, sp, #16
 80178e0:	4638      	mov	r0, r7
 80178e2:	f7fc fed5 	bl	8014690 <_printf_i>
 80178e6:	e7ed      	b.n	80178c4 <_svfiprintf_r+0x1c0>
 80178e8:	080192cf 	.word	0x080192cf
 80178ec:	080192d9 	.word	0x080192d9
 80178f0:	08014161 	.word	0x08014161
 80178f4:	0801764d 	.word	0x0801764d
 80178f8:	080192d5 	.word	0x080192d5

080178fc <_sungetc_r>:
 80178fc:	b538      	push	{r3, r4, r5, lr}
 80178fe:	1c4b      	adds	r3, r1, #1
 8017900:	4614      	mov	r4, r2
 8017902:	d103      	bne.n	801790c <_sungetc_r+0x10>
 8017904:	f04f 35ff 	mov.w	r5, #4294967295
 8017908:	4628      	mov	r0, r5
 801790a:	bd38      	pop	{r3, r4, r5, pc}
 801790c:	8993      	ldrh	r3, [r2, #12]
 801790e:	f023 0320 	bic.w	r3, r3, #32
 8017912:	8193      	strh	r3, [r2, #12]
 8017914:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017916:	6852      	ldr	r2, [r2, #4]
 8017918:	b2cd      	uxtb	r5, r1
 801791a:	b18b      	cbz	r3, 8017940 <_sungetc_r+0x44>
 801791c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801791e:	4293      	cmp	r3, r2
 8017920:	dd08      	ble.n	8017934 <_sungetc_r+0x38>
 8017922:	6823      	ldr	r3, [r4, #0]
 8017924:	1e5a      	subs	r2, r3, #1
 8017926:	6022      	str	r2, [r4, #0]
 8017928:	f803 5c01 	strb.w	r5, [r3, #-1]
 801792c:	6863      	ldr	r3, [r4, #4]
 801792e:	3301      	adds	r3, #1
 8017930:	6063      	str	r3, [r4, #4]
 8017932:	e7e9      	b.n	8017908 <_sungetc_r+0xc>
 8017934:	4621      	mov	r1, r4
 8017936:	f000 fc46 	bl	80181c6 <__submore>
 801793a:	2800      	cmp	r0, #0
 801793c:	d0f1      	beq.n	8017922 <_sungetc_r+0x26>
 801793e:	e7e1      	b.n	8017904 <_sungetc_r+0x8>
 8017940:	6921      	ldr	r1, [r4, #16]
 8017942:	6823      	ldr	r3, [r4, #0]
 8017944:	b151      	cbz	r1, 801795c <_sungetc_r+0x60>
 8017946:	4299      	cmp	r1, r3
 8017948:	d208      	bcs.n	801795c <_sungetc_r+0x60>
 801794a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801794e:	42a9      	cmp	r1, r5
 8017950:	d104      	bne.n	801795c <_sungetc_r+0x60>
 8017952:	3b01      	subs	r3, #1
 8017954:	3201      	adds	r2, #1
 8017956:	6023      	str	r3, [r4, #0]
 8017958:	6062      	str	r2, [r4, #4]
 801795a:	e7d5      	b.n	8017908 <_sungetc_r+0xc>
 801795c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8017960:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017964:	6363      	str	r3, [r4, #52]	@ 0x34
 8017966:	2303      	movs	r3, #3
 8017968:	63a3      	str	r3, [r4, #56]	@ 0x38
 801796a:	4623      	mov	r3, r4
 801796c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017970:	6023      	str	r3, [r4, #0]
 8017972:	2301      	movs	r3, #1
 8017974:	e7dc      	b.n	8017930 <_sungetc_r+0x34>

08017976 <__ssrefill_r>:
 8017976:	b510      	push	{r4, lr}
 8017978:	460c      	mov	r4, r1
 801797a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801797c:	b169      	cbz	r1, 801799a <__ssrefill_r+0x24>
 801797e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017982:	4299      	cmp	r1, r3
 8017984:	d001      	beq.n	801798a <__ssrefill_r+0x14>
 8017986:	f7fe fae7 	bl	8015f58 <_free_r>
 801798a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801798c:	6063      	str	r3, [r4, #4]
 801798e:	2000      	movs	r0, #0
 8017990:	6360      	str	r0, [r4, #52]	@ 0x34
 8017992:	b113      	cbz	r3, 801799a <__ssrefill_r+0x24>
 8017994:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8017996:	6023      	str	r3, [r4, #0]
 8017998:	bd10      	pop	{r4, pc}
 801799a:	6923      	ldr	r3, [r4, #16]
 801799c:	6023      	str	r3, [r4, #0]
 801799e:	2300      	movs	r3, #0
 80179a0:	6063      	str	r3, [r4, #4]
 80179a2:	89a3      	ldrh	r3, [r4, #12]
 80179a4:	f043 0320 	orr.w	r3, r3, #32
 80179a8:	81a3      	strh	r3, [r4, #12]
 80179aa:	f04f 30ff 	mov.w	r0, #4294967295
 80179ae:	e7f3      	b.n	8017998 <__ssrefill_r+0x22>

080179b0 <__ssvfiscanf_r>:
 80179b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179b4:	460c      	mov	r4, r1
 80179b6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80179ba:	2100      	movs	r1, #0
 80179bc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80179c0:	49a6      	ldr	r1, [pc, #664]	@ (8017c5c <__ssvfiscanf_r+0x2ac>)
 80179c2:	91a0      	str	r1, [sp, #640]	@ 0x280
 80179c4:	f10d 0804 	add.w	r8, sp, #4
 80179c8:	49a5      	ldr	r1, [pc, #660]	@ (8017c60 <__ssvfiscanf_r+0x2b0>)
 80179ca:	4fa6      	ldr	r7, [pc, #664]	@ (8017c64 <__ssvfiscanf_r+0x2b4>)
 80179cc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80179d0:	4606      	mov	r6, r0
 80179d2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80179d4:	9300      	str	r3, [sp, #0]
 80179d6:	f892 9000 	ldrb.w	r9, [r2]
 80179da:	f1b9 0f00 	cmp.w	r9, #0
 80179de:	f000 8158 	beq.w	8017c92 <__ssvfiscanf_r+0x2e2>
 80179e2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80179e6:	f013 0308 	ands.w	r3, r3, #8
 80179ea:	f102 0501 	add.w	r5, r2, #1
 80179ee:	d019      	beq.n	8017a24 <__ssvfiscanf_r+0x74>
 80179f0:	6863      	ldr	r3, [r4, #4]
 80179f2:	2b00      	cmp	r3, #0
 80179f4:	dd0f      	ble.n	8017a16 <__ssvfiscanf_r+0x66>
 80179f6:	6823      	ldr	r3, [r4, #0]
 80179f8:	781a      	ldrb	r2, [r3, #0]
 80179fa:	5cba      	ldrb	r2, [r7, r2]
 80179fc:	0712      	lsls	r2, r2, #28
 80179fe:	d401      	bmi.n	8017a04 <__ssvfiscanf_r+0x54>
 8017a00:	462a      	mov	r2, r5
 8017a02:	e7e8      	b.n	80179d6 <__ssvfiscanf_r+0x26>
 8017a04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8017a06:	3201      	adds	r2, #1
 8017a08:	9245      	str	r2, [sp, #276]	@ 0x114
 8017a0a:	6862      	ldr	r2, [r4, #4]
 8017a0c:	3301      	adds	r3, #1
 8017a0e:	3a01      	subs	r2, #1
 8017a10:	6062      	str	r2, [r4, #4]
 8017a12:	6023      	str	r3, [r4, #0]
 8017a14:	e7ec      	b.n	80179f0 <__ssvfiscanf_r+0x40>
 8017a16:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8017a18:	4621      	mov	r1, r4
 8017a1a:	4630      	mov	r0, r6
 8017a1c:	4798      	blx	r3
 8017a1e:	2800      	cmp	r0, #0
 8017a20:	d0e9      	beq.n	80179f6 <__ssvfiscanf_r+0x46>
 8017a22:	e7ed      	b.n	8017a00 <__ssvfiscanf_r+0x50>
 8017a24:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8017a28:	f040 8085 	bne.w	8017b36 <__ssvfiscanf_r+0x186>
 8017a2c:	9341      	str	r3, [sp, #260]	@ 0x104
 8017a2e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8017a30:	7853      	ldrb	r3, [r2, #1]
 8017a32:	2b2a      	cmp	r3, #42	@ 0x2a
 8017a34:	bf02      	ittt	eq
 8017a36:	2310      	moveq	r3, #16
 8017a38:	1c95      	addeq	r5, r2, #2
 8017a3a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8017a3c:	220a      	movs	r2, #10
 8017a3e:	46aa      	mov	sl, r5
 8017a40:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8017a44:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8017a48:	2b09      	cmp	r3, #9
 8017a4a:	d91e      	bls.n	8017a8a <__ssvfiscanf_r+0xda>
 8017a4c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8017c68 <__ssvfiscanf_r+0x2b8>
 8017a50:	2203      	movs	r2, #3
 8017a52:	4658      	mov	r0, fp
 8017a54:	f7f0 fbec 	bl	8008230 <memchr>
 8017a58:	b138      	cbz	r0, 8017a6a <__ssvfiscanf_r+0xba>
 8017a5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8017a5c:	eba0 000b 	sub.w	r0, r0, fp
 8017a60:	2301      	movs	r3, #1
 8017a62:	4083      	lsls	r3, r0
 8017a64:	4313      	orrs	r3, r2
 8017a66:	9341      	str	r3, [sp, #260]	@ 0x104
 8017a68:	4655      	mov	r5, sl
 8017a6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017a6e:	2b78      	cmp	r3, #120	@ 0x78
 8017a70:	d806      	bhi.n	8017a80 <__ssvfiscanf_r+0xd0>
 8017a72:	2b57      	cmp	r3, #87	@ 0x57
 8017a74:	d810      	bhi.n	8017a98 <__ssvfiscanf_r+0xe8>
 8017a76:	2b25      	cmp	r3, #37	@ 0x25
 8017a78:	d05d      	beq.n	8017b36 <__ssvfiscanf_r+0x186>
 8017a7a:	d857      	bhi.n	8017b2c <__ssvfiscanf_r+0x17c>
 8017a7c:	2b00      	cmp	r3, #0
 8017a7e:	d075      	beq.n	8017b6c <__ssvfiscanf_r+0x1bc>
 8017a80:	2303      	movs	r3, #3
 8017a82:	9347      	str	r3, [sp, #284]	@ 0x11c
 8017a84:	230a      	movs	r3, #10
 8017a86:	9342      	str	r3, [sp, #264]	@ 0x108
 8017a88:	e088      	b.n	8017b9c <__ssvfiscanf_r+0x1ec>
 8017a8a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8017a8c:	fb02 1103 	mla	r1, r2, r3, r1
 8017a90:	3930      	subs	r1, #48	@ 0x30
 8017a92:	9143      	str	r1, [sp, #268]	@ 0x10c
 8017a94:	4655      	mov	r5, sl
 8017a96:	e7d2      	b.n	8017a3e <__ssvfiscanf_r+0x8e>
 8017a98:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8017a9c:	2a20      	cmp	r2, #32
 8017a9e:	d8ef      	bhi.n	8017a80 <__ssvfiscanf_r+0xd0>
 8017aa0:	a101      	add	r1, pc, #4	@ (adr r1, 8017aa8 <__ssvfiscanf_r+0xf8>)
 8017aa2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8017aa6:	bf00      	nop
 8017aa8:	08017b7b 	.word	0x08017b7b
 8017aac:	08017a81 	.word	0x08017a81
 8017ab0:	08017a81 	.word	0x08017a81
 8017ab4:	08017bd5 	.word	0x08017bd5
 8017ab8:	08017a81 	.word	0x08017a81
 8017abc:	08017a81 	.word	0x08017a81
 8017ac0:	08017a81 	.word	0x08017a81
 8017ac4:	08017a81 	.word	0x08017a81
 8017ac8:	08017a81 	.word	0x08017a81
 8017acc:	08017a81 	.word	0x08017a81
 8017ad0:	08017a81 	.word	0x08017a81
 8017ad4:	08017beb 	.word	0x08017beb
 8017ad8:	08017bd1 	.word	0x08017bd1
 8017adc:	08017b33 	.word	0x08017b33
 8017ae0:	08017b33 	.word	0x08017b33
 8017ae4:	08017b33 	.word	0x08017b33
 8017ae8:	08017a81 	.word	0x08017a81
 8017aec:	08017b8d 	.word	0x08017b8d
 8017af0:	08017a81 	.word	0x08017a81
 8017af4:	08017a81 	.word	0x08017a81
 8017af8:	08017a81 	.word	0x08017a81
 8017afc:	08017a81 	.word	0x08017a81
 8017b00:	08017bfb 	.word	0x08017bfb
 8017b04:	08017b95 	.word	0x08017b95
 8017b08:	08017b73 	.word	0x08017b73
 8017b0c:	08017a81 	.word	0x08017a81
 8017b10:	08017a81 	.word	0x08017a81
 8017b14:	08017bf7 	.word	0x08017bf7
 8017b18:	08017a81 	.word	0x08017a81
 8017b1c:	08017bd1 	.word	0x08017bd1
 8017b20:	08017a81 	.word	0x08017a81
 8017b24:	08017a81 	.word	0x08017a81
 8017b28:	08017b7b 	.word	0x08017b7b
 8017b2c:	3b45      	subs	r3, #69	@ 0x45
 8017b2e:	2b02      	cmp	r3, #2
 8017b30:	d8a6      	bhi.n	8017a80 <__ssvfiscanf_r+0xd0>
 8017b32:	2305      	movs	r3, #5
 8017b34:	e031      	b.n	8017b9a <__ssvfiscanf_r+0x1ea>
 8017b36:	6863      	ldr	r3, [r4, #4]
 8017b38:	2b00      	cmp	r3, #0
 8017b3a:	dd0d      	ble.n	8017b58 <__ssvfiscanf_r+0x1a8>
 8017b3c:	6823      	ldr	r3, [r4, #0]
 8017b3e:	781a      	ldrb	r2, [r3, #0]
 8017b40:	454a      	cmp	r2, r9
 8017b42:	f040 80a6 	bne.w	8017c92 <__ssvfiscanf_r+0x2e2>
 8017b46:	3301      	adds	r3, #1
 8017b48:	6862      	ldr	r2, [r4, #4]
 8017b4a:	6023      	str	r3, [r4, #0]
 8017b4c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8017b4e:	3a01      	subs	r2, #1
 8017b50:	3301      	adds	r3, #1
 8017b52:	6062      	str	r2, [r4, #4]
 8017b54:	9345      	str	r3, [sp, #276]	@ 0x114
 8017b56:	e753      	b.n	8017a00 <__ssvfiscanf_r+0x50>
 8017b58:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8017b5a:	4621      	mov	r1, r4
 8017b5c:	4630      	mov	r0, r6
 8017b5e:	4798      	blx	r3
 8017b60:	2800      	cmp	r0, #0
 8017b62:	d0eb      	beq.n	8017b3c <__ssvfiscanf_r+0x18c>
 8017b64:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8017b66:	2800      	cmp	r0, #0
 8017b68:	f040 808b 	bne.w	8017c82 <__ssvfiscanf_r+0x2d2>
 8017b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8017b70:	e08b      	b.n	8017c8a <__ssvfiscanf_r+0x2da>
 8017b72:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8017b74:	f042 0220 	orr.w	r2, r2, #32
 8017b78:	9241      	str	r2, [sp, #260]	@ 0x104
 8017b7a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8017b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8017b80:	9241      	str	r2, [sp, #260]	@ 0x104
 8017b82:	2210      	movs	r2, #16
 8017b84:	2b6e      	cmp	r3, #110	@ 0x6e
 8017b86:	9242      	str	r2, [sp, #264]	@ 0x108
 8017b88:	d902      	bls.n	8017b90 <__ssvfiscanf_r+0x1e0>
 8017b8a:	e005      	b.n	8017b98 <__ssvfiscanf_r+0x1e8>
 8017b8c:	2300      	movs	r3, #0
 8017b8e:	9342      	str	r3, [sp, #264]	@ 0x108
 8017b90:	2303      	movs	r3, #3
 8017b92:	e002      	b.n	8017b9a <__ssvfiscanf_r+0x1ea>
 8017b94:	2308      	movs	r3, #8
 8017b96:	9342      	str	r3, [sp, #264]	@ 0x108
 8017b98:	2304      	movs	r3, #4
 8017b9a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8017b9c:	6863      	ldr	r3, [r4, #4]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	dd39      	ble.n	8017c16 <__ssvfiscanf_r+0x266>
 8017ba2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8017ba4:	0659      	lsls	r1, r3, #25
 8017ba6:	d404      	bmi.n	8017bb2 <__ssvfiscanf_r+0x202>
 8017ba8:	6823      	ldr	r3, [r4, #0]
 8017baa:	781a      	ldrb	r2, [r3, #0]
 8017bac:	5cba      	ldrb	r2, [r7, r2]
 8017bae:	0712      	lsls	r2, r2, #28
 8017bb0:	d438      	bmi.n	8017c24 <__ssvfiscanf_r+0x274>
 8017bb2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8017bb4:	2b02      	cmp	r3, #2
 8017bb6:	dc47      	bgt.n	8017c48 <__ssvfiscanf_r+0x298>
 8017bb8:	466b      	mov	r3, sp
 8017bba:	4622      	mov	r2, r4
 8017bbc:	a941      	add	r1, sp, #260	@ 0x104
 8017bbe:	4630      	mov	r0, r6
 8017bc0:	f000 f86c 	bl	8017c9c <_scanf_chars>
 8017bc4:	2801      	cmp	r0, #1
 8017bc6:	d064      	beq.n	8017c92 <__ssvfiscanf_r+0x2e2>
 8017bc8:	2802      	cmp	r0, #2
 8017bca:	f47f af19 	bne.w	8017a00 <__ssvfiscanf_r+0x50>
 8017bce:	e7c9      	b.n	8017b64 <__ssvfiscanf_r+0x1b4>
 8017bd0:	220a      	movs	r2, #10
 8017bd2:	e7d7      	b.n	8017b84 <__ssvfiscanf_r+0x1d4>
 8017bd4:	4629      	mov	r1, r5
 8017bd6:	4640      	mov	r0, r8
 8017bd8:	f000 fabc 	bl	8018154 <__sccl>
 8017bdc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8017bde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017be2:	9341      	str	r3, [sp, #260]	@ 0x104
 8017be4:	4605      	mov	r5, r0
 8017be6:	2301      	movs	r3, #1
 8017be8:	e7d7      	b.n	8017b9a <__ssvfiscanf_r+0x1ea>
 8017bea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8017bec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017bf0:	9341      	str	r3, [sp, #260]	@ 0x104
 8017bf2:	2300      	movs	r3, #0
 8017bf4:	e7d1      	b.n	8017b9a <__ssvfiscanf_r+0x1ea>
 8017bf6:	2302      	movs	r3, #2
 8017bf8:	e7cf      	b.n	8017b9a <__ssvfiscanf_r+0x1ea>
 8017bfa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8017bfc:	06c3      	lsls	r3, r0, #27
 8017bfe:	f53f aeff 	bmi.w	8017a00 <__ssvfiscanf_r+0x50>
 8017c02:	9b00      	ldr	r3, [sp, #0]
 8017c04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8017c06:	1d19      	adds	r1, r3, #4
 8017c08:	9100      	str	r1, [sp, #0]
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	07c0      	lsls	r0, r0, #31
 8017c0e:	bf4c      	ite	mi
 8017c10:	801a      	strhmi	r2, [r3, #0]
 8017c12:	601a      	strpl	r2, [r3, #0]
 8017c14:	e6f4      	b.n	8017a00 <__ssvfiscanf_r+0x50>
 8017c16:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8017c18:	4621      	mov	r1, r4
 8017c1a:	4630      	mov	r0, r6
 8017c1c:	4798      	blx	r3
 8017c1e:	2800      	cmp	r0, #0
 8017c20:	d0bf      	beq.n	8017ba2 <__ssvfiscanf_r+0x1f2>
 8017c22:	e79f      	b.n	8017b64 <__ssvfiscanf_r+0x1b4>
 8017c24:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8017c26:	3201      	adds	r2, #1
 8017c28:	9245      	str	r2, [sp, #276]	@ 0x114
 8017c2a:	6862      	ldr	r2, [r4, #4]
 8017c2c:	3a01      	subs	r2, #1
 8017c2e:	2a00      	cmp	r2, #0
 8017c30:	6062      	str	r2, [r4, #4]
 8017c32:	dd02      	ble.n	8017c3a <__ssvfiscanf_r+0x28a>
 8017c34:	3301      	adds	r3, #1
 8017c36:	6023      	str	r3, [r4, #0]
 8017c38:	e7b6      	b.n	8017ba8 <__ssvfiscanf_r+0x1f8>
 8017c3a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8017c3c:	4621      	mov	r1, r4
 8017c3e:	4630      	mov	r0, r6
 8017c40:	4798      	blx	r3
 8017c42:	2800      	cmp	r0, #0
 8017c44:	d0b0      	beq.n	8017ba8 <__ssvfiscanf_r+0x1f8>
 8017c46:	e78d      	b.n	8017b64 <__ssvfiscanf_r+0x1b4>
 8017c48:	2b04      	cmp	r3, #4
 8017c4a:	dc0f      	bgt.n	8017c6c <__ssvfiscanf_r+0x2bc>
 8017c4c:	466b      	mov	r3, sp
 8017c4e:	4622      	mov	r2, r4
 8017c50:	a941      	add	r1, sp, #260	@ 0x104
 8017c52:	4630      	mov	r0, r6
 8017c54:	f000 f87c 	bl	8017d50 <_scanf_i>
 8017c58:	e7b4      	b.n	8017bc4 <__ssvfiscanf_r+0x214>
 8017c5a:	bf00      	nop
 8017c5c:	080178fd 	.word	0x080178fd
 8017c60:	08017977 	.word	0x08017977
 8017c64:	080194f1 	.word	0x080194f1
 8017c68:	080192d5 	.word	0x080192d5
 8017c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8017c98 <__ssvfiscanf_r+0x2e8>)
 8017c6e:	2b00      	cmp	r3, #0
 8017c70:	f43f aec6 	beq.w	8017a00 <__ssvfiscanf_r+0x50>
 8017c74:	466b      	mov	r3, sp
 8017c76:	4622      	mov	r2, r4
 8017c78:	a941      	add	r1, sp, #260	@ 0x104
 8017c7a:	4630      	mov	r0, r6
 8017c7c:	f7fc fe26 	bl	80148cc <_scanf_float>
 8017c80:	e7a0      	b.n	8017bc4 <__ssvfiscanf_r+0x214>
 8017c82:	89a3      	ldrh	r3, [r4, #12]
 8017c84:	065b      	lsls	r3, r3, #25
 8017c86:	f53f af71 	bmi.w	8017b6c <__ssvfiscanf_r+0x1bc>
 8017c8a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8017c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c92:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8017c94:	e7f9      	b.n	8017c8a <__ssvfiscanf_r+0x2da>
 8017c96:	bf00      	nop
 8017c98:	080148cd 	.word	0x080148cd

08017c9c <_scanf_chars>:
 8017c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ca0:	4615      	mov	r5, r2
 8017ca2:	688a      	ldr	r2, [r1, #8]
 8017ca4:	4680      	mov	r8, r0
 8017ca6:	460c      	mov	r4, r1
 8017ca8:	b932      	cbnz	r2, 8017cb8 <_scanf_chars+0x1c>
 8017caa:	698a      	ldr	r2, [r1, #24]
 8017cac:	2a00      	cmp	r2, #0
 8017cae:	bf14      	ite	ne
 8017cb0:	f04f 32ff 	movne.w	r2, #4294967295
 8017cb4:	2201      	moveq	r2, #1
 8017cb6:	608a      	str	r2, [r1, #8]
 8017cb8:	6822      	ldr	r2, [r4, #0]
 8017cba:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8017d4c <_scanf_chars+0xb0>
 8017cbe:	06d1      	lsls	r1, r2, #27
 8017cc0:	bf5f      	itttt	pl
 8017cc2:	681a      	ldrpl	r2, [r3, #0]
 8017cc4:	1d11      	addpl	r1, r2, #4
 8017cc6:	6019      	strpl	r1, [r3, #0]
 8017cc8:	6816      	ldrpl	r6, [r2, #0]
 8017cca:	2700      	movs	r7, #0
 8017ccc:	69a0      	ldr	r0, [r4, #24]
 8017cce:	b188      	cbz	r0, 8017cf4 <_scanf_chars+0x58>
 8017cd0:	2801      	cmp	r0, #1
 8017cd2:	d107      	bne.n	8017ce4 <_scanf_chars+0x48>
 8017cd4:	682b      	ldr	r3, [r5, #0]
 8017cd6:	781a      	ldrb	r2, [r3, #0]
 8017cd8:	6963      	ldr	r3, [r4, #20]
 8017cda:	5c9b      	ldrb	r3, [r3, r2]
 8017cdc:	b953      	cbnz	r3, 8017cf4 <_scanf_chars+0x58>
 8017cde:	2f00      	cmp	r7, #0
 8017ce0:	d031      	beq.n	8017d46 <_scanf_chars+0xaa>
 8017ce2:	e022      	b.n	8017d2a <_scanf_chars+0x8e>
 8017ce4:	2802      	cmp	r0, #2
 8017ce6:	d120      	bne.n	8017d2a <_scanf_chars+0x8e>
 8017ce8:	682b      	ldr	r3, [r5, #0]
 8017cea:	781b      	ldrb	r3, [r3, #0]
 8017cec:	f819 3003 	ldrb.w	r3, [r9, r3]
 8017cf0:	071b      	lsls	r3, r3, #28
 8017cf2:	d41a      	bmi.n	8017d2a <_scanf_chars+0x8e>
 8017cf4:	6823      	ldr	r3, [r4, #0]
 8017cf6:	06da      	lsls	r2, r3, #27
 8017cf8:	bf5e      	ittt	pl
 8017cfa:	682b      	ldrpl	r3, [r5, #0]
 8017cfc:	781b      	ldrbpl	r3, [r3, #0]
 8017cfe:	f806 3b01 	strbpl.w	r3, [r6], #1
 8017d02:	682a      	ldr	r2, [r5, #0]
 8017d04:	686b      	ldr	r3, [r5, #4]
 8017d06:	3201      	adds	r2, #1
 8017d08:	602a      	str	r2, [r5, #0]
 8017d0a:	68a2      	ldr	r2, [r4, #8]
 8017d0c:	3b01      	subs	r3, #1
 8017d0e:	3a01      	subs	r2, #1
 8017d10:	606b      	str	r3, [r5, #4]
 8017d12:	3701      	adds	r7, #1
 8017d14:	60a2      	str	r2, [r4, #8]
 8017d16:	b142      	cbz	r2, 8017d2a <_scanf_chars+0x8e>
 8017d18:	2b00      	cmp	r3, #0
 8017d1a:	dcd7      	bgt.n	8017ccc <_scanf_chars+0x30>
 8017d1c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8017d20:	4629      	mov	r1, r5
 8017d22:	4640      	mov	r0, r8
 8017d24:	4798      	blx	r3
 8017d26:	2800      	cmp	r0, #0
 8017d28:	d0d0      	beq.n	8017ccc <_scanf_chars+0x30>
 8017d2a:	6823      	ldr	r3, [r4, #0]
 8017d2c:	f013 0310 	ands.w	r3, r3, #16
 8017d30:	d105      	bne.n	8017d3e <_scanf_chars+0xa2>
 8017d32:	68e2      	ldr	r2, [r4, #12]
 8017d34:	3201      	adds	r2, #1
 8017d36:	60e2      	str	r2, [r4, #12]
 8017d38:	69a2      	ldr	r2, [r4, #24]
 8017d3a:	b102      	cbz	r2, 8017d3e <_scanf_chars+0xa2>
 8017d3c:	7033      	strb	r3, [r6, #0]
 8017d3e:	6923      	ldr	r3, [r4, #16]
 8017d40:	443b      	add	r3, r7
 8017d42:	6123      	str	r3, [r4, #16]
 8017d44:	2000      	movs	r0, #0
 8017d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017d4a:	bf00      	nop
 8017d4c:	080194f1 	.word	0x080194f1

08017d50 <_scanf_i>:
 8017d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d54:	4698      	mov	r8, r3
 8017d56:	4b74      	ldr	r3, [pc, #464]	@ (8017f28 <_scanf_i+0x1d8>)
 8017d58:	460c      	mov	r4, r1
 8017d5a:	4682      	mov	sl, r0
 8017d5c:	4616      	mov	r6, r2
 8017d5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017d62:	b087      	sub	sp, #28
 8017d64:	ab03      	add	r3, sp, #12
 8017d66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017d6a:	4b70      	ldr	r3, [pc, #448]	@ (8017f2c <_scanf_i+0x1dc>)
 8017d6c:	69a1      	ldr	r1, [r4, #24]
 8017d6e:	4a70      	ldr	r2, [pc, #448]	@ (8017f30 <_scanf_i+0x1e0>)
 8017d70:	2903      	cmp	r1, #3
 8017d72:	bf08      	it	eq
 8017d74:	461a      	moveq	r2, r3
 8017d76:	68a3      	ldr	r3, [r4, #8]
 8017d78:	9201      	str	r2, [sp, #4]
 8017d7a:	1e5a      	subs	r2, r3, #1
 8017d7c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8017d80:	bf88      	it	hi
 8017d82:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8017d86:	4627      	mov	r7, r4
 8017d88:	bf82      	ittt	hi
 8017d8a:	eb03 0905 	addhi.w	r9, r3, r5
 8017d8e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8017d92:	60a3      	strhi	r3, [r4, #8]
 8017d94:	f857 3b1c 	ldr.w	r3, [r7], #28
 8017d98:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8017d9c:	bf98      	it	ls
 8017d9e:	f04f 0900 	movls.w	r9, #0
 8017da2:	6023      	str	r3, [r4, #0]
 8017da4:	463d      	mov	r5, r7
 8017da6:	f04f 0b00 	mov.w	fp, #0
 8017daa:	6831      	ldr	r1, [r6, #0]
 8017dac:	ab03      	add	r3, sp, #12
 8017dae:	7809      	ldrb	r1, [r1, #0]
 8017db0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8017db4:	2202      	movs	r2, #2
 8017db6:	f7f0 fa3b 	bl	8008230 <memchr>
 8017dba:	b328      	cbz	r0, 8017e08 <_scanf_i+0xb8>
 8017dbc:	f1bb 0f01 	cmp.w	fp, #1
 8017dc0:	d159      	bne.n	8017e76 <_scanf_i+0x126>
 8017dc2:	6862      	ldr	r2, [r4, #4]
 8017dc4:	b92a      	cbnz	r2, 8017dd2 <_scanf_i+0x82>
 8017dc6:	6822      	ldr	r2, [r4, #0]
 8017dc8:	2108      	movs	r1, #8
 8017dca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8017dce:	6061      	str	r1, [r4, #4]
 8017dd0:	6022      	str	r2, [r4, #0]
 8017dd2:	6822      	ldr	r2, [r4, #0]
 8017dd4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8017dd8:	6022      	str	r2, [r4, #0]
 8017dda:	68a2      	ldr	r2, [r4, #8]
 8017ddc:	1e51      	subs	r1, r2, #1
 8017dde:	60a1      	str	r1, [r4, #8]
 8017de0:	b192      	cbz	r2, 8017e08 <_scanf_i+0xb8>
 8017de2:	6832      	ldr	r2, [r6, #0]
 8017de4:	1c51      	adds	r1, r2, #1
 8017de6:	6031      	str	r1, [r6, #0]
 8017de8:	7812      	ldrb	r2, [r2, #0]
 8017dea:	f805 2b01 	strb.w	r2, [r5], #1
 8017dee:	6872      	ldr	r2, [r6, #4]
 8017df0:	3a01      	subs	r2, #1
 8017df2:	2a00      	cmp	r2, #0
 8017df4:	6072      	str	r2, [r6, #4]
 8017df6:	dc07      	bgt.n	8017e08 <_scanf_i+0xb8>
 8017df8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8017dfc:	4631      	mov	r1, r6
 8017dfe:	4650      	mov	r0, sl
 8017e00:	4790      	blx	r2
 8017e02:	2800      	cmp	r0, #0
 8017e04:	f040 8085 	bne.w	8017f12 <_scanf_i+0x1c2>
 8017e08:	f10b 0b01 	add.w	fp, fp, #1
 8017e0c:	f1bb 0f03 	cmp.w	fp, #3
 8017e10:	d1cb      	bne.n	8017daa <_scanf_i+0x5a>
 8017e12:	6863      	ldr	r3, [r4, #4]
 8017e14:	b90b      	cbnz	r3, 8017e1a <_scanf_i+0xca>
 8017e16:	230a      	movs	r3, #10
 8017e18:	6063      	str	r3, [r4, #4]
 8017e1a:	6863      	ldr	r3, [r4, #4]
 8017e1c:	4945      	ldr	r1, [pc, #276]	@ (8017f34 <_scanf_i+0x1e4>)
 8017e1e:	6960      	ldr	r0, [r4, #20]
 8017e20:	1ac9      	subs	r1, r1, r3
 8017e22:	f000 f997 	bl	8018154 <__sccl>
 8017e26:	f04f 0b00 	mov.w	fp, #0
 8017e2a:	68a3      	ldr	r3, [r4, #8]
 8017e2c:	6822      	ldr	r2, [r4, #0]
 8017e2e:	2b00      	cmp	r3, #0
 8017e30:	d03d      	beq.n	8017eae <_scanf_i+0x15e>
 8017e32:	6831      	ldr	r1, [r6, #0]
 8017e34:	6960      	ldr	r0, [r4, #20]
 8017e36:	f891 c000 	ldrb.w	ip, [r1]
 8017e3a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017e3e:	2800      	cmp	r0, #0
 8017e40:	d035      	beq.n	8017eae <_scanf_i+0x15e>
 8017e42:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8017e46:	d124      	bne.n	8017e92 <_scanf_i+0x142>
 8017e48:	0510      	lsls	r0, r2, #20
 8017e4a:	d522      	bpl.n	8017e92 <_scanf_i+0x142>
 8017e4c:	f10b 0b01 	add.w	fp, fp, #1
 8017e50:	f1b9 0f00 	cmp.w	r9, #0
 8017e54:	d003      	beq.n	8017e5e <_scanf_i+0x10e>
 8017e56:	3301      	adds	r3, #1
 8017e58:	f109 39ff 	add.w	r9, r9, #4294967295
 8017e5c:	60a3      	str	r3, [r4, #8]
 8017e5e:	6873      	ldr	r3, [r6, #4]
 8017e60:	3b01      	subs	r3, #1
 8017e62:	2b00      	cmp	r3, #0
 8017e64:	6073      	str	r3, [r6, #4]
 8017e66:	dd1b      	ble.n	8017ea0 <_scanf_i+0x150>
 8017e68:	6833      	ldr	r3, [r6, #0]
 8017e6a:	3301      	adds	r3, #1
 8017e6c:	6033      	str	r3, [r6, #0]
 8017e6e:	68a3      	ldr	r3, [r4, #8]
 8017e70:	3b01      	subs	r3, #1
 8017e72:	60a3      	str	r3, [r4, #8]
 8017e74:	e7d9      	b.n	8017e2a <_scanf_i+0xda>
 8017e76:	f1bb 0f02 	cmp.w	fp, #2
 8017e7a:	d1ae      	bne.n	8017dda <_scanf_i+0x8a>
 8017e7c:	6822      	ldr	r2, [r4, #0]
 8017e7e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8017e82:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8017e86:	d1c4      	bne.n	8017e12 <_scanf_i+0xc2>
 8017e88:	2110      	movs	r1, #16
 8017e8a:	6061      	str	r1, [r4, #4]
 8017e8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8017e90:	e7a2      	b.n	8017dd8 <_scanf_i+0x88>
 8017e92:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8017e96:	6022      	str	r2, [r4, #0]
 8017e98:	780b      	ldrb	r3, [r1, #0]
 8017e9a:	f805 3b01 	strb.w	r3, [r5], #1
 8017e9e:	e7de      	b.n	8017e5e <_scanf_i+0x10e>
 8017ea0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8017ea4:	4631      	mov	r1, r6
 8017ea6:	4650      	mov	r0, sl
 8017ea8:	4798      	blx	r3
 8017eaa:	2800      	cmp	r0, #0
 8017eac:	d0df      	beq.n	8017e6e <_scanf_i+0x11e>
 8017eae:	6823      	ldr	r3, [r4, #0]
 8017eb0:	05d9      	lsls	r1, r3, #23
 8017eb2:	d50d      	bpl.n	8017ed0 <_scanf_i+0x180>
 8017eb4:	42bd      	cmp	r5, r7
 8017eb6:	d909      	bls.n	8017ecc <_scanf_i+0x17c>
 8017eb8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017ebc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8017ec0:	4632      	mov	r2, r6
 8017ec2:	4650      	mov	r0, sl
 8017ec4:	4798      	blx	r3
 8017ec6:	f105 39ff 	add.w	r9, r5, #4294967295
 8017eca:	464d      	mov	r5, r9
 8017ecc:	42bd      	cmp	r5, r7
 8017ece:	d028      	beq.n	8017f22 <_scanf_i+0x1d2>
 8017ed0:	6822      	ldr	r2, [r4, #0]
 8017ed2:	f012 0210 	ands.w	r2, r2, #16
 8017ed6:	d113      	bne.n	8017f00 <_scanf_i+0x1b0>
 8017ed8:	702a      	strb	r2, [r5, #0]
 8017eda:	6863      	ldr	r3, [r4, #4]
 8017edc:	9e01      	ldr	r6, [sp, #4]
 8017ede:	4639      	mov	r1, r7
 8017ee0:	4650      	mov	r0, sl
 8017ee2:	47b0      	blx	r6
 8017ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8017ee8:	6821      	ldr	r1, [r4, #0]
 8017eea:	1d1a      	adds	r2, r3, #4
 8017eec:	f8c8 2000 	str.w	r2, [r8]
 8017ef0:	f011 0f20 	tst.w	r1, #32
 8017ef4:	681b      	ldr	r3, [r3, #0]
 8017ef6:	d00f      	beq.n	8017f18 <_scanf_i+0x1c8>
 8017ef8:	6018      	str	r0, [r3, #0]
 8017efa:	68e3      	ldr	r3, [r4, #12]
 8017efc:	3301      	adds	r3, #1
 8017efe:	60e3      	str	r3, [r4, #12]
 8017f00:	6923      	ldr	r3, [r4, #16]
 8017f02:	1bed      	subs	r5, r5, r7
 8017f04:	445d      	add	r5, fp
 8017f06:	442b      	add	r3, r5
 8017f08:	6123      	str	r3, [r4, #16]
 8017f0a:	2000      	movs	r0, #0
 8017f0c:	b007      	add	sp, #28
 8017f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f12:	f04f 0b00 	mov.w	fp, #0
 8017f16:	e7ca      	b.n	8017eae <_scanf_i+0x15e>
 8017f18:	07ca      	lsls	r2, r1, #31
 8017f1a:	bf4c      	ite	mi
 8017f1c:	8018      	strhmi	r0, [r3, #0]
 8017f1e:	6018      	strpl	r0, [r3, #0]
 8017f20:	e7eb      	b.n	8017efa <_scanf_i+0x1aa>
 8017f22:	2001      	movs	r0, #1
 8017f24:	e7f2      	b.n	8017f0c <_scanf_i+0x1bc>
 8017f26:	bf00      	nop
 8017f28:	0801918c 	.word	0x0801918c
 8017f2c:	08017649 	.word	0x08017649
 8017f30:	08018b3d 	.word	0x08018b3d
 8017f34:	080192f0 	.word	0x080192f0

08017f38 <__sflush_r>:
 8017f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f40:	0716      	lsls	r6, r2, #28
 8017f42:	4605      	mov	r5, r0
 8017f44:	460c      	mov	r4, r1
 8017f46:	d454      	bmi.n	8017ff2 <__sflush_r+0xba>
 8017f48:	684b      	ldr	r3, [r1, #4]
 8017f4a:	2b00      	cmp	r3, #0
 8017f4c:	dc02      	bgt.n	8017f54 <__sflush_r+0x1c>
 8017f4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017f50:	2b00      	cmp	r3, #0
 8017f52:	dd48      	ble.n	8017fe6 <__sflush_r+0xae>
 8017f54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017f56:	2e00      	cmp	r6, #0
 8017f58:	d045      	beq.n	8017fe6 <__sflush_r+0xae>
 8017f5a:	2300      	movs	r3, #0
 8017f5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017f60:	682f      	ldr	r7, [r5, #0]
 8017f62:	6a21      	ldr	r1, [r4, #32]
 8017f64:	602b      	str	r3, [r5, #0]
 8017f66:	d030      	beq.n	8017fca <__sflush_r+0x92>
 8017f68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017f6a:	89a3      	ldrh	r3, [r4, #12]
 8017f6c:	0759      	lsls	r1, r3, #29
 8017f6e:	d505      	bpl.n	8017f7c <__sflush_r+0x44>
 8017f70:	6863      	ldr	r3, [r4, #4]
 8017f72:	1ad2      	subs	r2, r2, r3
 8017f74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017f76:	b10b      	cbz	r3, 8017f7c <__sflush_r+0x44>
 8017f78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017f7a:	1ad2      	subs	r2, r2, r3
 8017f7c:	2300      	movs	r3, #0
 8017f7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017f80:	6a21      	ldr	r1, [r4, #32]
 8017f82:	4628      	mov	r0, r5
 8017f84:	47b0      	blx	r6
 8017f86:	1c43      	adds	r3, r0, #1
 8017f88:	89a3      	ldrh	r3, [r4, #12]
 8017f8a:	d106      	bne.n	8017f9a <__sflush_r+0x62>
 8017f8c:	6829      	ldr	r1, [r5, #0]
 8017f8e:	291d      	cmp	r1, #29
 8017f90:	d82b      	bhi.n	8017fea <__sflush_r+0xb2>
 8017f92:	4a2a      	ldr	r2, [pc, #168]	@ (801803c <__sflush_r+0x104>)
 8017f94:	40ca      	lsrs	r2, r1
 8017f96:	07d6      	lsls	r6, r2, #31
 8017f98:	d527      	bpl.n	8017fea <__sflush_r+0xb2>
 8017f9a:	2200      	movs	r2, #0
 8017f9c:	6062      	str	r2, [r4, #4]
 8017f9e:	04d9      	lsls	r1, r3, #19
 8017fa0:	6922      	ldr	r2, [r4, #16]
 8017fa2:	6022      	str	r2, [r4, #0]
 8017fa4:	d504      	bpl.n	8017fb0 <__sflush_r+0x78>
 8017fa6:	1c42      	adds	r2, r0, #1
 8017fa8:	d101      	bne.n	8017fae <__sflush_r+0x76>
 8017faa:	682b      	ldr	r3, [r5, #0]
 8017fac:	b903      	cbnz	r3, 8017fb0 <__sflush_r+0x78>
 8017fae:	6560      	str	r0, [r4, #84]	@ 0x54
 8017fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017fb2:	602f      	str	r7, [r5, #0]
 8017fb4:	b1b9      	cbz	r1, 8017fe6 <__sflush_r+0xae>
 8017fb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017fba:	4299      	cmp	r1, r3
 8017fbc:	d002      	beq.n	8017fc4 <__sflush_r+0x8c>
 8017fbe:	4628      	mov	r0, r5
 8017fc0:	f7fd ffca 	bl	8015f58 <_free_r>
 8017fc4:	2300      	movs	r3, #0
 8017fc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8017fc8:	e00d      	b.n	8017fe6 <__sflush_r+0xae>
 8017fca:	2301      	movs	r3, #1
 8017fcc:	4628      	mov	r0, r5
 8017fce:	47b0      	blx	r6
 8017fd0:	4602      	mov	r2, r0
 8017fd2:	1c50      	adds	r0, r2, #1
 8017fd4:	d1c9      	bne.n	8017f6a <__sflush_r+0x32>
 8017fd6:	682b      	ldr	r3, [r5, #0]
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	d0c6      	beq.n	8017f6a <__sflush_r+0x32>
 8017fdc:	2b1d      	cmp	r3, #29
 8017fde:	d001      	beq.n	8017fe4 <__sflush_r+0xac>
 8017fe0:	2b16      	cmp	r3, #22
 8017fe2:	d11e      	bne.n	8018022 <__sflush_r+0xea>
 8017fe4:	602f      	str	r7, [r5, #0]
 8017fe6:	2000      	movs	r0, #0
 8017fe8:	e022      	b.n	8018030 <__sflush_r+0xf8>
 8017fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017fee:	b21b      	sxth	r3, r3
 8017ff0:	e01b      	b.n	801802a <__sflush_r+0xf2>
 8017ff2:	690f      	ldr	r7, [r1, #16]
 8017ff4:	2f00      	cmp	r7, #0
 8017ff6:	d0f6      	beq.n	8017fe6 <__sflush_r+0xae>
 8017ff8:	0793      	lsls	r3, r2, #30
 8017ffa:	680e      	ldr	r6, [r1, #0]
 8017ffc:	bf08      	it	eq
 8017ffe:	694b      	ldreq	r3, [r1, #20]
 8018000:	600f      	str	r7, [r1, #0]
 8018002:	bf18      	it	ne
 8018004:	2300      	movne	r3, #0
 8018006:	eba6 0807 	sub.w	r8, r6, r7
 801800a:	608b      	str	r3, [r1, #8]
 801800c:	f1b8 0f00 	cmp.w	r8, #0
 8018010:	dde9      	ble.n	8017fe6 <__sflush_r+0xae>
 8018012:	6a21      	ldr	r1, [r4, #32]
 8018014:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018016:	4643      	mov	r3, r8
 8018018:	463a      	mov	r2, r7
 801801a:	4628      	mov	r0, r5
 801801c:	47b0      	blx	r6
 801801e:	2800      	cmp	r0, #0
 8018020:	dc08      	bgt.n	8018034 <__sflush_r+0xfc>
 8018022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801802a:	81a3      	strh	r3, [r4, #12]
 801802c:	f04f 30ff 	mov.w	r0, #4294967295
 8018030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018034:	4407      	add	r7, r0
 8018036:	eba8 0800 	sub.w	r8, r8, r0
 801803a:	e7e7      	b.n	801800c <__sflush_r+0xd4>
 801803c:	20400001 	.word	0x20400001

08018040 <_fflush_r>:
 8018040:	b538      	push	{r3, r4, r5, lr}
 8018042:	690b      	ldr	r3, [r1, #16]
 8018044:	4605      	mov	r5, r0
 8018046:	460c      	mov	r4, r1
 8018048:	b913      	cbnz	r3, 8018050 <_fflush_r+0x10>
 801804a:	2500      	movs	r5, #0
 801804c:	4628      	mov	r0, r5
 801804e:	bd38      	pop	{r3, r4, r5, pc}
 8018050:	b118      	cbz	r0, 801805a <_fflush_r+0x1a>
 8018052:	6a03      	ldr	r3, [r0, #32]
 8018054:	b90b      	cbnz	r3, 801805a <_fflush_r+0x1a>
 8018056:	f7fc fed3 	bl	8014e00 <__sinit>
 801805a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801805e:	2b00      	cmp	r3, #0
 8018060:	d0f3      	beq.n	801804a <_fflush_r+0xa>
 8018062:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018064:	07d0      	lsls	r0, r2, #31
 8018066:	d404      	bmi.n	8018072 <_fflush_r+0x32>
 8018068:	0599      	lsls	r1, r3, #22
 801806a:	d402      	bmi.n	8018072 <_fflush_r+0x32>
 801806c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801806e:	f7fd f908 	bl	8015282 <__retarget_lock_acquire_recursive>
 8018072:	4628      	mov	r0, r5
 8018074:	4621      	mov	r1, r4
 8018076:	f7ff ff5f 	bl	8017f38 <__sflush_r>
 801807a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801807c:	07da      	lsls	r2, r3, #31
 801807e:	4605      	mov	r5, r0
 8018080:	d4e4      	bmi.n	801804c <_fflush_r+0xc>
 8018082:	89a3      	ldrh	r3, [r4, #12]
 8018084:	059b      	lsls	r3, r3, #22
 8018086:	d4e1      	bmi.n	801804c <_fflush_r+0xc>
 8018088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801808a:	f7fd f8fb 	bl	8015284 <__retarget_lock_release_recursive>
 801808e:	e7dd      	b.n	801804c <_fflush_r+0xc>

08018090 <__swhatbuf_r>:
 8018090:	b570      	push	{r4, r5, r6, lr}
 8018092:	460c      	mov	r4, r1
 8018094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018098:	2900      	cmp	r1, #0
 801809a:	b096      	sub	sp, #88	@ 0x58
 801809c:	4615      	mov	r5, r2
 801809e:	461e      	mov	r6, r3
 80180a0:	da0d      	bge.n	80180be <__swhatbuf_r+0x2e>
 80180a2:	89a3      	ldrh	r3, [r4, #12]
 80180a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80180a8:	f04f 0100 	mov.w	r1, #0
 80180ac:	bf14      	ite	ne
 80180ae:	2340      	movne	r3, #64	@ 0x40
 80180b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80180b4:	2000      	movs	r0, #0
 80180b6:	6031      	str	r1, [r6, #0]
 80180b8:	602b      	str	r3, [r5, #0]
 80180ba:	b016      	add	sp, #88	@ 0x58
 80180bc:	bd70      	pop	{r4, r5, r6, pc}
 80180be:	466a      	mov	r2, sp
 80180c0:	f000 f8e8 	bl	8018294 <_fstat_r>
 80180c4:	2800      	cmp	r0, #0
 80180c6:	dbec      	blt.n	80180a2 <__swhatbuf_r+0x12>
 80180c8:	9901      	ldr	r1, [sp, #4]
 80180ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80180ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80180d2:	4259      	negs	r1, r3
 80180d4:	4159      	adcs	r1, r3
 80180d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80180da:	e7eb      	b.n	80180b4 <__swhatbuf_r+0x24>

080180dc <__smakebuf_r>:
 80180dc:	898b      	ldrh	r3, [r1, #12]
 80180de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80180e0:	079d      	lsls	r5, r3, #30
 80180e2:	4606      	mov	r6, r0
 80180e4:	460c      	mov	r4, r1
 80180e6:	d507      	bpl.n	80180f8 <__smakebuf_r+0x1c>
 80180e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80180ec:	6023      	str	r3, [r4, #0]
 80180ee:	6123      	str	r3, [r4, #16]
 80180f0:	2301      	movs	r3, #1
 80180f2:	6163      	str	r3, [r4, #20]
 80180f4:	b003      	add	sp, #12
 80180f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180f8:	ab01      	add	r3, sp, #4
 80180fa:	466a      	mov	r2, sp
 80180fc:	f7ff ffc8 	bl	8018090 <__swhatbuf_r>
 8018100:	9f00      	ldr	r7, [sp, #0]
 8018102:	4605      	mov	r5, r0
 8018104:	4639      	mov	r1, r7
 8018106:	4630      	mov	r0, r6
 8018108:	f7fb fefe 	bl	8013f08 <_malloc_r>
 801810c:	b948      	cbnz	r0, 8018122 <__smakebuf_r+0x46>
 801810e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018112:	059a      	lsls	r2, r3, #22
 8018114:	d4ee      	bmi.n	80180f4 <__smakebuf_r+0x18>
 8018116:	f023 0303 	bic.w	r3, r3, #3
 801811a:	f043 0302 	orr.w	r3, r3, #2
 801811e:	81a3      	strh	r3, [r4, #12]
 8018120:	e7e2      	b.n	80180e8 <__smakebuf_r+0xc>
 8018122:	89a3      	ldrh	r3, [r4, #12]
 8018124:	6020      	str	r0, [r4, #0]
 8018126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801812a:	81a3      	strh	r3, [r4, #12]
 801812c:	9b01      	ldr	r3, [sp, #4]
 801812e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018132:	b15b      	cbz	r3, 801814c <__smakebuf_r+0x70>
 8018134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018138:	4630      	mov	r0, r6
 801813a:	f000 f8bd 	bl	80182b8 <_isatty_r>
 801813e:	b128      	cbz	r0, 801814c <__smakebuf_r+0x70>
 8018140:	89a3      	ldrh	r3, [r4, #12]
 8018142:	f023 0303 	bic.w	r3, r3, #3
 8018146:	f043 0301 	orr.w	r3, r3, #1
 801814a:	81a3      	strh	r3, [r4, #12]
 801814c:	89a3      	ldrh	r3, [r4, #12]
 801814e:	431d      	orrs	r5, r3
 8018150:	81a5      	strh	r5, [r4, #12]
 8018152:	e7cf      	b.n	80180f4 <__smakebuf_r+0x18>

08018154 <__sccl>:
 8018154:	b570      	push	{r4, r5, r6, lr}
 8018156:	780b      	ldrb	r3, [r1, #0]
 8018158:	4604      	mov	r4, r0
 801815a:	2b5e      	cmp	r3, #94	@ 0x5e
 801815c:	bf0b      	itete	eq
 801815e:	784b      	ldrbeq	r3, [r1, #1]
 8018160:	1c4a      	addne	r2, r1, #1
 8018162:	1c8a      	addeq	r2, r1, #2
 8018164:	2100      	movne	r1, #0
 8018166:	bf08      	it	eq
 8018168:	2101      	moveq	r1, #1
 801816a:	3801      	subs	r0, #1
 801816c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8018170:	f800 1f01 	strb.w	r1, [r0, #1]!
 8018174:	42a8      	cmp	r0, r5
 8018176:	d1fb      	bne.n	8018170 <__sccl+0x1c>
 8018178:	b90b      	cbnz	r3, 801817e <__sccl+0x2a>
 801817a:	1e50      	subs	r0, r2, #1
 801817c:	bd70      	pop	{r4, r5, r6, pc}
 801817e:	f081 0101 	eor.w	r1, r1, #1
 8018182:	54e1      	strb	r1, [r4, r3]
 8018184:	4610      	mov	r0, r2
 8018186:	4602      	mov	r2, r0
 8018188:	f812 5b01 	ldrb.w	r5, [r2], #1
 801818c:	2d2d      	cmp	r5, #45	@ 0x2d
 801818e:	d005      	beq.n	801819c <__sccl+0x48>
 8018190:	2d5d      	cmp	r5, #93	@ 0x5d
 8018192:	d016      	beq.n	80181c2 <__sccl+0x6e>
 8018194:	2d00      	cmp	r5, #0
 8018196:	d0f1      	beq.n	801817c <__sccl+0x28>
 8018198:	462b      	mov	r3, r5
 801819a:	e7f2      	b.n	8018182 <__sccl+0x2e>
 801819c:	7846      	ldrb	r6, [r0, #1]
 801819e:	2e5d      	cmp	r6, #93	@ 0x5d
 80181a0:	d0fa      	beq.n	8018198 <__sccl+0x44>
 80181a2:	42b3      	cmp	r3, r6
 80181a4:	dcf8      	bgt.n	8018198 <__sccl+0x44>
 80181a6:	3002      	adds	r0, #2
 80181a8:	461a      	mov	r2, r3
 80181aa:	3201      	adds	r2, #1
 80181ac:	4296      	cmp	r6, r2
 80181ae:	54a1      	strb	r1, [r4, r2]
 80181b0:	dcfb      	bgt.n	80181aa <__sccl+0x56>
 80181b2:	1af2      	subs	r2, r6, r3
 80181b4:	3a01      	subs	r2, #1
 80181b6:	1c5d      	adds	r5, r3, #1
 80181b8:	42b3      	cmp	r3, r6
 80181ba:	bfa8      	it	ge
 80181bc:	2200      	movge	r2, #0
 80181be:	18ab      	adds	r3, r5, r2
 80181c0:	e7e1      	b.n	8018186 <__sccl+0x32>
 80181c2:	4610      	mov	r0, r2
 80181c4:	e7da      	b.n	801817c <__sccl+0x28>

080181c6 <__submore>:
 80181c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80181ca:	460c      	mov	r4, r1
 80181cc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80181ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80181d2:	4299      	cmp	r1, r3
 80181d4:	d11d      	bne.n	8018212 <__submore+0x4c>
 80181d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80181da:	f7fb fe95 	bl	8013f08 <_malloc_r>
 80181de:	b918      	cbnz	r0, 80181e8 <__submore+0x22>
 80181e0:	f04f 30ff 	mov.w	r0, #4294967295
 80181e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80181e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80181ec:	63a3      	str	r3, [r4, #56]	@ 0x38
 80181ee:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80181f2:	6360      	str	r0, [r4, #52]	@ 0x34
 80181f4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80181f8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80181fc:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8018200:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8018204:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8018208:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801820c:	6020      	str	r0, [r4, #0]
 801820e:	2000      	movs	r0, #0
 8018210:	e7e8      	b.n	80181e4 <__submore+0x1e>
 8018212:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8018214:	0077      	lsls	r7, r6, #1
 8018216:	463a      	mov	r2, r7
 8018218:	f000 fbf3 	bl	8018a02 <_realloc_r>
 801821c:	4605      	mov	r5, r0
 801821e:	2800      	cmp	r0, #0
 8018220:	d0de      	beq.n	80181e0 <__submore+0x1a>
 8018222:	eb00 0806 	add.w	r8, r0, r6
 8018226:	4601      	mov	r1, r0
 8018228:	4632      	mov	r2, r6
 801822a:	4640      	mov	r0, r8
 801822c:	f000 f854 	bl	80182d8 <memcpy>
 8018230:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8018234:	f8c4 8000 	str.w	r8, [r4]
 8018238:	e7e9      	b.n	801820e <__submore+0x48>

0801823a <memmove>:
 801823a:	4288      	cmp	r0, r1
 801823c:	b510      	push	{r4, lr}
 801823e:	eb01 0402 	add.w	r4, r1, r2
 8018242:	d902      	bls.n	801824a <memmove+0x10>
 8018244:	4284      	cmp	r4, r0
 8018246:	4623      	mov	r3, r4
 8018248:	d807      	bhi.n	801825a <memmove+0x20>
 801824a:	1e43      	subs	r3, r0, #1
 801824c:	42a1      	cmp	r1, r4
 801824e:	d008      	beq.n	8018262 <memmove+0x28>
 8018250:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018254:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018258:	e7f8      	b.n	801824c <memmove+0x12>
 801825a:	4402      	add	r2, r0
 801825c:	4601      	mov	r1, r0
 801825e:	428a      	cmp	r2, r1
 8018260:	d100      	bne.n	8018264 <memmove+0x2a>
 8018262:	bd10      	pop	{r4, pc}
 8018264:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018268:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801826c:	e7f7      	b.n	801825e <memmove+0x24>

0801826e <strncmp>:
 801826e:	b510      	push	{r4, lr}
 8018270:	b16a      	cbz	r2, 801828e <strncmp+0x20>
 8018272:	3901      	subs	r1, #1
 8018274:	1884      	adds	r4, r0, r2
 8018276:	f810 2b01 	ldrb.w	r2, [r0], #1
 801827a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801827e:	429a      	cmp	r2, r3
 8018280:	d103      	bne.n	801828a <strncmp+0x1c>
 8018282:	42a0      	cmp	r0, r4
 8018284:	d001      	beq.n	801828a <strncmp+0x1c>
 8018286:	2a00      	cmp	r2, #0
 8018288:	d1f5      	bne.n	8018276 <strncmp+0x8>
 801828a:	1ad0      	subs	r0, r2, r3
 801828c:	bd10      	pop	{r4, pc}
 801828e:	4610      	mov	r0, r2
 8018290:	e7fc      	b.n	801828c <strncmp+0x1e>
	...

08018294 <_fstat_r>:
 8018294:	b538      	push	{r3, r4, r5, lr}
 8018296:	4d07      	ldr	r5, [pc, #28]	@ (80182b4 <_fstat_r+0x20>)
 8018298:	2300      	movs	r3, #0
 801829a:	4604      	mov	r4, r0
 801829c:	4608      	mov	r0, r1
 801829e:	4611      	mov	r1, r2
 80182a0:	602b      	str	r3, [r5, #0]
 80182a2:	f7f5 fd73 	bl	800dd8c <_fstat>
 80182a6:	1c43      	adds	r3, r0, #1
 80182a8:	d102      	bne.n	80182b0 <_fstat_r+0x1c>
 80182aa:	682b      	ldr	r3, [r5, #0]
 80182ac:	b103      	cbz	r3, 80182b0 <_fstat_r+0x1c>
 80182ae:	6023      	str	r3, [r4, #0]
 80182b0:	bd38      	pop	{r3, r4, r5, pc}
 80182b2:	bf00      	nop
 80182b4:	20000a38 	.word	0x20000a38

080182b8 <_isatty_r>:
 80182b8:	b538      	push	{r3, r4, r5, lr}
 80182ba:	4d06      	ldr	r5, [pc, #24]	@ (80182d4 <_isatty_r+0x1c>)
 80182bc:	2300      	movs	r3, #0
 80182be:	4604      	mov	r4, r0
 80182c0:	4608      	mov	r0, r1
 80182c2:	602b      	str	r3, [r5, #0]
 80182c4:	f7f5 fd72 	bl	800ddac <_isatty>
 80182c8:	1c43      	adds	r3, r0, #1
 80182ca:	d102      	bne.n	80182d2 <_isatty_r+0x1a>
 80182cc:	682b      	ldr	r3, [r5, #0]
 80182ce:	b103      	cbz	r3, 80182d2 <_isatty_r+0x1a>
 80182d0:	6023      	str	r3, [r4, #0]
 80182d2:	bd38      	pop	{r3, r4, r5, pc}
 80182d4:	20000a38 	.word	0x20000a38

080182d8 <memcpy>:
 80182d8:	440a      	add	r2, r1
 80182da:	4291      	cmp	r1, r2
 80182dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80182e0:	d100      	bne.n	80182e4 <memcpy+0xc>
 80182e2:	4770      	bx	lr
 80182e4:	b510      	push	{r4, lr}
 80182e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80182ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80182ee:	4291      	cmp	r1, r2
 80182f0:	d1f9      	bne.n	80182e6 <memcpy+0xe>
 80182f2:	bd10      	pop	{r4, pc}
 80182f4:	0000      	movs	r0, r0
	...

080182f8 <nan>:
 80182f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018300 <nan+0x8>
 80182fc:	4770      	bx	lr
 80182fe:	bf00      	nop
 8018300:	00000000 	.word	0x00000000
 8018304:	7ff80000 	.word	0x7ff80000

08018308 <__assert_func>:
 8018308:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801830a:	4614      	mov	r4, r2
 801830c:	461a      	mov	r2, r3
 801830e:	4b09      	ldr	r3, [pc, #36]	@ (8018334 <__assert_func+0x2c>)
 8018310:	681b      	ldr	r3, [r3, #0]
 8018312:	4605      	mov	r5, r0
 8018314:	68d8      	ldr	r0, [r3, #12]
 8018316:	b14c      	cbz	r4, 801832c <__assert_func+0x24>
 8018318:	4b07      	ldr	r3, [pc, #28]	@ (8018338 <__assert_func+0x30>)
 801831a:	9100      	str	r1, [sp, #0]
 801831c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018320:	4906      	ldr	r1, [pc, #24]	@ (801833c <__assert_func+0x34>)
 8018322:	462b      	mov	r3, r5
 8018324:	f000 fc1a 	bl	8018b5c <fiprintf>
 8018328:	f000 fc2a 	bl	8018b80 <abort>
 801832c:	4b04      	ldr	r3, [pc, #16]	@ (8018340 <__assert_func+0x38>)
 801832e:	461c      	mov	r4, r3
 8018330:	e7f3      	b.n	801831a <__assert_func+0x12>
 8018332:	bf00      	nop
 8018334:	20000304 	.word	0x20000304
 8018338:	08019303 	.word	0x08019303
 801833c:	08019310 	.word	0x08019310
 8018340:	0801933e 	.word	0x0801933e

08018344 <_calloc_r>:
 8018344:	b570      	push	{r4, r5, r6, lr}
 8018346:	fba1 5402 	umull	r5, r4, r1, r2
 801834a:	b934      	cbnz	r4, 801835a <_calloc_r+0x16>
 801834c:	4629      	mov	r1, r5
 801834e:	f7fb fddb 	bl	8013f08 <_malloc_r>
 8018352:	4606      	mov	r6, r0
 8018354:	b928      	cbnz	r0, 8018362 <_calloc_r+0x1e>
 8018356:	4630      	mov	r0, r6
 8018358:	bd70      	pop	{r4, r5, r6, pc}
 801835a:	220c      	movs	r2, #12
 801835c:	6002      	str	r2, [r0, #0]
 801835e:	2600      	movs	r6, #0
 8018360:	e7f9      	b.n	8018356 <_calloc_r+0x12>
 8018362:	462a      	mov	r2, r5
 8018364:	4621      	mov	r1, r4
 8018366:	f7fc fedf 	bl	8015128 <memset>
 801836a:	e7f4      	b.n	8018356 <_calloc_r+0x12>

0801836c <rshift>:
 801836c:	6903      	ldr	r3, [r0, #16]
 801836e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8018372:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018376:	ea4f 1261 	mov.w	r2, r1, asr #5
 801837a:	f100 0414 	add.w	r4, r0, #20
 801837e:	dd45      	ble.n	801840c <rshift+0xa0>
 8018380:	f011 011f 	ands.w	r1, r1, #31
 8018384:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018388:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801838c:	d10c      	bne.n	80183a8 <rshift+0x3c>
 801838e:	f100 0710 	add.w	r7, r0, #16
 8018392:	4629      	mov	r1, r5
 8018394:	42b1      	cmp	r1, r6
 8018396:	d334      	bcc.n	8018402 <rshift+0x96>
 8018398:	1a9b      	subs	r3, r3, r2
 801839a:	009b      	lsls	r3, r3, #2
 801839c:	1eea      	subs	r2, r5, #3
 801839e:	4296      	cmp	r6, r2
 80183a0:	bf38      	it	cc
 80183a2:	2300      	movcc	r3, #0
 80183a4:	4423      	add	r3, r4
 80183a6:	e015      	b.n	80183d4 <rshift+0x68>
 80183a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80183ac:	f1c1 0820 	rsb	r8, r1, #32
 80183b0:	40cf      	lsrs	r7, r1
 80183b2:	f105 0e04 	add.w	lr, r5, #4
 80183b6:	46a1      	mov	r9, r4
 80183b8:	4576      	cmp	r6, lr
 80183ba:	46f4      	mov	ip, lr
 80183bc:	d815      	bhi.n	80183ea <rshift+0x7e>
 80183be:	1a9a      	subs	r2, r3, r2
 80183c0:	0092      	lsls	r2, r2, #2
 80183c2:	3a04      	subs	r2, #4
 80183c4:	3501      	adds	r5, #1
 80183c6:	42ae      	cmp	r6, r5
 80183c8:	bf38      	it	cc
 80183ca:	2200      	movcc	r2, #0
 80183cc:	18a3      	adds	r3, r4, r2
 80183ce:	50a7      	str	r7, [r4, r2]
 80183d0:	b107      	cbz	r7, 80183d4 <rshift+0x68>
 80183d2:	3304      	adds	r3, #4
 80183d4:	1b1a      	subs	r2, r3, r4
 80183d6:	42a3      	cmp	r3, r4
 80183d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80183dc:	bf08      	it	eq
 80183de:	2300      	moveq	r3, #0
 80183e0:	6102      	str	r2, [r0, #16]
 80183e2:	bf08      	it	eq
 80183e4:	6143      	streq	r3, [r0, #20]
 80183e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80183ea:	f8dc c000 	ldr.w	ip, [ip]
 80183ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80183f2:	ea4c 0707 	orr.w	r7, ip, r7
 80183f6:	f849 7b04 	str.w	r7, [r9], #4
 80183fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80183fe:	40cf      	lsrs	r7, r1
 8018400:	e7da      	b.n	80183b8 <rshift+0x4c>
 8018402:	f851 cb04 	ldr.w	ip, [r1], #4
 8018406:	f847 cf04 	str.w	ip, [r7, #4]!
 801840a:	e7c3      	b.n	8018394 <rshift+0x28>
 801840c:	4623      	mov	r3, r4
 801840e:	e7e1      	b.n	80183d4 <rshift+0x68>

08018410 <__hexdig_fun>:
 8018410:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8018414:	2b09      	cmp	r3, #9
 8018416:	d802      	bhi.n	801841e <__hexdig_fun+0xe>
 8018418:	3820      	subs	r0, #32
 801841a:	b2c0      	uxtb	r0, r0
 801841c:	4770      	bx	lr
 801841e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8018422:	2b05      	cmp	r3, #5
 8018424:	d801      	bhi.n	801842a <__hexdig_fun+0x1a>
 8018426:	3847      	subs	r0, #71	@ 0x47
 8018428:	e7f7      	b.n	801841a <__hexdig_fun+0xa>
 801842a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801842e:	2b05      	cmp	r3, #5
 8018430:	d801      	bhi.n	8018436 <__hexdig_fun+0x26>
 8018432:	3827      	subs	r0, #39	@ 0x27
 8018434:	e7f1      	b.n	801841a <__hexdig_fun+0xa>
 8018436:	2000      	movs	r0, #0
 8018438:	4770      	bx	lr
	...

0801843c <__gethex>:
 801843c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018440:	b085      	sub	sp, #20
 8018442:	468a      	mov	sl, r1
 8018444:	9302      	str	r3, [sp, #8]
 8018446:	680b      	ldr	r3, [r1, #0]
 8018448:	9001      	str	r0, [sp, #4]
 801844a:	4690      	mov	r8, r2
 801844c:	1c9c      	adds	r4, r3, #2
 801844e:	46a1      	mov	r9, r4
 8018450:	f814 0b01 	ldrb.w	r0, [r4], #1
 8018454:	2830      	cmp	r0, #48	@ 0x30
 8018456:	d0fa      	beq.n	801844e <__gethex+0x12>
 8018458:	eba9 0303 	sub.w	r3, r9, r3
 801845c:	f1a3 0b02 	sub.w	fp, r3, #2
 8018460:	f7ff ffd6 	bl	8018410 <__hexdig_fun>
 8018464:	4605      	mov	r5, r0
 8018466:	2800      	cmp	r0, #0
 8018468:	d168      	bne.n	801853c <__gethex+0x100>
 801846a:	49a0      	ldr	r1, [pc, #640]	@ (80186ec <__gethex+0x2b0>)
 801846c:	2201      	movs	r2, #1
 801846e:	4648      	mov	r0, r9
 8018470:	f7ff fefd 	bl	801826e <strncmp>
 8018474:	4607      	mov	r7, r0
 8018476:	2800      	cmp	r0, #0
 8018478:	d167      	bne.n	801854a <__gethex+0x10e>
 801847a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801847e:	4626      	mov	r6, r4
 8018480:	f7ff ffc6 	bl	8018410 <__hexdig_fun>
 8018484:	2800      	cmp	r0, #0
 8018486:	d062      	beq.n	801854e <__gethex+0x112>
 8018488:	4623      	mov	r3, r4
 801848a:	7818      	ldrb	r0, [r3, #0]
 801848c:	2830      	cmp	r0, #48	@ 0x30
 801848e:	4699      	mov	r9, r3
 8018490:	f103 0301 	add.w	r3, r3, #1
 8018494:	d0f9      	beq.n	801848a <__gethex+0x4e>
 8018496:	f7ff ffbb 	bl	8018410 <__hexdig_fun>
 801849a:	fab0 f580 	clz	r5, r0
 801849e:	096d      	lsrs	r5, r5, #5
 80184a0:	f04f 0b01 	mov.w	fp, #1
 80184a4:	464a      	mov	r2, r9
 80184a6:	4616      	mov	r6, r2
 80184a8:	3201      	adds	r2, #1
 80184aa:	7830      	ldrb	r0, [r6, #0]
 80184ac:	f7ff ffb0 	bl	8018410 <__hexdig_fun>
 80184b0:	2800      	cmp	r0, #0
 80184b2:	d1f8      	bne.n	80184a6 <__gethex+0x6a>
 80184b4:	498d      	ldr	r1, [pc, #564]	@ (80186ec <__gethex+0x2b0>)
 80184b6:	2201      	movs	r2, #1
 80184b8:	4630      	mov	r0, r6
 80184ba:	f7ff fed8 	bl	801826e <strncmp>
 80184be:	2800      	cmp	r0, #0
 80184c0:	d13f      	bne.n	8018542 <__gethex+0x106>
 80184c2:	b944      	cbnz	r4, 80184d6 <__gethex+0x9a>
 80184c4:	1c74      	adds	r4, r6, #1
 80184c6:	4622      	mov	r2, r4
 80184c8:	4616      	mov	r6, r2
 80184ca:	3201      	adds	r2, #1
 80184cc:	7830      	ldrb	r0, [r6, #0]
 80184ce:	f7ff ff9f 	bl	8018410 <__hexdig_fun>
 80184d2:	2800      	cmp	r0, #0
 80184d4:	d1f8      	bne.n	80184c8 <__gethex+0x8c>
 80184d6:	1ba4      	subs	r4, r4, r6
 80184d8:	00a7      	lsls	r7, r4, #2
 80184da:	7833      	ldrb	r3, [r6, #0]
 80184dc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80184e0:	2b50      	cmp	r3, #80	@ 0x50
 80184e2:	d13e      	bne.n	8018562 <__gethex+0x126>
 80184e4:	7873      	ldrb	r3, [r6, #1]
 80184e6:	2b2b      	cmp	r3, #43	@ 0x2b
 80184e8:	d033      	beq.n	8018552 <__gethex+0x116>
 80184ea:	2b2d      	cmp	r3, #45	@ 0x2d
 80184ec:	d034      	beq.n	8018558 <__gethex+0x11c>
 80184ee:	1c71      	adds	r1, r6, #1
 80184f0:	2400      	movs	r4, #0
 80184f2:	7808      	ldrb	r0, [r1, #0]
 80184f4:	f7ff ff8c 	bl	8018410 <__hexdig_fun>
 80184f8:	1e43      	subs	r3, r0, #1
 80184fa:	b2db      	uxtb	r3, r3
 80184fc:	2b18      	cmp	r3, #24
 80184fe:	d830      	bhi.n	8018562 <__gethex+0x126>
 8018500:	f1a0 0210 	sub.w	r2, r0, #16
 8018504:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018508:	f7ff ff82 	bl	8018410 <__hexdig_fun>
 801850c:	f100 3cff 	add.w	ip, r0, #4294967295
 8018510:	fa5f fc8c 	uxtb.w	ip, ip
 8018514:	f1bc 0f18 	cmp.w	ip, #24
 8018518:	f04f 030a 	mov.w	r3, #10
 801851c:	d91e      	bls.n	801855c <__gethex+0x120>
 801851e:	b104      	cbz	r4, 8018522 <__gethex+0xe6>
 8018520:	4252      	negs	r2, r2
 8018522:	4417      	add	r7, r2
 8018524:	f8ca 1000 	str.w	r1, [sl]
 8018528:	b1ed      	cbz	r5, 8018566 <__gethex+0x12a>
 801852a:	f1bb 0f00 	cmp.w	fp, #0
 801852e:	bf0c      	ite	eq
 8018530:	2506      	moveq	r5, #6
 8018532:	2500      	movne	r5, #0
 8018534:	4628      	mov	r0, r5
 8018536:	b005      	add	sp, #20
 8018538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801853c:	2500      	movs	r5, #0
 801853e:	462c      	mov	r4, r5
 8018540:	e7b0      	b.n	80184a4 <__gethex+0x68>
 8018542:	2c00      	cmp	r4, #0
 8018544:	d1c7      	bne.n	80184d6 <__gethex+0x9a>
 8018546:	4627      	mov	r7, r4
 8018548:	e7c7      	b.n	80184da <__gethex+0x9e>
 801854a:	464e      	mov	r6, r9
 801854c:	462f      	mov	r7, r5
 801854e:	2501      	movs	r5, #1
 8018550:	e7c3      	b.n	80184da <__gethex+0x9e>
 8018552:	2400      	movs	r4, #0
 8018554:	1cb1      	adds	r1, r6, #2
 8018556:	e7cc      	b.n	80184f2 <__gethex+0xb6>
 8018558:	2401      	movs	r4, #1
 801855a:	e7fb      	b.n	8018554 <__gethex+0x118>
 801855c:	fb03 0002 	mla	r0, r3, r2, r0
 8018560:	e7ce      	b.n	8018500 <__gethex+0xc4>
 8018562:	4631      	mov	r1, r6
 8018564:	e7de      	b.n	8018524 <__gethex+0xe8>
 8018566:	eba6 0309 	sub.w	r3, r6, r9
 801856a:	3b01      	subs	r3, #1
 801856c:	4629      	mov	r1, r5
 801856e:	2b07      	cmp	r3, #7
 8018570:	dc0a      	bgt.n	8018588 <__gethex+0x14c>
 8018572:	9801      	ldr	r0, [sp, #4]
 8018574:	f7fd fd3a 	bl	8015fec <_Balloc>
 8018578:	4604      	mov	r4, r0
 801857a:	b940      	cbnz	r0, 801858e <__gethex+0x152>
 801857c:	4b5c      	ldr	r3, [pc, #368]	@ (80186f0 <__gethex+0x2b4>)
 801857e:	4602      	mov	r2, r0
 8018580:	21e4      	movs	r1, #228	@ 0xe4
 8018582:	485c      	ldr	r0, [pc, #368]	@ (80186f4 <__gethex+0x2b8>)
 8018584:	f7ff fec0 	bl	8018308 <__assert_func>
 8018588:	3101      	adds	r1, #1
 801858a:	105b      	asrs	r3, r3, #1
 801858c:	e7ef      	b.n	801856e <__gethex+0x132>
 801858e:	f100 0a14 	add.w	sl, r0, #20
 8018592:	2300      	movs	r3, #0
 8018594:	4655      	mov	r5, sl
 8018596:	469b      	mov	fp, r3
 8018598:	45b1      	cmp	r9, r6
 801859a:	d337      	bcc.n	801860c <__gethex+0x1d0>
 801859c:	f845 bb04 	str.w	fp, [r5], #4
 80185a0:	eba5 050a 	sub.w	r5, r5, sl
 80185a4:	10ad      	asrs	r5, r5, #2
 80185a6:	6125      	str	r5, [r4, #16]
 80185a8:	4658      	mov	r0, fp
 80185aa:	f7fd fe11 	bl	80161d0 <__hi0bits>
 80185ae:	016d      	lsls	r5, r5, #5
 80185b0:	f8d8 6000 	ldr.w	r6, [r8]
 80185b4:	1a2d      	subs	r5, r5, r0
 80185b6:	42b5      	cmp	r5, r6
 80185b8:	dd54      	ble.n	8018664 <__gethex+0x228>
 80185ba:	1bad      	subs	r5, r5, r6
 80185bc:	4629      	mov	r1, r5
 80185be:	4620      	mov	r0, r4
 80185c0:	f7fe f99d 	bl	80168fe <__any_on>
 80185c4:	4681      	mov	r9, r0
 80185c6:	b178      	cbz	r0, 80185e8 <__gethex+0x1ac>
 80185c8:	1e6b      	subs	r3, r5, #1
 80185ca:	1159      	asrs	r1, r3, #5
 80185cc:	f003 021f 	and.w	r2, r3, #31
 80185d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80185d4:	f04f 0901 	mov.w	r9, #1
 80185d8:	fa09 f202 	lsl.w	r2, r9, r2
 80185dc:	420a      	tst	r2, r1
 80185de:	d003      	beq.n	80185e8 <__gethex+0x1ac>
 80185e0:	454b      	cmp	r3, r9
 80185e2:	dc36      	bgt.n	8018652 <__gethex+0x216>
 80185e4:	f04f 0902 	mov.w	r9, #2
 80185e8:	4629      	mov	r1, r5
 80185ea:	4620      	mov	r0, r4
 80185ec:	f7ff febe 	bl	801836c <rshift>
 80185f0:	442f      	add	r7, r5
 80185f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80185f6:	42bb      	cmp	r3, r7
 80185f8:	da42      	bge.n	8018680 <__gethex+0x244>
 80185fa:	9801      	ldr	r0, [sp, #4]
 80185fc:	4621      	mov	r1, r4
 80185fe:	f7fd fd35 	bl	801606c <_Bfree>
 8018602:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018604:	2300      	movs	r3, #0
 8018606:	6013      	str	r3, [r2, #0]
 8018608:	25a3      	movs	r5, #163	@ 0xa3
 801860a:	e793      	b.n	8018534 <__gethex+0xf8>
 801860c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018610:	2a2e      	cmp	r2, #46	@ 0x2e
 8018612:	d012      	beq.n	801863a <__gethex+0x1fe>
 8018614:	2b20      	cmp	r3, #32
 8018616:	d104      	bne.n	8018622 <__gethex+0x1e6>
 8018618:	f845 bb04 	str.w	fp, [r5], #4
 801861c:	f04f 0b00 	mov.w	fp, #0
 8018620:	465b      	mov	r3, fp
 8018622:	7830      	ldrb	r0, [r6, #0]
 8018624:	9303      	str	r3, [sp, #12]
 8018626:	f7ff fef3 	bl	8018410 <__hexdig_fun>
 801862a:	9b03      	ldr	r3, [sp, #12]
 801862c:	f000 000f 	and.w	r0, r0, #15
 8018630:	4098      	lsls	r0, r3
 8018632:	ea4b 0b00 	orr.w	fp, fp, r0
 8018636:	3304      	adds	r3, #4
 8018638:	e7ae      	b.n	8018598 <__gethex+0x15c>
 801863a:	45b1      	cmp	r9, r6
 801863c:	d8ea      	bhi.n	8018614 <__gethex+0x1d8>
 801863e:	492b      	ldr	r1, [pc, #172]	@ (80186ec <__gethex+0x2b0>)
 8018640:	9303      	str	r3, [sp, #12]
 8018642:	2201      	movs	r2, #1
 8018644:	4630      	mov	r0, r6
 8018646:	f7ff fe12 	bl	801826e <strncmp>
 801864a:	9b03      	ldr	r3, [sp, #12]
 801864c:	2800      	cmp	r0, #0
 801864e:	d1e1      	bne.n	8018614 <__gethex+0x1d8>
 8018650:	e7a2      	b.n	8018598 <__gethex+0x15c>
 8018652:	1ea9      	subs	r1, r5, #2
 8018654:	4620      	mov	r0, r4
 8018656:	f7fe f952 	bl	80168fe <__any_on>
 801865a:	2800      	cmp	r0, #0
 801865c:	d0c2      	beq.n	80185e4 <__gethex+0x1a8>
 801865e:	f04f 0903 	mov.w	r9, #3
 8018662:	e7c1      	b.n	80185e8 <__gethex+0x1ac>
 8018664:	da09      	bge.n	801867a <__gethex+0x23e>
 8018666:	1b75      	subs	r5, r6, r5
 8018668:	4621      	mov	r1, r4
 801866a:	9801      	ldr	r0, [sp, #4]
 801866c:	462a      	mov	r2, r5
 801866e:	f7fd ff0d 	bl	801648c <__lshift>
 8018672:	1b7f      	subs	r7, r7, r5
 8018674:	4604      	mov	r4, r0
 8018676:	f100 0a14 	add.w	sl, r0, #20
 801867a:	f04f 0900 	mov.w	r9, #0
 801867e:	e7b8      	b.n	80185f2 <__gethex+0x1b6>
 8018680:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018684:	42bd      	cmp	r5, r7
 8018686:	dd6f      	ble.n	8018768 <__gethex+0x32c>
 8018688:	1bed      	subs	r5, r5, r7
 801868a:	42ae      	cmp	r6, r5
 801868c:	dc34      	bgt.n	80186f8 <__gethex+0x2bc>
 801868e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018692:	2b02      	cmp	r3, #2
 8018694:	d022      	beq.n	80186dc <__gethex+0x2a0>
 8018696:	2b03      	cmp	r3, #3
 8018698:	d024      	beq.n	80186e4 <__gethex+0x2a8>
 801869a:	2b01      	cmp	r3, #1
 801869c:	d115      	bne.n	80186ca <__gethex+0x28e>
 801869e:	42ae      	cmp	r6, r5
 80186a0:	d113      	bne.n	80186ca <__gethex+0x28e>
 80186a2:	2e01      	cmp	r6, #1
 80186a4:	d10b      	bne.n	80186be <__gethex+0x282>
 80186a6:	9a02      	ldr	r2, [sp, #8]
 80186a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80186ac:	6013      	str	r3, [r2, #0]
 80186ae:	2301      	movs	r3, #1
 80186b0:	6123      	str	r3, [r4, #16]
 80186b2:	f8ca 3000 	str.w	r3, [sl]
 80186b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80186b8:	2562      	movs	r5, #98	@ 0x62
 80186ba:	601c      	str	r4, [r3, #0]
 80186bc:	e73a      	b.n	8018534 <__gethex+0xf8>
 80186be:	1e71      	subs	r1, r6, #1
 80186c0:	4620      	mov	r0, r4
 80186c2:	f7fe f91c 	bl	80168fe <__any_on>
 80186c6:	2800      	cmp	r0, #0
 80186c8:	d1ed      	bne.n	80186a6 <__gethex+0x26a>
 80186ca:	9801      	ldr	r0, [sp, #4]
 80186cc:	4621      	mov	r1, r4
 80186ce:	f7fd fccd 	bl	801606c <_Bfree>
 80186d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80186d4:	2300      	movs	r3, #0
 80186d6:	6013      	str	r3, [r2, #0]
 80186d8:	2550      	movs	r5, #80	@ 0x50
 80186da:	e72b      	b.n	8018534 <__gethex+0xf8>
 80186dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80186de:	2b00      	cmp	r3, #0
 80186e0:	d1f3      	bne.n	80186ca <__gethex+0x28e>
 80186e2:	e7e0      	b.n	80186a6 <__gethex+0x26a>
 80186e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	d1dd      	bne.n	80186a6 <__gethex+0x26a>
 80186ea:	e7ee      	b.n	80186ca <__gethex+0x28e>
 80186ec:	080192cd 	.word	0x080192cd
 80186f0:	08019263 	.word	0x08019263
 80186f4:	0801933f 	.word	0x0801933f
 80186f8:	1e6f      	subs	r7, r5, #1
 80186fa:	f1b9 0f00 	cmp.w	r9, #0
 80186fe:	d130      	bne.n	8018762 <__gethex+0x326>
 8018700:	b127      	cbz	r7, 801870c <__gethex+0x2d0>
 8018702:	4639      	mov	r1, r7
 8018704:	4620      	mov	r0, r4
 8018706:	f7fe f8fa 	bl	80168fe <__any_on>
 801870a:	4681      	mov	r9, r0
 801870c:	117a      	asrs	r2, r7, #5
 801870e:	2301      	movs	r3, #1
 8018710:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8018714:	f007 071f 	and.w	r7, r7, #31
 8018718:	40bb      	lsls	r3, r7
 801871a:	4213      	tst	r3, r2
 801871c:	4629      	mov	r1, r5
 801871e:	4620      	mov	r0, r4
 8018720:	bf18      	it	ne
 8018722:	f049 0902 	orrne.w	r9, r9, #2
 8018726:	f7ff fe21 	bl	801836c <rshift>
 801872a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801872e:	1b76      	subs	r6, r6, r5
 8018730:	2502      	movs	r5, #2
 8018732:	f1b9 0f00 	cmp.w	r9, #0
 8018736:	d047      	beq.n	80187c8 <__gethex+0x38c>
 8018738:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801873c:	2b02      	cmp	r3, #2
 801873e:	d015      	beq.n	801876c <__gethex+0x330>
 8018740:	2b03      	cmp	r3, #3
 8018742:	d017      	beq.n	8018774 <__gethex+0x338>
 8018744:	2b01      	cmp	r3, #1
 8018746:	d109      	bne.n	801875c <__gethex+0x320>
 8018748:	f019 0f02 	tst.w	r9, #2
 801874c:	d006      	beq.n	801875c <__gethex+0x320>
 801874e:	f8da 3000 	ldr.w	r3, [sl]
 8018752:	ea49 0903 	orr.w	r9, r9, r3
 8018756:	f019 0f01 	tst.w	r9, #1
 801875a:	d10e      	bne.n	801877a <__gethex+0x33e>
 801875c:	f045 0510 	orr.w	r5, r5, #16
 8018760:	e032      	b.n	80187c8 <__gethex+0x38c>
 8018762:	f04f 0901 	mov.w	r9, #1
 8018766:	e7d1      	b.n	801870c <__gethex+0x2d0>
 8018768:	2501      	movs	r5, #1
 801876a:	e7e2      	b.n	8018732 <__gethex+0x2f6>
 801876c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801876e:	f1c3 0301 	rsb	r3, r3, #1
 8018772:	930f      	str	r3, [sp, #60]	@ 0x3c
 8018774:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018776:	2b00      	cmp	r3, #0
 8018778:	d0f0      	beq.n	801875c <__gethex+0x320>
 801877a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801877e:	f104 0314 	add.w	r3, r4, #20
 8018782:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018786:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801878a:	f04f 0c00 	mov.w	ip, #0
 801878e:	4618      	mov	r0, r3
 8018790:	f853 2b04 	ldr.w	r2, [r3], #4
 8018794:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018798:	d01b      	beq.n	80187d2 <__gethex+0x396>
 801879a:	3201      	adds	r2, #1
 801879c:	6002      	str	r2, [r0, #0]
 801879e:	2d02      	cmp	r5, #2
 80187a0:	f104 0314 	add.w	r3, r4, #20
 80187a4:	d13c      	bne.n	8018820 <__gethex+0x3e4>
 80187a6:	f8d8 2000 	ldr.w	r2, [r8]
 80187aa:	3a01      	subs	r2, #1
 80187ac:	42b2      	cmp	r2, r6
 80187ae:	d109      	bne.n	80187c4 <__gethex+0x388>
 80187b0:	1171      	asrs	r1, r6, #5
 80187b2:	2201      	movs	r2, #1
 80187b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80187b8:	f006 061f 	and.w	r6, r6, #31
 80187bc:	fa02 f606 	lsl.w	r6, r2, r6
 80187c0:	421e      	tst	r6, r3
 80187c2:	d13a      	bne.n	801883a <__gethex+0x3fe>
 80187c4:	f045 0520 	orr.w	r5, r5, #32
 80187c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80187ca:	601c      	str	r4, [r3, #0]
 80187cc:	9b02      	ldr	r3, [sp, #8]
 80187ce:	601f      	str	r7, [r3, #0]
 80187d0:	e6b0      	b.n	8018534 <__gethex+0xf8>
 80187d2:	4299      	cmp	r1, r3
 80187d4:	f843 cc04 	str.w	ip, [r3, #-4]
 80187d8:	d8d9      	bhi.n	801878e <__gethex+0x352>
 80187da:	68a3      	ldr	r3, [r4, #8]
 80187dc:	459b      	cmp	fp, r3
 80187de:	db17      	blt.n	8018810 <__gethex+0x3d4>
 80187e0:	6861      	ldr	r1, [r4, #4]
 80187e2:	9801      	ldr	r0, [sp, #4]
 80187e4:	3101      	adds	r1, #1
 80187e6:	f7fd fc01 	bl	8015fec <_Balloc>
 80187ea:	4681      	mov	r9, r0
 80187ec:	b918      	cbnz	r0, 80187f6 <__gethex+0x3ba>
 80187ee:	4b1a      	ldr	r3, [pc, #104]	@ (8018858 <__gethex+0x41c>)
 80187f0:	4602      	mov	r2, r0
 80187f2:	2184      	movs	r1, #132	@ 0x84
 80187f4:	e6c5      	b.n	8018582 <__gethex+0x146>
 80187f6:	6922      	ldr	r2, [r4, #16]
 80187f8:	3202      	adds	r2, #2
 80187fa:	f104 010c 	add.w	r1, r4, #12
 80187fe:	0092      	lsls	r2, r2, #2
 8018800:	300c      	adds	r0, #12
 8018802:	f7ff fd69 	bl	80182d8 <memcpy>
 8018806:	4621      	mov	r1, r4
 8018808:	9801      	ldr	r0, [sp, #4]
 801880a:	f7fd fc2f 	bl	801606c <_Bfree>
 801880e:	464c      	mov	r4, r9
 8018810:	6923      	ldr	r3, [r4, #16]
 8018812:	1c5a      	adds	r2, r3, #1
 8018814:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018818:	6122      	str	r2, [r4, #16]
 801881a:	2201      	movs	r2, #1
 801881c:	615a      	str	r2, [r3, #20]
 801881e:	e7be      	b.n	801879e <__gethex+0x362>
 8018820:	6922      	ldr	r2, [r4, #16]
 8018822:	455a      	cmp	r2, fp
 8018824:	dd0b      	ble.n	801883e <__gethex+0x402>
 8018826:	2101      	movs	r1, #1
 8018828:	4620      	mov	r0, r4
 801882a:	f7ff fd9f 	bl	801836c <rshift>
 801882e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018832:	3701      	adds	r7, #1
 8018834:	42bb      	cmp	r3, r7
 8018836:	f6ff aee0 	blt.w	80185fa <__gethex+0x1be>
 801883a:	2501      	movs	r5, #1
 801883c:	e7c2      	b.n	80187c4 <__gethex+0x388>
 801883e:	f016 061f 	ands.w	r6, r6, #31
 8018842:	d0fa      	beq.n	801883a <__gethex+0x3fe>
 8018844:	4453      	add	r3, sl
 8018846:	f1c6 0620 	rsb	r6, r6, #32
 801884a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801884e:	f7fd fcbf 	bl	80161d0 <__hi0bits>
 8018852:	42b0      	cmp	r0, r6
 8018854:	dbe7      	blt.n	8018826 <__gethex+0x3ea>
 8018856:	e7f0      	b.n	801883a <__gethex+0x3fe>
 8018858:	08019263 	.word	0x08019263

0801885c <L_shift>:
 801885c:	f1c2 0208 	rsb	r2, r2, #8
 8018860:	0092      	lsls	r2, r2, #2
 8018862:	b570      	push	{r4, r5, r6, lr}
 8018864:	f1c2 0620 	rsb	r6, r2, #32
 8018868:	6843      	ldr	r3, [r0, #4]
 801886a:	6804      	ldr	r4, [r0, #0]
 801886c:	fa03 f506 	lsl.w	r5, r3, r6
 8018870:	432c      	orrs	r4, r5
 8018872:	40d3      	lsrs	r3, r2
 8018874:	6004      	str	r4, [r0, #0]
 8018876:	f840 3f04 	str.w	r3, [r0, #4]!
 801887a:	4288      	cmp	r0, r1
 801887c:	d3f4      	bcc.n	8018868 <L_shift+0xc>
 801887e:	bd70      	pop	{r4, r5, r6, pc}

08018880 <__match>:
 8018880:	b530      	push	{r4, r5, lr}
 8018882:	6803      	ldr	r3, [r0, #0]
 8018884:	3301      	adds	r3, #1
 8018886:	f811 4b01 	ldrb.w	r4, [r1], #1
 801888a:	b914      	cbnz	r4, 8018892 <__match+0x12>
 801888c:	6003      	str	r3, [r0, #0]
 801888e:	2001      	movs	r0, #1
 8018890:	bd30      	pop	{r4, r5, pc}
 8018892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018896:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801889a:	2d19      	cmp	r5, #25
 801889c:	bf98      	it	ls
 801889e:	3220      	addls	r2, #32
 80188a0:	42a2      	cmp	r2, r4
 80188a2:	d0f0      	beq.n	8018886 <__match+0x6>
 80188a4:	2000      	movs	r0, #0
 80188a6:	e7f3      	b.n	8018890 <__match+0x10>

080188a8 <__hexnan>:
 80188a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188ac:	680b      	ldr	r3, [r1, #0]
 80188ae:	6801      	ldr	r1, [r0, #0]
 80188b0:	115e      	asrs	r6, r3, #5
 80188b2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80188b6:	f013 031f 	ands.w	r3, r3, #31
 80188ba:	b087      	sub	sp, #28
 80188bc:	bf18      	it	ne
 80188be:	3604      	addne	r6, #4
 80188c0:	2500      	movs	r5, #0
 80188c2:	1f37      	subs	r7, r6, #4
 80188c4:	4682      	mov	sl, r0
 80188c6:	4690      	mov	r8, r2
 80188c8:	9301      	str	r3, [sp, #4]
 80188ca:	f846 5c04 	str.w	r5, [r6, #-4]
 80188ce:	46b9      	mov	r9, r7
 80188d0:	463c      	mov	r4, r7
 80188d2:	9502      	str	r5, [sp, #8]
 80188d4:	46ab      	mov	fp, r5
 80188d6:	784a      	ldrb	r2, [r1, #1]
 80188d8:	1c4b      	adds	r3, r1, #1
 80188da:	9303      	str	r3, [sp, #12]
 80188dc:	b342      	cbz	r2, 8018930 <__hexnan+0x88>
 80188de:	4610      	mov	r0, r2
 80188e0:	9105      	str	r1, [sp, #20]
 80188e2:	9204      	str	r2, [sp, #16]
 80188e4:	f7ff fd94 	bl	8018410 <__hexdig_fun>
 80188e8:	2800      	cmp	r0, #0
 80188ea:	d151      	bne.n	8018990 <__hexnan+0xe8>
 80188ec:	9a04      	ldr	r2, [sp, #16]
 80188ee:	9905      	ldr	r1, [sp, #20]
 80188f0:	2a20      	cmp	r2, #32
 80188f2:	d818      	bhi.n	8018926 <__hexnan+0x7e>
 80188f4:	9b02      	ldr	r3, [sp, #8]
 80188f6:	459b      	cmp	fp, r3
 80188f8:	dd13      	ble.n	8018922 <__hexnan+0x7a>
 80188fa:	454c      	cmp	r4, r9
 80188fc:	d206      	bcs.n	801890c <__hexnan+0x64>
 80188fe:	2d07      	cmp	r5, #7
 8018900:	dc04      	bgt.n	801890c <__hexnan+0x64>
 8018902:	462a      	mov	r2, r5
 8018904:	4649      	mov	r1, r9
 8018906:	4620      	mov	r0, r4
 8018908:	f7ff ffa8 	bl	801885c <L_shift>
 801890c:	4544      	cmp	r4, r8
 801890e:	d952      	bls.n	80189b6 <__hexnan+0x10e>
 8018910:	2300      	movs	r3, #0
 8018912:	f1a4 0904 	sub.w	r9, r4, #4
 8018916:	f844 3c04 	str.w	r3, [r4, #-4]
 801891a:	f8cd b008 	str.w	fp, [sp, #8]
 801891e:	464c      	mov	r4, r9
 8018920:	461d      	mov	r5, r3
 8018922:	9903      	ldr	r1, [sp, #12]
 8018924:	e7d7      	b.n	80188d6 <__hexnan+0x2e>
 8018926:	2a29      	cmp	r2, #41	@ 0x29
 8018928:	d157      	bne.n	80189da <__hexnan+0x132>
 801892a:	3102      	adds	r1, #2
 801892c:	f8ca 1000 	str.w	r1, [sl]
 8018930:	f1bb 0f00 	cmp.w	fp, #0
 8018934:	d051      	beq.n	80189da <__hexnan+0x132>
 8018936:	454c      	cmp	r4, r9
 8018938:	d206      	bcs.n	8018948 <__hexnan+0xa0>
 801893a:	2d07      	cmp	r5, #7
 801893c:	dc04      	bgt.n	8018948 <__hexnan+0xa0>
 801893e:	462a      	mov	r2, r5
 8018940:	4649      	mov	r1, r9
 8018942:	4620      	mov	r0, r4
 8018944:	f7ff ff8a 	bl	801885c <L_shift>
 8018948:	4544      	cmp	r4, r8
 801894a:	d936      	bls.n	80189ba <__hexnan+0x112>
 801894c:	f1a8 0204 	sub.w	r2, r8, #4
 8018950:	4623      	mov	r3, r4
 8018952:	f853 1b04 	ldr.w	r1, [r3], #4
 8018956:	f842 1f04 	str.w	r1, [r2, #4]!
 801895a:	429f      	cmp	r7, r3
 801895c:	d2f9      	bcs.n	8018952 <__hexnan+0xaa>
 801895e:	1b3b      	subs	r3, r7, r4
 8018960:	f023 0303 	bic.w	r3, r3, #3
 8018964:	3304      	adds	r3, #4
 8018966:	3401      	adds	r4, #1
 8018968:	3e03      	subs	r6, #3
 801896a:	42b4      	cmp	r4, r6
 801896c:	bf88      	it	hi
 801896e:	2304      	movhi	r3, #4
 8018970:	4443      	add	r3, r8
 8018972:	2200      	movs	r2, #0
 8018974:	f843 2b04 	str.w	r2, [r3], #4
 8018978:	429f      	cmp	r7, r3
 801897a:	d2fb      	bcs.n	8018974 <__hexnan+0xcc>
 801897c:	683b      	ldr	r3, [r7, #0]
 801897e:	b91b      	cbnz	r3, 8018988 <__hexnan+0xe0>
 8018980:	4547      	cmp	r7, r8
 8018982:	d128      	bne.n	80189d6 <__hexnan+0x12e>
 8018984:	2301      	movs	r3, #1
 8018986:	603b      	str	r3, [r7, #0]
 8018988:	2005      	movs	r0, #5
 801898a:	b007      	add	sp, #28
 801898c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018990:	3501      	adds	r5, #1
 8018992:	2d08      	cmp	r5, #8
 8018994:	f10b 0b01 	add.w	fp, fp, #1
 8018998:	dd06      	ble.n	80189a8 <__hexnan+0x100>
 801899a:	4544      	cmp	r4, r8
 801899c:	d9c1      	bls.n	8018922 <__hexnan+0x7a>
 801899e:	2300      	movs	r3, #0
 80189a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80189a4:	2501      	movs	r5, #1
 80189a6:	3c04      	subs	r4, #4
 80189a8:	6822      	ldr	r2, [r4, #0]
 80189aa:	f000 000f 	and.w	r0, r0, #15
 80189ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80189b2:	6020      	str	r0, [r4, #0]
 80189b4:	e7b5      	b.n	8018922 <__hexnan+0x7a>
 80189b6:	2508      	movs	r5, #8
 80189b8:	e7b3      	b.n	8018922 <__hexnan+0x7a>
 80189ba:	9b01      	ldr	r3, [sp, #4]
 80189bc:	2b00      	cmp	r3, #0
 80189be:	d0dd      	beq.n	801897c <__hexnan+0xd4>
 80189c0:	f1c3 0320 	rsb	r3, r3, #32
 80189c4:	f04f 32ff 	mov.w	r2, #4294967295
 80189c8:	40da      	lsrs	r2, r3
 80189ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80189ce:	4013      	ands	r3, r2
 80189d0:	f846 3c04 	str.w	r3, [r6, #-4]
 80189d4:	e7d2      	b.n	801897c <__hexnan+0xd4>
 80189d6:	3f04      	subs	r7, #4
 80189d8:	e7d0      	b.n	801897c <__hexnan+0xd4>
 80189da:	2004      	movs	r0, #4
 80189dc:	e7d5      	b.n	801898a <__hexnan+0xe2>

080189de <__ascii_mbtowc>:
 80189de:	b082      	sub	sp, #8
 80189e0:	b901      	cbnz	r1, 80189e4 <__ascii_mbtowc+0x6>
 80189e2:	a901      	add	r1, sp, #4
 80189e4:	b142      	cbz	r2, 80189f8 <__ascii_mbtowc+0x1a>
 80189e6:	b14b      	cbz	r3, 80189fc <__ascii_mbtowc+0x1e>
 80189e8:	7813      	ldrb	r3, [r2, #0]
 80189ea:	600b      	str	r3, [r1, #0]
 80189ec:	7812      	ldrb	r2, [r2, #0]
 80189ee:	1e10      	subs	r0, r2, #0
 80189f0:	bf18      	it	ne
 80189f2:	2001      	movne	r0, #1
 80189f4:	b002      	add	sp, #8
 80189f6:	4770      	bx	lr
 80189f8:	4610      	mov	r0, r2
 80189fa:	e7fb      	b.n	80189f4 <__ascii_mbtowc+0x16>
 80189fc:	f06f 0001 	mvn.w	r0, #1
 8018a00:	e7f8      	b.n	80189f4 <__ascii_mbtowc+0x16>

08018a02 <_realloc_r>:
 8018a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a06:	4607      	mov	r7, r0
 8018a08:	4614      	mov	r4, r2
 8018a0a:	460d      	mov	r5, r1
 8018a0c:	b921      	cbnz	r1, 8018a18 <_realloc_r+0x16>
 8018a0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018a12:	4611      	mov	r1, r2
 8018a14:	f7fb ba78 	b.w	8013f08 <_malloc_r>
 8018a18:	b92a      	cbnz	r2, 8018a26 <_realloc_r+0x24>
 8018a1a:	f7fd fa9d 	bl	8015f58 <_free_r>
 8018a1e:	4625      	mov	r5, r4
 8018a20:	4628      	mov	r0, r5
 8018a22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018a26:	f000 f8b2 	bl	8018b8e <_malloc_usable_size_r>
 8018a2a:	4284      	cmp	r4, r0
 8018a2c:	4606      	mov	r6, r0
 8018a2e:	d802      	bhi.n	8018a36 <_realloc_r+0x34>
 8018a30:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018a34:	d8f4      	bhi.n	8018a20 <_realloc_r+0x1e>
 8018a36:	4621      	mov	r1, r4
 8018a38:	4638      	mov	r0, r7
 8018a3a:	f7fb fa65 	bl	8013f08 <_malloc_r>
 8018a3e:	4680      	mov	r8, r0
 8018a40:	b908      	cbnz	r0, 8018a46 <_realloc_r+0x44>
 8018a42:	4645      	mov	r5, r8
 8018a44:	e7ec      	b.n	8018a20 <_realloc_r+0x1e>
 8018a46:	42b4      	cmp	r4, r6
 8018a48:	4622      	mov	r2, r4
 8018a4a:	4629      	mov	r1, r5
 8018a4c:	bf28      	it	cs
 8018a4e:	4632      	movcs	r2, r6
 8018a50:	f7ff fc42 	bl	80182d8 <memcpy>
 8018a54:	4629      	mov	r1, r5
 8018a56:	4638      	mov	r0, r7
 8018a58:	f7fd fa7e 	bl	8015f58 <_free_r>
 8018a5c:	e7f1      	b.n	8018a42 <_realloc_r+0x40>
	...

08018a60 <_strtoul_l.isra.0>:
 8018a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018a64:	4e34      	ldr	r6, [pc, #208]	@ (8018b38 <_strtoul_l.isra.0+0xd8>)
 8018a66:	4686      	mov	lr, r0
 8018a68:	460d      	mov	r5, r1
 8018a6a:	4628      	mov	r0, r5
 8018a6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018a70:	5d37      	ldrb	r7, [r6, r4]
 8018a72:	f017 0708 	ands.w	r7, r7, #8
 8018a76:	d1f8      	bne.n	8018a6a <_strtoul_l.isra.0+0xa>
 8018a78:	2c2d      	cmp	r4, #45	@ 0x2d
 8018a7a:	d110      	bne.n	8018a9e <_strtoul_l.isra.0+0x3e>
 8018a7c:	782c      	ldrb	r4, [r5, #0]
 8018a7e:	2701      	movs	r7, #1
 8018a80:	1c85      	adds	r5, r0, #2
 8018a82:	f033 0010 	bics.w	r0, r3, #16
 8018a86:	d115      	bne.n	8018ab4 <_strtoul_l.isra.0+0x54>
 8018a88:	2c30      	cmp	r4, #48	@ 0x30
 8018a8a:	d10d      	bne.n	8018aa8 <_strtoul_l.isra.0+0x48>
 8018a8c:	7828      	ldrb	r0, [r5, #0]
 8018a8e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8018a92:	2858      	cmp	r0, #88	@ 0x58
 8018a94:	d108      	bne.n	8018aa8 <_strtoul_l.isra.0+0x48>
 8018a96:	786c      	ldrb	r4, [r5, #1]
 8018a98:	3502      	adds	r5, #2
 8018a9a:	2310      	movs	r3, #16
 8018a9c:	e00a      	b.n	8018ab4 <_strtoul_l.isra.0+0x54>
 8018a9e:	2c2b      	cmp	r4, #43	@ 0x2b
 8018aa0:	bf04      	itt	eq
 8018aa2:	782c      	ldrbeq	r4, [r5, #0]
 8018aa4:	1c85      	addeq	r5, r0, #2
 8018aa6:	e7ec      	b.n	8018a82 <_strtoul_l.isra.0+0x22>
 8018aa8:	2b00      	cmp	r3, #0
 8018aaa:	d1f6      	bne.n	8018a9a <_strtoul_l.isra.0+0x3a>
 8018aac:	2c30      	cmp	r4, #48	@ 0x30
 8018aae:	bf14      	ite	ne
 8018ab0:	230a      	movne	r3, #10
 8018ab2:	2308      	moveq	r3, #8
 8018ab4:	f04f 38ff 	mov.w	r8, #4294967295
 8018ab8:	2600      	movs	r6, #0
 8018aba:	fbb8 f8f3 	udiv	r8, r8, r3
 8018abe:	fb03 f908 	mul.w	r9, r3, r8
 8018ac2:	ea6f 0909 	mvn.w	r9, r9
 8018ac6:	4630      	mov	r0, r6
 8018ac8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8018acc:	f1bc 0f09 	cmp.w	ip, #9
 8018ad0:	d810      	bhi.n	8018af4 <_strtoul_l.isra.0+0x94>
 8018ad2:	4664      	mov	r4, ip
 8018ad4:	42a3      	cmp	r3, r4
 8018ad6:	dd1e      	ble.n	8018b16 <_strtoul_l.isra.0+0xb6>
 8018ad8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8018adc:	d007      	beq.n	8018aee <_strtoul_l.isra.0+0x8e>
 8018ade:	4580      	cmp	r8, r0
 8018ae0:	d316      	bcc.n	8018b10 <_strtoul_l.isra.0+0xb0>
 8018ae2:	d101      	bne.n	8018ae8 <_strtoul_l.isra.0+0x88>
 8018ae4:	45a1      	cmp	r9, r4
 8018ae6:	db13      	blt.n	8018b10 <_strtoul_l.isra.0+0xb0>
 8018ae8:	fb00 4003 	mla	r0, r0, r3, r4
 8018aec:	2601      	movs	r6, #1
 8018aee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018af2:	e7e9      	b.n	8018ac8 <_strtoul_l.isra.0+0x68>
 8018af4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8018af8:	f1bc 0f19 	cmp.w	ip, #25
 8018afc:	d801      	bhi.n	8018b02 <_strtoul_l.isra.0+0xa2>
 8018afe:	3c37      	subs	r4, #55	@ 0x37
 8018b00:	e7e8      	b.n	8018ad4 <_strtoul_l.isra.0+0x74>
 8018b02:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8018b06:	f1bc 0f19 	cmp.w	ip, #25
 8018b0a:	d804      	bhi.n	8018b16 <_strtoul_l.isra.0+0xb6>
 8018b0c:	3c57      	subs	r4, #87	@ 0x57
 8018b0e:	e7e1      	b.n	8018ad4 <_strtoul_l.isra.0+0x74>
 8018b10:	f04f 36ff 	mov.w	r6, #4294967295
 8018b14:	e7eb      	b.n	8018aee <_strtoul_l.isra.0+0x8e>
 8018b16:	1c73      	adds	r3, r6, #1
 8018b18:	d106      	bne.n	8018b28 <_strtoul_l.isra.0+0xc8>
 8018b1a:	2322      	movs	r3, #34	@ 0x22
 8018b1c:	f8ce 3000 	str.w	r3, [lr]
 8018b20:	4630      	mov	r0, r6
 8018b22:	b932      	cbnz	r2, 8018b32 <_strtoul_l.isra.0+0xd2>
 8018b24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018b28:	b107      	cbz	r7, 8018b2c <_strtoul_l.isra.0+0xcc>
 8018b2a:	4240      	negs	r0, r0
 8018b2c:	2a00      	cmp	r2, #0
 8018b2e:	d0f9      	beq.n	8018b24 <_strtoul_l.isra.0+0xc4>
 8018b30:	b106      	cbz	r6, 8018b34 <_strtoul_l.isra.0+0xd4>
 8018b32:	1e69      	subs	r1, r5, #1
 8018b34:	6011      	str	r1, [r2, #0]
 8018b36:	e7f5      	b.n	8018b24 <_strtoul_l.isra.0+0xc4>
 8018b38:	080194f1 	.word	0x080194f1

08018b3c <_strtoul_r>:
 8018b3c:	f7ff bf90 	b.w	8018a60 <_strtoul_l.isra.0>

08018b40 <__ascii_wctomb>:
 8018b40:	4603      	mov	r3, r0
 8018b42:	4608      	mov	r0, r1
 8018b44:	b141      	cbz	r1, 8018b58 <__ascii_wctomb+0x18>
 8018b46:	2aff      	cmp	r2, #255	@ 0xff
 8018b48:	d904      	bls.n	8018b54 <__ascii_wctomb+0x14>
 8018b4a:	228a      	movs	r2, #138	@ 0x8a
 8018b4c:	601a      	str	r2, [r3, #0]
 8018b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8018b52:	4770      	bx	lr
 8018b54:	700a      	strb	r2, [r1, #0]
 8018b56:	2001      	movs	r0, #1
 8018b58:	4770      	bx	lr
	...

08018b5c <fiprintf>:
 8018b5c:	b40e      	push	{r1, r2, r3}
 8018b5e:	b503      	push	{r0, r1, lr}
 8018b60:	4601      	mov	r1, r0
 8018b62:	ab03      	add	r3, sp, #12
 8018b64:	4805      	ldr	r0, [pc, #20]	@ (8018b7c <fiprintf+0x20>)
 8018b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b6a:	6800      	ldr	r0, [r0, #0]
 8018b6c:	9301      	str	r3, [sp, #4]
 8018b6e:	f000 f83f 	bl	8018bf0 <_vfiprintf_r>
 8018b72:	b002      	add	sp, #8
 8018b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8018b78:	b003      	add	sp, #12
 8018b7a:	4770      	bx	lr
 8018b7c:	20000304 	.word	0x20000304

08018b80 <abort>:
 8018b80:	b508      	push	{r3, lr}
 8018b82:	2006      	movs	r0, #6
 8018b84:	f000 f974 	bl	8018e70 <raise>
 8018b88:	2001      	movs	r0, #1
 8018b8a:	f7f5 f8af 	bl	800dcec <_exit>

08018b8e <_malloc_usable_size_r>:
 8018b8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b92:	1f18      	subs	r0, r3, #4
 8018b94:	2b00      	cmp	r3, #0
 8018b96:	bfbc      	itt	lt
 8018b98:	580b      	ldrlt	r3, [r1, r0]
 8018b9a:	18c0      	addlt	r0, r0, r3
 8018b9c:	4770      	bx	lr

08018b9e <__sfputc_r>:
 8018b9e:	6893      	ldr	r3, [r2, #8]
 8018ba0:	3b01      	subs	r3, #1
 8018ba2:	2b00      	cmp	r3, #0
 8018ba4:	b410      	push	{r4}
 8018ba6:	6093      	str	r3, [r2, #8]
 8018ba8:	da08      	bge.n	8018bbc <__sfputc_r+0x1e>
 8018baa:	6994      	ldr	r4, [r2, #24]
 8018bac:	42a3      	cmp	r3, r4
 8018bae:	db01      	blt.n	8018bb4 <__sfputc_r+0x16>
 8018bb0:	290a      	cmp	r1, #10
 8018bb2:	d103      	bne.n	8018bbc <__sfputc_r+0x1e>
 8018bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018bb8:	f7fc ba21 	b.w	8014ffe <__swbuf_r>
 8018bbc:	6813      	ldr	r3, [r2, #0]
 8018bbe:	1c58      	adds	r0, r3, #1
 8018bc0:	6010      	str	r0, [r2, #0]
 8018bc2:	7019      	strb	r1, [r3, #0]
 8018bc4:	4608      	mov	r0, r1
 8018bc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018bca:	4770      	bx	lr

08018bcc <__sfputs_r>:
 8018bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bce:	4606      	mov	r6, r0
 8018bd0:	460f      	mov	r7, r1
 8018bd2:	4614      	mov	r4, r2
 8018bd4:	18d5      	adds	r5, r2, r3
 8018bd6:	42ac      	cmp	r4, r5
 8018bd8:	d101      	bne.n	8018bde <__sfputs_r+0x12>
 8018bda:	2000      	movs	r0, #0
 8018bdc:	e007      	b.n	8018bee <__sfputs_r+0x22>
 8018bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018be2:	463a      	mov	r2, r7
 8018be4:	4630      	mov	r0, r6
 8018be6:	f7ff ffda 	bl	8018b9e <__sfputc_r>
 8018bea:	1c43      	adds	r3, r0, #1
 8018bec:	d1f3      	bne.n	8018bd6 <__sfputs_r+0xa>
 8018bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08018bf0 <_vfiprintf_r>:
 8018bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018bf4:	460d      	mov	r5, r1
 8018bf6:	b09d      	sub	sp, #116	@ 0x74
 8018bf8:	4614      	mov	r4, r2
 8018bfa:	4698      	mov	r8, r3
 8018bfc:	4606      	mov	r6, r0
 8018bfe:	b118      	cbz	r0, 8018c08 <_vfiprintf_r+0x18>
 8018c00:	6a03      	ldr	r3, [r0, #32]
 8018c02:	b90b      	cbnz	r3, 8018c08 <_vfiprintf_r+0x18>
 8018c04:	f7fc f8fc 	bl	8014e00 <__sinit>
 8018c08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018c0a:	07d9      	lsls	r1, r3, #31
 8018c0c:	d405      	bmi.n	8018c1a <_vfiprintf_r+0x2a>
 8018c0e:	89ab      	ldrh	r3, [r5, #12]
 8018c10:	059a      	lsls	r2, r3, #22
 8018c12:	d402      	bmi.n	8018c1a <_vfiprintf_r+0x2a>
 8018c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018c16:	f7fc fb34 	bl	8015282 <__retarget_lock_acquire_recursive>
 8018c1a:	89ab      	ldrh	r3, [r5, #12]
 8018c1c:	071b      	lsls	r3, r3, #28
 8018c1e:	d501      	bpl.n	8018c24 <_vfiprintf_r+0x34>
 8018c20:	692b      	ldr	r3, [r5, #16]
 8018c22:	b99b      	cbnz	r3, 8018c4c <_vfiprintf_r+0x5c>
 8018c24:	4629      	mov	r1, r5
 8018c26:	4630      	mov	r0, r6
 8018c28:	f7fc fa28 	bl	801507c <__swsetup_r>
 8018c2c:	b170      	cbz	r0, 8018c4c <_vfiprintf_r+0x5c>
 8018c2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018c30:	07dc      	lsls	r4, r3, #31
 8018c32:	d504      	bpl.n	8018c3e <_vfiprintf_r+0x4e>
 8018c34:	f04f 30ff 	mov.w	r0, #4294967295
 8018c38:	b01d      	add	sp, #116	@ 0x74
 8018c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c3e:	89ab      	ldrh	r3, [r5, #12]
 8018c40:	0598      	lsls	r0, r3, #22
 8018c42:	d4f7      	bmi.n	8018c34 <_vfiprintf_r+0x44>
 8018c44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018c46:	f7fc fb1d 	bl	8015284 <__retarget_lock_release_recursive>
 8018c4a:	e7f3      	b.n	8018c34 <_vfiprintf_r+0x44>
 8018c4c:	2300      	movs	r3, #0
 8018c4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c50:	2320      	movs	r3, #32
 8018c52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018c56:	f8cd 800c 	str.w	r8, [sp, #12]
 8018c5a:	2330      	movs	r3, #48	@ 0x30
 8018c5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018e0c <_vfiprintf_r+0x21c>
 8018c60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018c64:	f04f 0901 	mov.w	r9, #1
 8018c68:	4623      	mov	r3, r4
 8018c6a:	469a      	mov	sl, r3
 8018c6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018c70:	b10a      	cbz	r2, 8018c76 <_vfiprintf_r+0x86>
 8018c72:	2a25      	cmp	r2, #37	@ 0x25
 8018c74:	d1f9      	bne.n	8018c6a <_vfiprintf_r+0x7a>
 8018c76:	ebba 0b04 	subs.w	fp, sl, r4
 8018c7a:	d00b      	beq.n	8018c94 <_vfiprintf_r+0xa4>
 8018c7c:	465b      	mov	r3, fp
 8018c7e:	4622      	mov	r2, r4
 8018c80:	4629      	mov	r1, r5
 8018c82:	4630      	mov	r0, r6
 8018c84:	f7ff ffa2 	bl	8018bcc <__sfputs_r>
 8018c88:	3001      	adds	r0, #1
 8018c8a:	f000 80a7 	beq.w	8018ddc <_vfiprintf_r+0x1ec>
 8018c8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018c90:	445a      	add	r2, fp
 8018c92:	9209      	str	r2, [sp, #36]	@ 0x24
 8018c94:	f89a 3000 	ldrb.w	r3, [sl]
 8018c98:	2b00      	cmp	r3, #0
 8018c9a:	f000 809f 	beq.w	8018ddc <_vfiprintf_r+0x1ec>
 8018c9e:	2300      	movs	r3, #0
 8018ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8018ca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018ca8:	f10a 0a01 	add.w	sl, sl, #1
 8018cac:	9304      	str	r3, [sp, #16]
 8018cae:	9307      	str	r3, [sp, #28]
 8018cb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018cb4:	931a      	str	r3, [sp, #104]	@ 0x68
 8018cb6:	4654      	mov	r4, sl
 8018cb8:	2205      	movs	r2, #5
 8018cba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018cbe:	4853      	ldr	r0, [pc, #332]	@ (8018e0c <_vfiprintf_r+0x21c>)
 8018cc0:	f7ef fab6 	bl	8008230 <memchr>
 8018cc4:	9a04      	ldr	r2, [sp, #16]
 8018cc6:	b9d8      	cbnz	r0, 8018d00 <_vfiprintf_r+0x110>
 8018cc8:	06d1      	lsls	r1, r2, #27
 8018cca:	bf44      	itt	mi
 8018ccc:	2320      	movmi	r3, #32
 8018cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018cd2:	0713      	lsls	r3, r2, #28
 8018cd4:	bf44      	itt	mi
 8018cd6:	232b      	movmi	r3, #43	@ 0x2b
 8018cd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8018ce0:	2b2a      	cmp	r3, #42	@ 0x2a
 8018ce2:	d015      	beq.n	8018d10 <_vfiprintf_r+0x120>
 8018ce4:	9a07      	ldr	r2, [sp, #28]
 8018ce6:	4654      	mov	r4, sl
 8018ce8:	2000      	movs	r0, #0
 8018cea:	f04f 0c0a 	mov.w	ip, #10
 8018cee:	4621      	mov	r1, r4
 8018cf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018cf4:	3b30      	subs	r3, #48	@ 0x30
 8018cf6:	2b09      	cmp	r3, #9
 8018cf8:	d94b      	bls.n	8018d92 <_vfiprintf_r+0x1a2>
 8018cfa:	b1b0      	cbz	r0, 8018d2a <_vfiprintf_r+0x13a>
 8018cfc:	9207      	str	r2, [sp, #28]
 8018cfe:	e014      	b.n	8018d2a <_vfiprintf_r+0x13a>
 8018d00:	eba0 0308 	sub.w	r3, r0, r8
 8018d04:	fa09 f303 	lsl.w	r3, r9, r3
 8018d08:	4313      	orrs	r3, r2
 8018d0a:	9304      	str	r3, [sp, #16]
 8018d0c:	46a2      	mov	sl, r4
 8018d0e:	e7d2      	b.n	8018cb6 <_vfiprintf_r+0xc6>
 8018d10:	9b03      	ldr	r3, [sp, #12]
 8018d12:	1d19      	adds	r1, r3, #4
 8018d14:	681b      	ldr	r3, [r3, #0]
 8018d16:	9103      	str	r1, [sp, #12]
 8018d18:	2b00      	cmp	r3, #0
 8018d1a:	bfbb      	ittet	lt
 8018d1c:	425b      	neglt	r3, r3
 8018d1e:	f042 0202 	orrlt.w	r2, r2, #2
 8018d22:	9307      	strge	r3, [sp, #28]
 8018d24:	9307      	strlt	r3, [sp, #28]
 8018d26:	bfb8      	it	lt
 8018d28:	9204      	strlt	r2, [sp, #16]
 8018d2a:	7823      	ldrb	r3, [r4, #0]
 8018d2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8018d2e:	d10a      	bne.n	8018d46 <_vfiprintf_r+0x156>
 8018d30:	7863      	ldrb	r3, [r4, #1]
 8018d32:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d34:	d132      	bne.n	8018d9c <_vfiprintf_r+0x1ac>
 8018d36:	9b03      	ldr	r3, [sp, #12]
 8018d38:	1d1a      	adds	r2, r3, #4
 8018d3a:	681b      	ldr	r3, [r3, #0]
 8018d3c:	9203      	str	r2, [sp, #12]
 8018d3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018d42:	3402      	adds	r4, #2
 8018d44:	9305      	str	r3, [sp, #20]
 8018d46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018e1c <_vfiprintf_r+0x22c>
 8018d4a:	7821      	ldrb	r1, [r4, #0]
 8018d4c:	2203      	movs	r2, #3
 8018d4e:	4650      	mov	r0, sl
 8018d50:	f7ef fa6e 	bl	8008230 <memchr>
 8018d54:	b138      	cbz	r0, 8018d66 <_vfiprintf_r+0x176>
 8018d56:	9b04      	ldr	r3, [sp, #16]
 8018d58:	eba0 000a 	sub.w	r0, r0, sl
 8018d5c:	2240      	movs	r2, #64	@ 0x40
 8018d5e:	4082      	lsls	r2, r0
 8018d60:	4313      	orrs	r3, r2
 8018d62:	3401      	adds	r4, #1
 8018d64:	9304      	str	r3, [sp, #16]
 8018d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d6a:	4829      	ldr	r0, [pc, #164]	@ (8018e10 <_vfiprintf_r+0x220>)
 8018d6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018d70:	2206      	movs	r2, #6
 8018d72:	f7ef fa5d 	bl	8008230 <memchr>
 8018d76:	2800      	cmp	r0, #0
 8018d78:	d03f      	beq.n	8018dfa <_vfiprintf_r+0x20a>
 8018d7a:	4b26      	ldr	r3, [pc, #152]	@ (8018e14 <_vfiprintf_r+0x224>)
 8018d7c:	bb1b      	cbnz	r3, 8018dc6 <_vfiprintf_r+0x1d6>
 8018d7e:	9b03      	ldr	r3, [sp, #12]
 8018d80:	3307      	adds	r3, #7
 8018d82:	f023 0307 	bic.w	r3, r3, #7
 8018d86:	3308      	adds	r3, #8
 8018d88:	9303      	str	r3, [sp, #12]
 8018d8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018d8c:	443b      	add	r3, r7
 8018d8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d90:	e76a      	b.n	8018c68 <_vfiprintf_r+0x78>
 8018d92:	fb0c 3202 	mla	r2, ip, r2, r3
 8018d96:	460c      	mov	r4, r1
 8018d98:	2001      	movs	r0, #1
 8018d9a:	e7a8      	b.n	8018cee <_vfiprintf_r+0xfe>
 8018d9c:	2300      	movs	r3, #0
 8018d9e:	3401      	adds	r4, #1
 8018da0:	9305      	str	r3, [sp, #20]
 8018da2:	4619      	mov	r1, r3
 8018da4:	f04f 0c0a 	mov.w	ip, #10
 8018da8:	4620      	mov	r0, r4
 8018daa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018dae:	3a30      	subs	r2, #48	@ 0x30
 8018db0:	2a09      	cmp	r2, #9
 8018db2:	d903      	bls.n	8018dbc <_vfiprintf_r+0x1cc>
 8018db4:	2b00      	cmp	r3, #0
 8018db6:	d0c6      	beq.n	8018d46 <_vfiprintf_r+0x156>
 8018db8:	9105      	str	r1, [sp, #20]
 8018dba:	e7c4      	b.n	8018d46 <_vfiprintf_r+0x156>
 8018dbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8018dc0:	4604      	mov	r4, r0
 8018dc2:	2301      	movs	r3, #1
 8018dc4:	e7f0      	b.n	8018da8 <_vfiprintf_r+0x1b8>
 8018dc6:	ab03      	add	r3, sp, #12
 8018dc8:	9300      	str	r3, [sp, #0]
 8018dca:	462a      	mov	r2, r5
 8018dcc:	4b12      	ldr	r3, [pc, #72]	@ (8018e18 <_vfiprintf_r+0x228>)
 8018dce:	a904      	add	r1, sp, #16
 8018dd0:	4630      	mov	r0, r6
 8018dd2:	f7fb f9c5 	bl	8014160 <_printf_float>
 8018dd6:	4607      	mov	r7, r0
 8018dd8:	1c78      	adds	r0, r7, #1
 8018dda:	d1d6      	bne.n	8018d8a <_vfiprintf_r+0x19a>
 8018ddc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018dde:	07d9      	lsls	r1, r3, #31
 8018de0:	d405      	bmi.n	8018dee <_vfiprintf_r+0x1fe>
 8018de2:	89ab      	ldrh	r3, [r5, #12]
 8018de4:	059a      	lsls	r2, r3, #22
 8018de6:	d402      	bmi.n	8018dee <_vfiprintf_r+0x1fe>
 8018de8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018dea:	f7fc fa4b 	bl	8015284 <__retarget_lock_release_recursive>
 8018dee:	89ab      	ldrh	r3, [r5, #12]
 8018df0:	065b      	lsls	r3, r3, #25
 8018df2:	f53f af1f 	bmi.w	8018c34 <_vfiprintf_r+0x44>
 8018df6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018df8:	e71e      	b.n	8018c38 <_vfiprintf_r+0x48>
 8018dfa:	ab03      	add	r3, sp, #12
 8018dfc:	9300      	str	r3, [sp, #0]
 8018dfe:	462a      	mov	r2, r5
 8018e00:	4b05      	ldr	r3, [pc, #20]	@ (8018e18 <_vfiprintf_r+0x228>)
 8018e02:	a904      	add	r1, sp, #16
 8018e04:	4630      	mov	r0, r6
 8018e06:	f7fb fc43 	bl	8014690 <_printf_i>
 8018e0a:	e7e4      	b.n	8018dd6 <_vfiprintf_r+0x1e6>
 8018e0c:	080192cf 	.word	0x080192cf
 8018e10:	080192d9 	.word	0x080192d9
 8018e14:	08014161 	.word	0x08014161
 8018e18:	08018bcd 	.word	0x08018bcd
 8018e1c:	080192d5 	.word	0x080192d5

08018e20 <_raise_r>:
 8018e20:	291f      	cmp	r1, #31
 8018e22:	b538      	push	{r3, r4, r5, lr}
 8018e24:	4605      	mov	r5, r0
 8018e26:	460c      	mov	r4, r1
 8018e28:	d904      	bls.n	8018e34 <_raise_r+0x14>
 8018e2a:	2316      	movs	r3, #22
 8018e2c:	6003      	str	r3, [r0, #0]
 8018e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8018e32:	bd38      	pop	{r3, r4, r5, pc}
 8018e34:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018e36:	b112      	cbz	r2, 8018e3e <_raise_r+0x1e>
 8018e38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018e3c:	b94b      	cbnz	r3, 8018e52 <_raise_r+0x32>
 8018e3e:	4628      	mov	r0, r5
 8018e40:	f000 f830 	bl	8018ea4 <_getpid_r>
 8018e44:	4622      	mov	r2, r4
 8018e46:	4601      	mov	r1, r0
 8018e48:	4628      	mov	r0, r5
 8018e4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018e4e:	f000 b817 	b.w	8018e80 <_kill_r>
 8018e52:	2b01      	cmp	r3, #1
 8018e54:	d00a      	beq.n	8018e6c <_raise_r+0x4c>
 8018e56:	1c59      	adds	r1, r3, #1
 8018e58:	d103      	bne.n	8018e62 <_raise_r+0x42>
 8018e5a:	2316      	movs	r3, #22
 8018e5c:	6003      	str	r3, [r0, #0]
 8018e5e:	2001      	movs	r0, #1
 8018e60:	e7e7      	b.n	8018e32 <_raise_r+0x12>
 8018e62:	2100      	movs	r1, #0
 8018e64:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018e68:	4620      	mov	r0, r4
 8018e6a:	4798      	blx	r3
 8018e6c:	2000      	movs	r0, #0
 8018e6e:	e7e0      	b.n	8018e32 <_raise_r+0x12>

08018e70 <raise>:
 8018e70:	4b02      	ldr	r3, [pc, #8]	@ (8018e7c <raise+0xc>)
 8018e72:	4601      	mov	r1, r0
 8018e74:	6818      	ldr	r0, [r3, #0]
 8018e76:	f7ff bfd3 	b.w	8018e20 <_raise_r>
 8018e7a:	bf00      	nop
 8018e7c:	20000304 	.word	0x20000304

08018e80 <_kill_r>:
 8018e80:	b538      	push	{r3, r4, r5, lr}
 8018e82:	4d07      	ldr	r5, [pc, #28]	@ (8018ea0 <_kill_r+0x20>)
 8018e84:	2300      	movs	r3, #0
 8018e86:	4604      	mov	r4, r0
 8018e88:	4608      	mov	r0, r1
 8018e8a:	4611      	mov	r1, r2
 8018e8c:	602b      	str	r3, [r5, #0]
 8018e8e:	f7f4 ff1d 	bl	800dccc <_kill>
 8018e92:	1c43      	adds	r3, r0, #1
 8018e94:	d102      	bne.n	8018e9c <_kill_r+0x1c>
 8018e96:	682b      	ldr	r3, [r5, #0]
 8018e98:	b103      	cbz	r3, 8018e9c <_kill_r+0x1c>
 8018e9a:	6023      	str	r3, [r4, #0]
 8018e9c:	bd38      	pop	{r3, r4, r5, pc}
 8018e9e:	bf00      	nop
 8018ea0:	20000a38 	.word	0x20000a38

08018ea4 <_getpid_r>:
 8018ea4:	f7f4 bf0a 	b.w	800dcbc <_getpid>

08018ea8 <roundf>:
 8018ea8:	ee10 0a10 	vmov	r0, s0
 8018eac:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8018eb0:	3a7f      	subs	r2, #127	@ 0x7f
 8018eb2:	2a16      	cmp	r2, #22
 8018eb4:	dc15      	bgt.n	8018ee2 <roundf+0x3a>
 8018eb6:	2a00      	cmp	r2, #0
 8018eb8:	da08      	bge.n	8018ecc <roundf+0x24>
 8018eba:	3201      	adds	r2, #1
 8018ebc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8018ec0:	d101      	bne.n	8018ec6 <roundf+0x1e>
 8018ec2:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8018ec6:	ee00 3a10 	vmov	s0, r3
 8018eca:	4770      	bx	lr
 8018ecc:	4907      	ldr	r1, [pc, #28]	@ (8018eec <roundf+0x44>)
 8018ece:	4111      	asrs	r1, r2
 8018ed0:	4201      	tst	r1, r0
 8018ed2:	d0fa      	beq.n	8018eca <roundf+0x22>
 8018ed4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8018ed8:	4113      	asrs	r3, r2
 8018eda:	4403      	add	r3, r0
 8018edc:	ea23 0301 	bic.w	r3, r3, r1
 8018ee0:	e7f1      	b.n	8018ec6 <roundf+0x1e>
 8018ee2:	2a80      	cmp	r2, #128	@ 0x80
 8018ee4:	d1f1      	bne.n	8018eca <roundf+0x22>
 8018ee6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8018eea:	4770      	bx	lr
 8018eec:	007fffff 	.word	0x007fffff

08018ef0 <_init>:
 8018ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ef2:	bf00      	nop
 8018ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018ef6:	bc08      	pop	{r3}
 8018ef8:	469e      	mov	lr, r3
 8018efa:	4770      	bx	lr

08018efc <_fini>:
 8018efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018efe:	bf00      	nop
 8018f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018f02:	bc08      	pop	{r3}
 8018f04:	469e      	mov	lr, r3
 8018f06:	4770      	bx	lr
