GQSPI_RX_THRESHOLD_OFST	,	V_52
parent	,	V_189
GQSPI_GENFIFO_BUS_LOWER	,	V_18
dma_addr_t	,	T_5
unprepare_transfer_hardware	,	V_182
zynqmp_gqspi_write	,	F_3
writel_relaxed	,	F_4
prepare_transfer_hardware	,	V_181
zynqmp_qspi_suspend	,	F_34
rxbuf	,	V_61
dev	,	V_15
len	,	V_148
"ref_clk clock not found.\n"	,	L_12
clk_dis_pclk	,	V_172
GQSPI_ISR_IDR_MASK	,	V_126
"Invalid slave select\n"	,	L_1
spi_unregister_master	,	F_56
genfifoentry	,	V_73
GQSPI_QSPIDMA_DST_CTRL_OFST	,	V_56
tempcount	,	V_155
req_hz	,	V_86
DMA_FROM_DEVICE	,	V_106
"irq resource not found\n"	,	L_14
"ref_clk"	,	L_11
GQSPI_GEN_FIFO_THRESHOLD_RESET_VAL	,	V_55
GQSPI_IER_TXNOT_FULL_MASK	,	V_161
SPI_TX_QUAD	,	V_188
"pclk clock not found.\n"	,	L_9
zynqmp_qspi_init_hw	,	F_7
GQSPI_EN_OFST	,	V_34
zynqmp_qspi_remove	,	F_55
dma_addr	,	V_104
size	,	V_60
slavebus	,	V_8
zynqmp_qspi_selectspimode	,	F_28
intermediate	,	V_99
__maybe_unused	,	T_7
of_node	,	V_169
GQSPI_TXD_DEPTH	,	V_149
SPI_CPOL	,	V_94
device	,	V_163
spi_master_get_devdata	,	F_10
IRQ_NONE	,	V_114
GQSPI_RX_FIFO_THRESHOLD	,	V_53
GQSPI_DEFAULT_NUM_CS	,	V_177
GQSPI_LPBK_DLY_ADJ_USE_LPBK_MASK	,	V_49
GQSPI_IMASK_OFST	,	V_118
GQSPI_SELECT_FLASH_BUS_BOTH	,	V_16
GQSPI_LPBK_DLY_ADJ_OFST	,	V_48
transfer_one	,	V_180
GQSPI_IDR_OFST	,	V_30
EBUSY	,	V_97
GQSPI_GENFIFO_RX	,	V_144
num_chipselect	,	V_176
devm_ioremap_resource	,	F_44
u8	,	T_2
GQSPI_CFG_WP_HOLD_MASK	,	V_40
zynqmp_process_dma_irq	,	F_24
zynq_qspi_setuprxdma	,	F_29
GQSPI_CFG_GEN_FIFO_START_MODE_MASK	,	V_37
clk_dis_all	,	V_174
GQSPI_GENFIFO_CS_LOWER	,	V_11
GQSPI_ISR_GENFIFOEMPTY_MASK	,	V_81
GQSPI_SELECT_FLASH_CS_UPPER	,	V_13
irq	,	V_112
regs	,	V_4
spi_device	,	V_69
spi_master_suspend	,	F_37
zynqmp_gqspi_selectslave	,	F_5
rx_rem	,	V_134
GQSPI_SEL_MASK	,	V_24
GQSPI_GF_THRESHOLD_OFST	,	V_54
jiffies	,	V_80
GQSPI_GENFIFO_IMM_DATA_MASK	,	V_154
platform_device	,	V_164
tx_buf	,	V_152
dma_align	,	V_136
GQSPI_QSPIDMA_DST_CTRL_RESET_VAL	,	V_57
pclk	,	V_68
zynqmp_qspi_resume	,	F_38
GQSPI_GENFIFO_CS_UPPER	,	V_12
GQSPI_BAUD_DIV_SHIFT	,	V_91
GQSPI_BAUD_DIV_MAX	,	V_90
instanceptr	,	V_6
GQSPI_QSPIDMA_DST_I_EN_OFST	,	V_162
max_speed_hz	,	V_89
"pclk"	,	L_8
zynqmp_unprepare_transfer_hardware	,	F_12
GQSPI_GENFIFO_TX	,	V_146
GQSPI_IDR_ALL_MASK	,	V_31
GQSPI_QSPIDMA_DST_I_DIS_OFST	,	V_32
GQSPI_TXD_OFST	,	V_102
platform_get_irq	,	F_49
ret	,	V_65
res	,	V_167
GQSPI_FIFO_CTRL_OFST	,	V_44
GQSPI_RX_FIFO_FILL	,	V_124
count	,	V_98
GQSPI_ISR_OFST	,	V_25
GQSPI_GENFIFO_DATA_XFER	,	V_145
imm_data	,	V_157
clk_get_rate	,	F_20
readl_relaxed	,	F_2
tx_nbits	,	V_147
name	,	V_175
platform_get_resource	,	F_43
"Chip select timed out\n"	,	L_3
bytes_to_transfer	,	V_100
xqspi	,	V_2
GQSPI_MODE_IO	,	V_139
GQSPI_IER_TXEMPTY_MASK	,	V_160
dma_map_single	,	F_30
timeout	,	V_72
SPI_BPW_MASK	,	F_51
dev_err	,	F_18
GQSPI_SELECT_FLASH_CS_BOTH	,	V_9
GQSPI_CFG_EN_POLL_TO_MASK	,	V_39
ulong	,	T_3
dma_mapping_error	,	F_31
rx_bytes	,	V_133
GQSPI_EN_MASK	,	V_58
spi_master_resume	,	F_39
mask	,	V_116
GQSPI_CFG_MODE_EN_DMA_MASK	,	V_142
GQSPI_SELECT_MODE_QUADSPI	,	V_130
genfifobus	,	V_17
GQSPI_IER_RXEMPTY_MASK	,	V_111
devm_clk_get	,	F_47
spi_finalize_current_transfer	,	F_27
clk_rate	,	V_85
"Cannot enable APB clock.\n"	,	L_6
GQSPI_QSPIDMA_DST_I_EN_DONE_MASK	,	V_107
clk_disable_unprepare	,	F_53
speed_hz	,	V_88
setup	,	V_178
GQSPI_TX_FIFO_FILL	,	V_121
zynqmp_gqspi_read	,	F_1
clk_disable	,	F_13
ENOMEM	,	V_168
zynqmp_prepare_transfer_hardware	,	F_9
GQSPI_CFG_ENDIAN_MASK	,	V_38
spi_master_put	,	F_54
spi_master	,	V_63
baud_rate_val	,	V_87
SPI_CPHA	,	V_93
GQSPI_CFG_BAUD_RATE_DIV_SHIFT	,	V_95
to_platform_device	,	F_35
bytes_to_receive	,	V_62
"ERR:rxdma:memory not mapped\n"	,	L_5
zynqmp_qspi_txrxsetup	,	F_32
zynqmp_qspi	,	V_1
val	,	V_5
GQSPI_QSPIDMA_DST_INTR_ALL_MASK	,	V_33
GQSPI_DMA_UNALIGN	,	V_138
GQSPI_GENFIFO_EXP_START	,	V_159
clk_enable	,	F_11
GQSPI_IRQ_MASK	,	V_125
zynqmp_qspi_probe	,	F_40
GQSPI_SELECT_MODE_SPI	,	V_132
GQSPI_FIFO_CTRL_RST_RX_FIFO_MASK	,	V_45
zynqmp_qspi_start_transfer	,	F_33
dma_unmap_single	,	F_25
IRQ_HANDLED	,	V_122
status	,	V_115
GQSPI_IER_GENFIFOEMPTY_MASK	,	V_109
GQSPI_QSPIDMA_DST_STS_WTC	,	V_29
GQSPI_CFG_MODE_EN_MASK	,	V_36
SPI_RX_DUAL	,	V_185
GQSPI_QSPIDMA_DST_ADDR_OFST	,	V_140
GQSPI_QSPIDMA_DST_SIZE_OFST	,	V_143
mode_bits	,	V_184
GQSPI_GENFIFO_MODE_DUALSPI	,	V_129
GQSPI_CFG_CLK_POL_MASK	,	V_43
GQSPI_ISR_TXEMPTY_MASK	,	V_82
zynqmp_qspi_readrxfifo	,	F_23
GQSPI_MODE_DMA	,	V_119
clk_prepare_enable	,	F_48
GQSPI_GENFIFO_BUS_UPPER	,	V_19
"Unable to enable APB clock.\n"	,	L_10
GQSPI_GENFIFO_CS_HOLD	,	V_77
set_cs	,	V_179
dma_rx_bytes	,	V_105
GQSPI_IER_OFST	,	V_108
GQSPI_QSPIDMA_DST_ADDR_MSB_OFST	,	V_141
dma_status	,	V_117
GQSPI_QSPIDMA_DST_I_STS_DONE_MASK	,	V_123
remove_master	,	V_171
"Invalid slave bus\n"	,	L_2
is_high	,	V_71
transfer_len	,	V_151
config_reg	,	V_22
data	,	V_59
GQSPI_SELECT_FLASH_CS_LOWER	,	V_14
GQSPI_GENFIFO_MODE_QUADSPI	,	V_131
GQSPI_SELECT_FLASH_BUS_UPPER	,	V_20
"Cannot enable device clock.\n"	,	L_7
mode	,	V_92
pdev	,	V_165
u32	,	T_1
GQSPI_GENFIFO_CS_SETUP	,	V_76
GQSPI_GENFIFO_EXP	,	V_158
SPI_TX_DUAL	,	V_187
GQSPI_ISR_WR_TO_CLR_MASK	,	V_26
GQSPI_RXD_OFST	,	V_103
SPI_RX_QUAD	,	V_186
time_after_eq	,	F_17
exponent	,	V_156
GQSPI_TX_FIFO_THRESHOLD_RESET_VAL	,	V_51
offset	,	V_3
resource	,	V_166
spi_transfer	,	V_83
"Invalid SPI mode\n"	,	L_4
rx_buf	,	V_153
GQSPI_SELECT_FLASH_BUS_LOWER	,	V_21
GQSPI_IER_RXNEMPTY_MASK	,	V_110
uintptr_t	,	V_137
clk_err	,	V_67
PTR_ERR	,	F_46
qspi	,	V_70
rx_nbits	,	V_150
transfer	,	V_84
zynqmp_qspi_chipselect	,	F_14
GQSPI_GEN_FIFO_OFST	,	V_78
zynqmp_qspi_irq	,	F_26
platform_set_drvdata	,	F_42
slavecs	,	V_7
GQSPI_QSPIDMA_DST_STS_OFST	,	V_28
"request_irq failed\n"	,	L_15
zynqmp_qspi_copy_read_data	,	F_8
platform_get_drvdata	,	F_36
ENXIO	,	V_173
spimode	,	V_127
GQSPI_CFG_START_GEN_FIFO_MASK	,	V_79
zynqmp_qspi_filltxfifo	,	F_22
GQSPI_CFG_CLK_PHA_MASK	,	V_42
GQSPI_GENFIFO_MODE_SPI	,	V_75
spi_register_master	,	F_52
msecs_to_jiffies	,	F_15
zynqmp_qspi_setup_transfer	,	F_19
GQSPI_FIFO_CTRL_RST_GEN_FIFO_MASK	,	V_47
GQSPI_TX_THRESHOLD_OFST	,	V_50
busy	,	V_96
zynqmp_qspi_setup	,	F_21
GQSPI_ISR_TXNOT_FULL_MASK	,	V_120
addr	,	V_135
IORESOURCE_MEM	,	V_170
genfifocs	,	V_10
GQSPI_QSPIDMA_DST_I_STS_OFST	,	V_27
GQSPI_SEL_OFST	,	V_23
GQSPI_CONFIG_OFST	,	V_35
irqreturn_t	,	T_4
refclk	,	V_66
dev_warn	,	F_6
bits_per_word_mask	,	V_183
GQSPI_FIFO_CTRL_RST_TX_FIFO_MASK	,	V_46
master	,	V_64
dev_id	,	V_113
u64	,	T_6
"Unable to enable device clock.\n"	,	L_13
txbuf	,	V_101
statusreg	,	V_74
GQSPI_SELECT_MODE_DUALSPI	,	V_128
GQSPI_CFG_BAUD_RATE_DIV_MASK	,	V_41
cpu_relax	,	F_16
spi_alloc_master	,	F_41
IS_ERR	,	F_45
devm_request_irq	,	F_50
