#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 19 00:15:57 2025
# Process ID: 42084
# Current directory: C:/Users/xiang/ee2026_Project/project_shit
# Command line: vivado.exe -mode batch -source build_all.tcl
# Log file: C:/Users/xiang/ee2026_Project/project_shit/vivado.log
# Journal file: C:/Users/xiang/ee2026_Project/project_shit\vivado.jou
#-----------------------------------------------------------
source build_all.tcl
# puts "=========================================="
==========================================
# puts "Starting Full Build Process"
Starting Full Build Process
# puts "=========================================="
==========================================
# open_project C:/Users/xiang/ee2026_Project/project_shit/project_shit.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/xiang/ee2026_Project/project_vivado/features/parser/data_parser_accumulator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/xiang/ee2026_Project/project_vivado/features/parser/data_parser.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/xiang/ee2026_Project/project_vivado/sim/tb_parser_only.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
# puts "\n=========================================="

==========================================
# puts "Step 1: Running Synthesis"
Step 1: Running Synthesis
# puts "=========================================="
==========================================
# reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1

# launch_runs synth_1 -jobs 4
[Sun Oct 19 00:16:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Oct 19 00:16:03 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41596 
ERROR: [Synth 8-1031] current_char is not declared [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:86]
WARNING: [Synth 8-1751] cannot index into non-array font_row_data [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:135]
INFO: [Synth 8-2350] module calc_mode_module ignored due to previous errors [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
Failed to read verilog 'C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:14:58 2025...

*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5284 
WARNING: [Synth 8-1751] cannot index into non-array font_row_data [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:139]
WARNING: [Synth 8-1751] cannot index into non-array font_row_data [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:120]
WARNING: [Synth 8-2611] redeclaration of ansi port current_main_mode is not allowed [C:/Users/xiang/ee2026_Project/project_vivado/main.v:313]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 397.895 ; gain = 111.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
	Parameter MODE_OFF bound to: 2'b00 
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter MODE_CALCULATOR bound to: 2'b10 
	Parameter MODE_GRAPHER bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'display_handler' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'flexible_timer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
	Parameter BASYS_CLOCK bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flexible_timer' (1#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
WARNING: [Synth 8-350] instance 'oled_display_inst' of module 'Oled_Display' requires 14 connections, but only 10 given [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:27]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_handler' (4#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer_array' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
	Parameter DEBOUNCE_COUNT bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (5#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer_array' (6#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'off_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'off_module' (7#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_oled' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_oled' (8#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_vga' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter H_RES bound to: 640 - type: integer 
	Parameter V_RES bound to: 480 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter CHAR_COUNT_ROW_1 bound to: 6 - type: integer 
	Parameter X_START_ROW_1 bound to: 296 - type: integer 
	Parameter Y_START_ROW_1 bound to: 208 - type: integer 
	Parameter CHAR_COUNT_ROW_2 bound to: 10 - type: integer 
	Parameter X_START_ROW_2 bound to: 280 - type: integer 
	Parameter Y_START_ROW_2 bound to: 224 - type: integer 
	Parameter CHAR_COUNT_ROW_3 bound to: 10 - type: integer 
	Parameter X_START_ROW_3 bound to: 280 - type: integer 
	Parameter Y_START_ROW_3 bound to: 272 - type: integer 
	Parameter CHAR_COUNT_ROW_4 bound to: 7 - type: integer 
	Parameter X_START_ROW_4 bound to: 292 - type: integer 
	Parameter Y_START_ROW_4 bound to: 308 - type: integer 
	Parameter SELECTION_COLOR bound to: 12'b000000000000 
	Parameter SELECTION_BG_COLOR bound to: 12'b111111111111 
	Parameter TEXT_COLOR bound to: 12'b111111111111 
	Parameter BG_COLOR bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_font' [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-42260-Plup1/realtime/blk_mem_gen_font_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_font' (9#1) [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-42260-Plup1/realtime/blk_mem_gen_font_stub.v:6]
WARNING: [Synth 8-350] instance 'font_rom_inst' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:110]
WARNING: [Synth 8-6014] Unused sequential element char_index_reg_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:174]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_vga' (10#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_mode_module' (11#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
WARNING: [Synth 8-350] instance 'welcome_mode_module_inst' of module 'welcome_mode_module' requires 12 connections, but only 11 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:156]
INFO: [Synth 8-6157] synthesizing module 'oled_keypad' [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
	Parameter OLED_WIDTH bound to: 96 - type: integer 
	Parameter OLED_HEIGHT bound to: 64 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter INPUT_Y_START bound to: 0 - type: integer 
	Parameter INPUT_Y_END bound to: 7 - type: integer 
	Parameter KEYPAD_Y_START bound to: 12 - type: integer 
	Parameter PAGE_NUMBERS bound to: 1'b0 
	Parameter PAGE_FUNCTIONS bound to: 1'b1 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter PAGE1_ROWS bound to: 4 - type: integer 
	Parameter PAGE1_COLS bound to: 5 - type: integer 
	Parameter PAGE1_CELL_WIDTH bound to: 19 - type: integer 
	Parameter PAGE1_CELL_HEIGHT bound to: 13 - type: integer 
	Parameter PAGE1_TOTAL_WIDTH bound to: 95 - type: integer 
	Parameter PAGE1_X_START bound to: 0 - type: integer 
	Parameter PAGE2_ROWS bound to: 3 - type: integer 
	Parameter PAGE2_COLS bound to: 3 - type: integer 
	Parameter PAGE2_CELL_WIDTH bound to: 32 - type: integer 
	Parameter PAGE2_CELL_HEIGHT bound to: 17 - type: integer 
	Parameter PAGE2_X_START bound to: 0 - type: integer 
	Parameter CHAR_SQRT bound to: 8'b11111011 
	Parameter CHAR_PI bound to: 8'b11100011 
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:339]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:689]
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:859]
INFO: [Synth 8-6155] done synthesizing module 'oled_keypad' (12#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
WARNING: [Synth 8-350] instance 'oled_keypad_inst' of module 'oled_keypad' requires 12 connections, but only 8 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:195]
INFO: [Synth 8-6157] synthesizing module 'key_to_ascii_converter' [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-6155] done synthesizing module 'key_to_ascii_converter' (13#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
	Parameter TEXT_BOX_Y_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_Y_END bound to: 50 - type: integer 
	Parameter TEXT_BOX_X_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_X_END bound to: 630 - type: integer 
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter TEXT_START_X bound to: 15 - type: integer 
	Parameter TEXT_START_Y bound to: 15 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (8) of module 'blk_mem_gen_font' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:101]
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:97]
ERROR: [Synth 8-373] invalid index for scalar 'font_row_data' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:139]
ERROR: [Synth 8-6156] failed synthesizing module 'calc_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'Top_Student' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.645 ; gain = 203.480
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 12 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:16:17 2025...
[Sun Oct 19 00:16:18 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 294.441 ; gain = 0.000
# set synth_status [get_property STATUS [get_runs synth_1]]
# set synth_progress [get_property PROGRESS [get_runs synth_1]]
# puts "\nSynthesis Status: $synth_status"

Synthesis Status: synth_design ERROR
# puts "Synthesis Progress: $synth_progress"
Synthesis Progress: 0%
# if {$synth_status != "synth_design Complete!"} {
#     puts "\nERROR: Synthesis failed!"
#     puts "Check the synthesis log for errors."
#     exit 1
# }

ERROR: Synthesis failed!
Check the synthesis log for errors.
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:16:18 2025...
