{"Source Block": ["oh/elink/hdl/etx_protocol.v@182:196@HdlStmAssign", "\t\t\t        ~tx_write,5'b0,tx_burst_reg,1'b0,                     //8-15\n\t\t\t        tx_ctrlmode[3:0],tx_dstaddr[31:28],                   //0-7\n\t\t\t        16'b0 \t\t\t\t                      //garbage\n\t\t\t        };\n   \n   assign tx_cycle2[63:0]   = {tx_srcaddr[15:0],                                      //48-63\n\t\t\t       tx_srcaddr[31:16],                                     //32-47\n\t\t\t       tx_data[15:0],                                         //16-31\n\t\t\t       tx_data[31:16]\t\t\t                      //0-15\n\t\t\t       };\n\t\t\t       \n   assign tx_data_slow[63:0]  = (tx_state[2:0]==`TX_START) ? tx_cycle1[63:0] : \n\t\t\t\t                             tx_cycle2[63:0];\n \n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[187, "   assign tx_cycle2[63:0]   = {tx_srcaddr[15:0],                                      //48-63\n"], [188, "\t\t\t       tx_srcaddr[31:16],                                     //32-47\n"], [189, "\t\t\t       tx_data[15:0],                                         //16-31\n"], [190, "\t\t\t       tx_data[31:16]\t\t\t                      //0-15\n"]], "Add": [[190, "   assign tx_cycle2[63:0]   = {tx_srcaddr[15:0],                                   //48-63\n"], [190, "\t\t\t       tx_srcaddr[31:16],                                  //32-47\n"], [190, "\t\t\t       tx_data[15:0],                                      //16-31\n"], [190, "\t\t\t       tx_data[31:16]\t\t\t                   //0-15\n"]]}}