{"Source Block": ["verilog-ethernet/rtl/axis_frame_join_4.v@94:104@HdlIdDef", "    STATE_TRANSFER = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n\nreg [7:0] input_tdata;\nreg input_tvalid;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_join_4.v@91:101", "localparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_WRITE_TAG = 2'd1,\n    STATE_TRANSFER = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@93:103", "    STATE_WRITE_TAG = 2'd1,\n    STATE_TRANSFER = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n\nreg [7:0] input_tdata;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@93:103", "    STATE_WRITE_TAG = 2'd1,\n    STATE_TRANSFER = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n\nreg [7:0] input_tdata;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@96:106", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n\nreg [7:0] input_tdata;\nreg input_tvalid;\nreg input_tlast;\nreg input_tuser;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@89:99", "\n// state register\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_WRITE_TAG = 2'd1,\n    STATE_TRANSFER = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@94:104", "    STATE_TRANSFER = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n\nreg [7:0] input_tdata;\nreg input_tvalid;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@96:106", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n\nreg [7:0] input_tdata;\nreg input_tvalid;\nreg input_tlast;\nreg input_tuser;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@98:108", "reg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n\nreg [7:0] input_tdata;\nreg input_tvalid;\nreg input_tlast;\nreg input_tuser;\n\nreg output_tuser_reg = 0, output_tuser_next;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@91:101", "localparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_WRITE_TAG = 2'd1,\n    STATE_TRANSFER = 2'd2;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [2:0] frame_ptr_reg = 0, frame_ptr_next;\nreg [1:0] port_sel_reg = 0, port_sel_next;\n\nreg busy_reg = 0, busy_next;\n"]], "Diff Content": {"Delete": [[99, "reg [1:0] port_sel_reg = 0, port_sel_next;\n"]], "Add": [[99, "reg [2:0] frame_ptr_reg = 3'd0, frame_ptr_next;\n"], [99, "reg [1:0] port_sel_reg = 2'd0, port_sel_next;\n"]]}}