###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        68078   # Number of WRITE/WRITEP commands
num_reads_done                 =       363997   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       299996   # Number of read row buffer hits
num_read_cmds                  =       363997   # Number of READ/READP commands
num_writes_done                =        68085   # Number of read requests issued
num_write_row_hits             =        49450   # Number of write row buffer hits
num_act_cmds                   =        82858   # Number of ACT commands
num_pre_cmds                   =        82833   # Number of PRE commands
num_ondemand_pres              =        62727   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9216908   # Cyles of rank active rank.0
rank_active_cycles.1           =      8924135   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       783092   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1075865   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       394321   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2917   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1118   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2052   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1907   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          519   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          442   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          837   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1601   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1592   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24777   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          230   # Write cmd latency (cycles)
write_latency[40-59]           =          424   # Write cmd latency (cycles)
write_latency[60-79]           =         1050   # Write cmd latency (cycles)
write_latency[80-99]           =         1998   # Write cmd latency (cycles)
write_latency[100-119]         =         2843   # Write cmd latency (cycles)
write_latency[120-139]         =         3734   # Write cmd latency (cycles)
write_latency[140-159]         =         4071   # Write cmd latency (cycles)
write_latency[160-179]         =         4220   # Write cmd latency (cycles)
write_latency[180-199]         =         3912   # Write cmd latency (cycles)
write_latency[200-]            =        45585   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       192302   # Read request latency (cycles)
read_latency[40-59]            =        55112   # Read request latency (cycles)
read_latency[60-79]            =        45235   # Read request latency (cycles)
read_latency[80-99]            =        12884   # Read request latency (cycles)
read_latency[100-119]          =        10146   # Read request latency (cycles)
read_latency[120-139]          =         8087   # Read request latency (cycles)
read_latency[140-159]          =         4431   # Read request latency (cycles)
read_latency[160-179]          =         3320   # Read request latency (cycles)
read_latency[180-199]          =         2851   # Read request latency (cycles)
read_latency[200-]             =        29629   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.39845e+08   # Write energy
read_energy                    =  1.46764e+09   # Read energy
act_energy                     =  2.26699e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.75884e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.16415e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75135e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.56866e+09   # Active standby energy rank.1
average_read_latency           =      78.6536   # Average read request latency (cycles)
average_interarrival           =      23.1435   # Average request interarrival latency (cycles)
total_energy                   =  1.49511e+10   # Total energy (pJ)
average_power                  =      1495.11   # Average power (mW)
average_bandwidth              =       3.6871   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        97205   # Number of WRITE/WRITEP commands
num_reads_done                 =       400712   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       326640   # Number of read row buffer hits
num_read_cmds                  =       400712   # Number of READ/READP commands
num_writes_done                =        97212   # Number of read requests issued
num_write_row_hits             =        72173   # Number of write row buffer hits
num_act_cmds                   =        99384   # Number of ACT commands
num_pre_cmds                   =        99359   # Number of PRE commands
num_ondemand_pres              =        77090   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9061642   # Cyles of rank active rank.0
rank_active_cycles.1           =      9032230   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       938358   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       967770   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       460886   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2236   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1085   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2185   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1773   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          463   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          441   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          843   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1675   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1560   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24777   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          307   # Write cmd latency (cycles)
write_latency[40-59]           =          559   # Write cmd latency (cycles)
write_latency[60-79]           =         1290   # Write cmd latency (cycles)
write_latency[80-99]           =         2750   # Write cmd latency (cycles)
write_latency[100-119]         =         3875   # Write cmd latency (cycles)
write_latency[120-139]         =         5300   # Write cmd latency (cycles)
write_latency[140-159]         =         6153   # Write cmd latency (cycles)
write_latency[160-179]         =         6552   # Write cmd latency (cycles)
write_latency[180-199]         =         6304   # Write cmd latency (cycles)
write_latency[200-]            =        64110   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       189298   # Read request latency (cycles)
read_latency[40-59]            =        65543   # Read request latency (cycles)
read_latency[60-79]            =        55178   # Read request latency (cycles)
read_latency[80-99]            =        17036   # Read request latency (cycles)
read_latency[100-119]          =        12173   # Read request latency (cycles)
read_latency[120-139]          =         9831   # Read request latency (cycles)
read_latency[140-159]          =         5189   # Read request latency (cycles)
read_latency[160-179]          =         4165   # Read request latency (cycles)
read_latency[180-199]          =         3321   # Read request latency (cycles)
read_latency[200-]             =        38978   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.85247e+08   # Write energy
read_energy                    =  1.61567e+09   # Read energy
act_energy                     =  2.71915e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.50412e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.6453e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65446e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63611e+09   # Active standby energy rank.1
average_read_latency           =      91.7958   # Average read request latency (cycles)
average_interarrival           =      20.0832   # Average request interarrival latency (cycles)
total_energy                   =   1.5283e+10   # Total energy (pJ)
average_power                  =       1528.3   # Average power (mW)
average_bandwidth              =      4.24895   # Average bandwidth
