// Seed: 1506525099
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  tri0 id_3 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5
);
  tri0 id_7 = 1'd0;
  module_0(
      id_3, id_5
  );
endmodule
module module_2 (
    output wand id_0,
    output wand id_1
    , id_11,
    input tri0 id_2
    , id_12,
    input supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6
    , id_13,
    output logic id_7,
    input tri0 id_8,
    input wire id_9
);
  always @(id_9 or negedge id_9) begin
    id_7 <= 1;
  end
  module_0(
      id_8, id_9
  );
endmodule
