// Seed: 1365321470
module module_0;
  wire id_1;
  always @(*) id_1 = id_1;
  module_2();
endmodule
module module_1 ();
  wire id_1;
  module_0();
  tri0 id_2 = (1 == id_2);
endmodule
module module_2 ();
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  always
    case (1)
      1: id_1 = id_2;
      id_2 - 1: id_2 = 1;
      default: begin
        id_2 <= id_2;
      end
    endcase
  module_2();
  assign id_1 = id_2;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  module_2();
  assign id_2 = id_3;
  initial forever id_1 = #1 id_1;
endmodule
