// Seed: 732201475
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(negedge 1) id_4)
  else $display(~id_2, 1, 1);
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  not primCall (id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2;
  id_2(
      .id_0(1), .id_1(1)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge id_2);
  wor id_8 = id_2 == 1 - 1;
  assign id_4 = 1;
  wire id_9;
  wor  id_10;
  assign id_8 = 1'b0 & id_7;
  assign id_8 = id_4;
  assign id_8 = 1;
  static id_11(
      .id_0({id_1, 1'b0 == 1'b0}),
      .id_1(id_3),
      .id_2(id_2 / id_1 - id_8 + id_4),
      .sum(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_3),
      .id_6(1'b0),
      .id_7(id_1),
      .id_8(1),
      .id_9(id_9),
      .id_10("")
  );
  assign id_2  = 1;
  assign id_10 = 1;
  always @(posedge (1) or posedge 1) id_2 = id_3;
  module_2 modCall_1 ();
endmodule
