<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\impl\gwsynthesis\fpga_npu.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 24 08:53:25 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8127</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8192</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sclk </td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>Base</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td></td>
<td></td>
<td>rpll_clk </td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>42.328</td>
<td>23.625
<td>0.000</td>
<td>21.164</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>63.492</td>
<td>15.750
<td>0.000</td>
<td>31.746</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>50.000(MHz)</td>
<td>145.789(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>47.250(MHz)</td>
<td>47.734(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rpll_clk</td>
<td>47.250(MHz)</td>
<td>70.202(MHz)</td>
<td>5</td>
<td>npu_inst/tp_inst/mul_inst </td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.215</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.549</td>
</tr>
<tr>
<td>2</td>
<td>0.637</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>20.127</td>
</tr>
<tr>
<td>3</td>
<td>0.834</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.930</td>
</tr>
<tr>
<td>4</td>
<td>1.269</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.495</td>
</tr>
<tr>
<td>5</td>
<td>1.526</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_6_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.238</td>
</tr>
<tr>
<td>6</td>
<td>1.610</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.154</td>
</tr>
<tr>
<td>7</td>
<td>1.636</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.128</td>
</tr>
<tr>
<td>8</td>
<td>1.763</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.001</td>
</tr>
<tr>
<td>9</td>
<td>1.822</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_5_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.942</td>
</tr>
<tr>
<td>10</td>
<td>2.174</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
<td>npu_inst/tp_inst/dot_a[8]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.590</td>
</tr>
<tr>
<td>11</td>
<td>2.174</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
<td>npu_inst/tp_inst/dot_a[6]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.590</td>
</tr>
<tr>
<td>12</td>
<td>2.188</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
<td>npu_inst/tp_inst/dot_a[3]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.576</td>
</tr>
<tr>
<td>13</td>
<td>2.219</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_7_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.545</td>
</tr>
<tr>
<td>14</td>
<td>2.304</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[8][1]_4_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.817</td>
</tr>
<tr>
<td>15</td>
<td>2.304</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.817</td>
</tr>
<tr>
<td>16</td>
<td>2.357</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[12][3]_2_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.763</td>
</tr>
<tr>
<td>17</td>
<td>2.357</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[12][3]_3_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.763</td>
</tr>
<tr>
<td>18</td>
<td>2.501</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.263</td>
</tr>
<tr>
<td>19</td>
<td>2.561</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[8][2]_5_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.560</td>
</tr>
<tr>
<td>20</td>
<td>2.607</td>
<td>npu_inst/spi_inst/op_code_0_s0/Q</td>
<td>npu_inst/tp_inst/state_1_s1/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.513</td>
</tr>
<tr>
<td>21</td>
<td>2.624</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[8][1]_5_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.497</td>
</tr>
<tr>
<td>22</td>
<td>2.641</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_5_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.123</td>
</tr>
<tr>
<td>23</td>
<td>2.655</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[8][1]_0_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.465</td>
</tr>
<tr>
<td>24</td>
<td>2.655</td>
<td>npu_inst/spi_inst/op_code_2_s0/Q</td>
<td>npu_inst/tp_inst/b_tile[8][1]_1_s0/CE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.465</td>
</tr>
<tr>
<td>25</td>
<td>2.662</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
<td>npu_inst/tp_inst/dot_a[7]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.102</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0/Q</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>npu_inst/sram_B_we_s0/Q</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>npu_inst/sram_A_we_s0/Q</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>npu_inst/tp_inst/mul_inst/k_2_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/k_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>npu_inst/tp_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/i_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/Q</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/Q</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.712</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>2</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>3</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>4</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>5</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>6</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>7</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>8</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>9</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>10</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>11</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>12</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>13</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>14</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>15</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>16</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>17</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>18</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>19</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>20</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>21</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>22</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>23</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>24</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>25</td>
<td>16.344</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.776</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>2</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>3</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>4</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>5</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>6</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>7</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>8</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>9</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>10</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>11</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>12</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>13</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>14</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>15</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>16</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>17</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>18</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>19</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>20</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>21</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>22</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>23</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>24</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
<tr>
<td>25</td>
<td>3.112</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.124</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.533</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s10/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s10/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s14/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s14/F</td>
</tr>
<tr>
<td>9.844</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s12/I2</td>
</tr>
<tr>
<td>10.943</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s12/F</td>
</tr>
<tr>
<td>12.728</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n654_s10/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n654_s10/F</td>
</tr>
<tr>
<td>15.306</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n885_s10/I0</td>
</tr>
<tr>
<td>16.338</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n885_s10/F</td>
</tr>
<tr>
<td>17.143</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2061_s13/I1</td>
</tr>
<tr>
<td>18.242</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2061_s13/F</td>
</tr>
<tr>
<td>19.063</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2061_s10/I3</td>
</tr>
<tr>
<td>20.162</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2061_s10/F</td>
</tr>
<tr>
<td>20.167</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2061_s9/I0</td>
</tr>
<tr>
<td>20.793</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2061_s9/F</td>
</tr>
<tr>
<td>20.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[2]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.118, 39.505%; route: 11.973, 58.264%; tC2Q: 0.458, 2.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>5.655</td>
<td>4.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n432_s13/I2</td>
</tr>
<tr>
<td>6.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n432_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>3.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1496_s10/I1</td>
</tr>
<tr>
<td>10.812</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1496_s10/F</td>
</tr>
<tr>
<td>11.620</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1632_s11/I0</td>
</tr>
<tr>
<td>12.442</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1632_s11/F</td>
</tr>
<tr>
<td>13.588</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1632_s12/I1</td>
</tr>
<tr>
<td>14.687</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1632_s12/F</td>
</tr>
<tr>
<td>16.806</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2078_s14/I0</td>
</tr>
<tr>
<td>17.608</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2078_s14/F</td>
</tr>
<tr>
<td>18.027</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2078_s10/I3</td>
</tr>
<tr>
<td>18.849</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2078_s10/F</td>
</tr>
<tr>
<td>19.339</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2078_s9/I0</td>
</tr>
<tr>
<td>20.371</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2078_s9/F</td>
</tr>
<tr>
<td>20.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.641, 32.996%; route: 13.027, 64.727%; tC2Q: 0.458, 2.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.533</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s10/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s10/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s14/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s14/F</td>
</tr>
<tr>
<td>9.844</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s12/I2</td>
</tr>
<tr>
<td>10.943</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s12/F</td>
</tr>
<tr>
<td>12.728</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n654_s10/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n654_s10/F</td>
</tr>
<tr>
<td>15.306</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n654_s12/I0</td>
</tr>
<tr>
<td>16.405</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n654_s12/F</td>
</tr>
<tr>
<td>17.210</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2025_s17/I0</td>
</tr>
<tr>
<td>18.032</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2025_s17/F</td>
</tr>
<tr>
<td>18.037</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2025_s12/I2</td>
</tr>
<tr>
<td>19.136</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2025_s12/F</td>
</tr>
<tr>
<td>19.142</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2025_s9/I2</td>
</tr>
<tr>
<td>20.174</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2025_s9/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.314, 41.717%; route: 11.157, 55.984%; tC2Q: 0.458, 2.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.533</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s10/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s10/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s14/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s14/F</td>
</tr>
<tr>
<td>9.844</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n421_s12/I2</td>
</tr>
<tr>
<td>10.943</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C25[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n421_s12/F</td>
</tr>
<tr>
<td>12.243</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n453_s10/I0</td>
</tr>
<tr>
<td>12.869</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n453_s10/F</td>
</tr>
<tr>
<td>13.678</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n769_s8/I0</td>
</tr>
<tr>
<td>14.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n769_s8/F</td>
</tr>
<tr>
<td>16.412</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2043_s19/I2</td>
</tr>
<tr>
<td>17.473</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2043_s19/F</td>
</tr>
<tr>
<td>17.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2043_s13/I3</td>
</tr>
<tr>
<td>18.694</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2043_s13/F</td>
</tr>
<tr>
<td>19.113</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2043_s9/I3</td>
</tr>
<tr>
<td>19.739</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2043_s9/F</td>
</tr>
<tr>
<td>19.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.904, 35.414%; route: 12.133, 62.235%; tC2Q: 0.458, 2.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.672</td>
<td>3.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n443_s11/I2</td>
</tr>
<tr>
<td>5.494</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n443_s11/F</td>
</tr>
<tr>
<td>8.087</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1507_s11/I1</td>
</tr>
<tr>
<td>9.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1507_s11/F</td>
</tr>
<tr>
<td>9.191</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1507_s10/I2</td>
</tr>
<tr>
<td>10.013</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1507_s10/F</td>
</tr>
<tr>
<td>11.471</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1631_s11/I1</td>
</tr>
<tr>
<td>12.570</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1631_s11/F</td>
</tr>
<tr>
<td>13.865</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1631_s12/I1</td>
</tr>
<tr>
<td>14.491</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1631_s12/F</td>
</tr>
<tr>
<td>15.295</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2077_s16/I1</td>
</tr>
<tr>
<td>16.321</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2077_s16/F</td>
</tr>
<tr>
<td>16.740</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2077_s13/I3</td>
</tr>
<tr>
<td>17.562</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2077_s13/F</td>
</tr>
<tr>
<td>18.383</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2077_s9/I3</td>
</tr>
<tr>
<td>19.482</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2077_s9/F</td>
</tr>
<tr>
<td>19.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[3]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_6_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.415, 38.544%; route: 11.364, 59.074%; tC2Q: 0.458, 2.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.543</td>
<td>3.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n437_s11/I2</td>
</tr>
<tr>
<td>5.575</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n437_s11/F</td>
</tr>
<tr>
<td>8.339</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1501_s11/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1501_s11/F</td>
</tr>
<tr>
<td>9.383</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1501_s10/I2</td>
</tr>
<tr>
<td>10.415</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1501_s10/F</td>
</tr>
<tr>
<td>12.194</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1521_s11/I1</td>
</tr>
<tr>
<td>13.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1521_s11/F</td>
</tr>
<tr>
<td>15.004</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1752_s8/I1</td>
</tr>
<tr>
<td>15.630</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1752_s8/F</td>
</tr>
<tr>
<td>16.434</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2101_s13/I1</td>
</tr>
<tr>
<td>17.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2101_s13/F</td>
</tr>
<tr>
<td>17.538</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2101_s12/I2</td>
</tr>
<tr>
<td>18.360</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2101_s12/F</td>
</tr>
<tr>
<td>18.366</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2101_s9/I2</td>
</tr>
<tr>
<td>19.398</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2101_s9/F</td>
</tr>
<tr>
<td>19.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.300, 38.112%; route: 11.396, 59.495%; tC2Q: 0.458, 2.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.543</td>
<td>3.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n437_s11/I2</td>
</tr>
<tr>
<td>5.575</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n437_s11/F</td>
</tr>
<tr>
<td>8.339</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1501_s11/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1501_s11/F</td>
</tr>
<tr>
<td>9.383</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1501_s10/I2</td>
</tr>
<tr>
<td>10.415</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1501_s10/F</td>
</tr>
<tr>
<td>12.194</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1521_s11/I1</td>
</tr>
<tr>
<td>13.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1521_s11/F</td>
</tr>
<tr>
<td>15.004</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1521_s9/I1</td>
</tr>
<tr>
<td>15.826</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1521_s9/F</td>
</tr>
<tr>
<td>17.115</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2065_s12/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2065_s12/F</td>
</tr>
<tr>
<td>18.550</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2065_s9/I3</td>
</tr>
<tr>
<td>19.372</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2065_s9/F</td>
</tr>
<tr>
<td>19.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[2]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.464, 33.794%; route: 12.206, 63.810%; tC2Q: 0.458, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.533</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n449_s10/I2</td>
</tr>
<tr>
<td>5.565</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n449_s10/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n449_s14/I0</td>
</tr>
<tr>
<td>7.891</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n449_s14/F</td>
</tr>
<tr>
<td>8.712</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n449_s12/I2</td>
</tr>
<tr>
<td>9.811</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n449_s12/F</td>
</tr>
<tr>
<td>11.440</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n658_s11/I1</td>
</tr>
<tr>
<td>12.539</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n658_s11/F</td>
</tr>
<tr>
<td>13.832</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n658_s12/I1</td>
</tr>
<tr>
<td>14.893</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C23[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n658_s12/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2029_s15/I0</td>
</tr>
<tr>
<td>16.411</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2029_s15/F</td>
</tr>
<tr>
<td>17.386</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2029_s11/I1</td>
</tr>
<tr>
<td>18.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2029_s11/F</td>
</tr>
<tr>
<td>18.213</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2029_s9/I1</td>
</tr>
<tr>
<td>19.245</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2029_s9/F</td>
</tr>
<tr>
<td>19.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[0]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.276, 43.554%; route: 10.267, 54.033%; tC2Q: 0.458, 2.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.533</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n41_s10/I2</td>
</tr>
<tr>
<td>5.559</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n41_s10/F</td>
</tr>
<tr>
<td>5.982</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n960_s8/I0</td>
</tr>
<tr>
<td>7.081</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C33[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n960_s8/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n960_s10/I0</td>
</tr>
<tr>
<td>8.682</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C29[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n960_s10/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n990_s10/I0</td>
</tr>
<tr>
<td>9.792</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n990_s10/F</td>
</tr>
<tr>
<td>10.623</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n1294_s8/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1294_s8/F</td>
</tr>
<tr>
<td>13.383</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2024_s28/I0</td>
</tr>
<tr>
<td>14.185</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C22[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2024_s28/F</td>
</tr>
<tr>
<td>14.603</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2024_s15/I3</td>
</tr>
<tr>
<td>15.425</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2024_s15/F</td>
</tr>
<tr>
<td>17.049</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2024_s10/I3</td>
</tr>
<tr>
<td>18.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2024_s10/F</td>
</tr>
<tr>
<td>18.154</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2024_s9/I0</td>
</tr>
<tr>
<td>19.186</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2024_s9/F</td>
</tr>
<tr>
<td>19.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[0]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_5_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.427, 44.489%; route: 10.056, 53.091%; tC2Q: 0.458, 2.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_a[8]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[1]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
</tr>
<tr>
<td>18.834</td>
<td>15.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_a[8]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>npu_inst/tp_inst/dot_a[8]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>npu_inst/tp_inst/dot_a[8]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 15.130, 81.388%; tC2Q: 3.460, 18.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_a[6]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[1]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
</tr>
<tr>
<td>18.834</td>
<td>15.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_a[6]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>npu_inst/tp_inst/dot_a[6]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[2][A]</td>
<td>npu_inst/tp_inst/dot_a[6]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 15.130, 81.388%; tC2Q: 3.460, 18.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_a[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[1]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
</tr>
<tr>
<td>18.820</td>
<td>15.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_a[3]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>npu_inst/tp_inst/dot_a[3]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>npu_inst/tp_inst/dot_a[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 15.116, 81.374%; tC2Q: 3.460, 18.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>347</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>3.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n406_s16/I0</td>
</tr>
<tr>
<td>4.626</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C31[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n406_s16/F</td>
</tr>
<tr>
<td>8.415</td>
<td>3.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n430_s12/I3</td>
</tr>
<tr>
<td>9.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C25[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n430_s12/F</td>
</tr>
<tr>
<td>9.525</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n450_s11/I1</td>
</tr>
<tr>
<td>10.624</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n450_s11/F</td>
</tr>
<tr>
<td>12.083</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n766_s8/I1</td>
</tr>
<tr>
<td>12.905</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n766_s8/F</td>
</tr>
<tr>
<td>14.194</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2040_s14/I2</td>
</tr>
<tr>
<td>15.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2040_s14/F</td>
</tr>
<tr>
<td>16.746</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2040_s11/I0</td>
</tr>
<tr>
<td>17.548</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2040_s11/F</td>
</tr>
<tr>
<td>17.967</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2040_s9/I2</td>
</tr>
<tr>
<td>18.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2040_s9/F</td>
</tr>
<tr>
<td>18.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_7_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.369, 34.343%; route: 11.718, 63.185%; tC2Q: 0.458, 2.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[8][1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>npu_inst/tp_inst/a_tile[0][8]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][8]_7_s5/F</td>
</tr>
<tr>
<td>16.125</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s3/I3</td>
</tr>
<tr>
<td>16.750</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[8][1]_7_s3/F</td>
</tr>
<tr>
<td>19.061</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[8][1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_4_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.315, 17.617%; route: 15.043, 79.947%; tC2Q: 0.458, 2.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>npu_inst/tp_inst/a_tile[0][8]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][8]_7_s5/F</td>
</tr>
<tr>
<td>16.125</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s3/I3</td>
</tr>
<tr>
<td>16.750</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[8][1]_7_s3/F</td>
</tr>
<tr>
<td>19.061</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[8][1]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.315, 17.617%; route: 15.043, 79.947%; tC2Q: 0.458, 2.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[12][3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>npu_inst/tp_inst/a_tile[0][12]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][12]_7_s5/F</td>
</tr>
<tr>
<td>16.445</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>npu_inst/tp_inst/b_tile[12][3]_7_s3/I3</td>
</tr>
<tr>
<td>17.471</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[12][3]_7_s3/F</td>
</tr>
<tr>
<td>19.007</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[12][3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[1][A]</td>
<td>npu_inst/tp_inst/b_tile[12][3]_2_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C10[1][A]</td>
<td>npu_inst/tp_inst/b_tile[12][3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.716, 19.805%; route: 14.589, 77.753%; tC2Q: 0.458, 2.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[12][3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>npu_inst/tp_inst/a_tile[0][12]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][12]_7_s5/F</td>
</tr>
<tr>
<td>16.445</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][A]</td>
<td>npu_inst/tp_inst/b_tile[12][3]_7_s3/I3</td>
</tr>
<tr>
<td>17.471</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C14[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[12][3]_7_s3/F</td>
</tr>
<tr>
<td>19.007</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[12][3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C10[1][B]</td>
<td>npu_inst/tp_inst/b_tile[12][3]_3_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C10[1][B]</td>
<td>npu_inst/tp_inst/b_tile[12][3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.716, 19.805%; route: 14.589, 77.753%; tC2Q: 0.458, 2.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.524</td>
<td>3.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n425_s10/I2</td>
</tr>
<tr>
<td>5.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n425_s10/F</td>
</tr>
<tr>
<td>7.560</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n425_s14/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n425_s14/F</td>
</tr>
<tr>
<td>9.203</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n425_s12/I2</td>
</tr>
<tr>
<td>10.025</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n425_s12/F</td>
</tr>
<tr>
<td>11.483</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n457_s10/I0</td>
</tr>
<tr>
<td>12.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C23[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n457_s10/F</td>
</tr>
<tr>
<td>13.898</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n773_s8/I0</td>
</tr>
<tr>
<td>14.720</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n773_s8/F</td>
</tr>
<tr>
<td>14.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2047_s16/I2</td>
</tr>
<tr>
<td>15.786</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2047_s16/F</td>
</tr>
<tr>
<td>16.205</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2047_s11/I3</td>
</tr>
<tr>
<td>17.266</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2047_s11/F</td>
</tr>
<tr>
<td>17.685</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2047_s9/I2</td>
</tr>
<tr>
<td>18.507</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2047_s9/F</td>
</tr>
<tr>
<td>18.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.608, 41.658%; route: 10.197, 55.832%; tC2Q: 0.458, 2.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[8][2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>npu_inst/tp_inst/a_tile[0][8]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][8]_7_s5/F</td>
</tr>
<tr>
<td>16.284</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>npu_inst/tp_inst/b_tile[8][2]_7_s3/I3</td>
</tr>
<tr>
<td>17.310</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[8][2]_7_s3/F</td>
</tr>
<tr>
<td>18.804</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[8][2]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>npu_inst/tp_inst/b_tile[8][2]_5_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>npu_inst/tp_inst/b_tile[8][2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.716, 20.022%; route: 14.386, 77.509%; tC2Q: 0.458, 2.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>npu_inst/spi_inst/op_code_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>283</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_0_s0/Q</td>
</tr>
<tr>
<td>10.317</td>
<td>9.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>npu_inst/tp_inst/n9591_s1/I0</td>
</tr>
<tr>
<td>11.139</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n9591_s1/F</td>
</tr>
<tr>
<td>11.977</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>npu_inst/tp_inst/j_4_s9/I1</td>
</tr>
<tr>
<td>13.076</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s9/F</td>
</tr>
<tr>
<td>13.081</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>npu_inst/tp_inst/j_4_s8/I0</td>
</tr>
<tr>
<td>13.707</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/j_4_s8/F</td>
</tr>
<tr>
<td>15.342</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][B]</td>
<td>npu_inst/tp_inst/state_0_s10/I2</td>
</tr>
<tr>
<td>16.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C35[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/state_0_s10/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[3][B]</td>
<td>npu_inst/tp_inst/state_0_s17/I2</td>
</tr>
<tr>
<td>17.236</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C35[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/state_0_s17/F</td>
</tr>
<tr>
<td>18.757</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>npu_inst/tp_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>npu_inst/tp_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.430, 23.929%; route: 13.625, 73.596%; tC2Q: 0.458, 2.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[8][1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>npu_inst/tp_inst/a_tile[0][8]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][8]_7_s5/F</td>
</tr>
<tr>
<td>16.125</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s3/I3</td>
</tr>
<tr>
<td>16.750</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[8][1]_7_s3/F</td>
</tr>
<tr>
<td>18.741</td>
<td>1.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[8][1]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_5_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.315, 17.922%; route: 14.724, 79.600%; tC2Q: 0.458, 2.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>467</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>4.533</td>
<td>3.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n420_s10/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n420_s10/F</td>
</tr>
<tr>
<td>8.254</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n420_s14/I0</td>
</tr>
<tr>
<td>9.076</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n420_s14/F</td>
</tr>
<tr>
<td>9.081</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n420_s12/I2</td>
</tr>
<tr>
<td>9.707</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C24[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n420_s12/F</td>
</tr>
<tr>
<td>11.485</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n452_s10/I0</td>
</tr>
<tr>
<td>12.110</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n452_s10/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n768_s8/I0</td>
</tr>
<tr>
<td>13.632</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C21[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n768_s8/F</td>
</tr>
<tr>
<td>14.122</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n2042_s12/I1</td>
</tr>
<tr>
<td>15.154</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2042_s12/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2042_s9/I3</td>
</tr>
<tr>
<td>18.367</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2042_s9/F</td>
</tr>
<tr>
<td>18.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_5_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C26[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.456, 30.105%; route: 12.209, 67.366%; tC2Q: 0.458, 2.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[8][1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>npu_inst/tp_inst/a_tile[0][8]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][8]_7_s5/F</td>
</tr>
<tr>
<td>16.125</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s3/I3</td>
</tr>
<tr>
<td>16.750</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[8][1]_7_s3/F</td>
</tr>
<tr>
<td>18.709</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[8][1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_0_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C12[0][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.315, 17.953%; route: 14.692, 79.565%; tC2Q: 0.458, 2.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/op_code_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/b_tile[8][1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>npu_inst/spi_inst/op_code_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/op_code_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n8_s5/I0</td>
</tr>
<tr>
<td>2.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>83</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n8_s5/F</td>
</tr>
<tr>
<td>8.572</td>
<td>6.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>npu_inst/tp_inst/a_tile[0][0]_7_s5/I0</td>
</tr>
<tr>
<td>9.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>86</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][0]_7_s5/F</td>
</tr>
<tr>
<td>13.116</td>
<td>3.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>npu_inst/tp_inst/a_tile[0][8]_7_s5/I0</td>
</tr>
<tr>
<td>14.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/a_tile[0][8]_7_s5/F</td>
</tr>
<tr>
<td>16.125</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_7_s3/I3</td>
</tr>
<tr>
<td>16.750</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/b_tile[8][1]_7_s3/F</td>
</tr>
<tr>
<td>18.709</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/b_tile[8][1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_1_s0/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>npu_inst/tp_inst/b_tile[8][1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.315, 17.953%; route: 14.692, 79.565%; tC2Q: 0.458, 2.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_a[7]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[1]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>132</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/DO[4]</td>
</tr>
<tr>
<td>18.346</td>
<td>14.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_a[7]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>npu_inst/tp_inst/dot_a[7]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>npu_inst/tp_inst/dot_a[7]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 14.642, 80.886%; tC2Q: 3.460, 19.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>npu_inst/tp_inst/tp_sram_C_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/tp_sram_C_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">npu_inst/sram_C_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>npu_inst/sram_C_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_B_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>npu_inst/sram_B_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">npu_inst/sram_B_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>npu_inst/sram_B_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/sram_A_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>npu_inst/sram_A_we_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_we_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">npu_inst/sram_A_inst/mem_mem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>npu_inst/sram_A_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C25[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2119_s21/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2119_s21/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n2113_s21/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n2113_s21/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_b0[0]_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n560_s6/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n560_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n558_s6/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n558_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n557_s6/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n557_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>167</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_1_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n3031_s5/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n3031_s5/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>347</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n3028_s8/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n3028_s8/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/j_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/n957_s6/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n957_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/j_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>147</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/n948_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n948_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R26C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_5_s3/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n502_s6/I2</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n502_s6/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n600_s4/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n600_s4/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n564_s2/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n564_s2/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>147</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/n964_s4/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n964_s4/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>82</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>npu_inst/tp_inst/add_inst/n947_s2/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n947_s2/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>npu_inst/tp_inst/add_inst/i_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R26C18[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1540_s4/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1540_s4/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/k_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/k_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>131</td>
<td>R24C16[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_2_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1541_s4/I3</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1541_s4/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/k_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>npu_inst/tp_inst/mul_inst/k_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>135</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>npu_inst/tp_inst/n9663_s11/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n9663_s11/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>npu_inst/tp_inst/i_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOL15[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/n10_s2/I0</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n10_s2/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOL15[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n503_s6/I2</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n503_s6/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_1_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/n1534_s2/I2</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/mul_inst/n1534_s2/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/mul_inst/iter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>npu_inst/tp_inst/mul_inst/iter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_3_s1/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n565_s2/I3</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n565_s2/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R2C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/iter_0_s1/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n3022_s3/I0</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C23[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n3022_s3/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/iter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C23[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/iter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>5.020</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/index_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/index_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/index_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C39[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_result_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>npu_inst/n117_s2/I0</td>
</tr>
<tr>
<td>1.481</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2115</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/n117_s2/F</td>
</tr>
<tr>
<td>3.309</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2770</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/mul_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.237%; route: 2.065, 66.093%; tC2Q: 0.333, 10.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/cmd_sclk_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2770</td>
<td>rpll_clk</td>
<td>0.215</td>
<td>0.262</td>
</tr>
<tr>
<td>2115</td>
<td>npu_inst/n117_6</td>
<td>16.344</td>
<td>2.947</td>
</tr>
<tr>
<td>517</td>
<td>npu_inst/tp_inst/mul_inst/k[0]</td>
<td>7.462</td>
<td>4.167</td>
</tr>
<tr>
<td>467</td>
<td>npu_inst/tp_inst/conv_inst/m[0]</td>
<td>0.215</td>
<td>5.265</td>
</tr>
<tr>
<td>347</td>
<td>npu_inst/tp_inst/conv_inst/m[1]</td>
<td>2.214</td>
<td>5.879</td>
</tr>
<tr>
<td>283</td>
<td>npu_inst/op_code_Z[0]</td>
<td>2.564</td>
<td>10.590</td>
</tr>
<tr>
<td>260</td>
<td>npu_inst/tp_inst/mul_inst/k[1]</td>
<td>8.471</td>
<td>4.774</td>
</tr>
<tr>
<td>255</td>
<td>npu_inst/tp_inst/conv_inst/n[0]</td>
<td>7.735</td>
<td>2.172</td>
</tr>
<tr>
<td>171</td>
<td>npu_inst/op_code_Z[1]</td>
<td>3.114</td>
<td>11.411</td>
</tr>
<tr>
<td>167</td>
<td>npu_inst/tp_inst/n5967_2</td>
<td>6.678</td>
<td>6.069</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C42</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sclk -period 20 -waveform {0 10} [get_ports {sclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rpll_clk -period 21.164 -waveform {0 10.582} [get_nets {rpll_clk}] -add</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {sclk}] -to [get_clocks {rpll_clk}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {rpll_clk}] -to [get_clocks {sclk}] </td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sclk}] -group [get_clocks {rpll_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_MAX_FREQUENCY</td>
<td>Actived</td>
<td>report_max_frequency -mod_ins {npu_inst/tp_inst/mul_inst}</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
