# Manohar-VSDBabySoC-Final-Submission

# VSDBabySoC – Complete RTL-to-GDSII Journey  
**Author:** Manohar Gumma  
**GitHub:** https://github.com/manohargumma   
**Course/Project:** VSD – Advanced Physical Design Flow  
**Submission:** Week 9 – Final Documentation  

---
 
## 1. Project Summary  
This repository consolidates my complete work on the VSDBabySoC project — from RTL functional modelling through to GDSII generation and timing closure.  It incorporates work carried out in the following prior repositories:

- [Tools setup](https://github.com/manohargumma/Manohar_RTL2GDS) – End-to-end flow (RTL → GDS)  
- [BabySoC-Fundamentals-Functional-Modelling](https://github.com/manohargumma/BabySoC-Fundamentals-Functional-Modelling) – RTL & simulation focus  
- [Post-Synthesis-GLS-STA-Fundamentals](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals) – Gate level simulation + STA work  
- [INTRODUCTION-TO-CIRCUIT-DESIGN-AND-SPICE-SIMUATIONS](https://github.com/manohargumma/INTRODUCTION-TO-CIRCUIT-DESIGN-AND-SPICE-SIMUATIONS) – Supporting analog/verification portion  
- [OpenROAD-Installation-guide-BUILD-With-Docker](https://github.com/manohargumma/OpenROAD-Installation-guide--BUILD-With-Docker) – Tool setup documentation  
- [Physical-Design-Workshop](https://github.com/manohargumma/Physical-Design-Workshop) – Hands-on layout/placement practices  




# ## **1. Tool Installations**

### **1. Yosys Installation**

[https://i.ibb.co/BHrLYbSv/Screenshot-from-2025-09-19-22-01-43.png](https://i.ibb.co/BHrLYbSv/Screenshot-from-2025-09-19-22-01-43.png)

### **2. Icarus Verilog Installation**

[https://i.ibb.co/YTKYkBTX/Screenshot-from-2025-09-19-22-22-25.png](https://i.ibb.co/YTKYkBTX/Screenshot-from-2025-09-19-22-22-25.png)

### **3. GTKWave Installation**

[https://i.ibb.co/Xx35s7Sv/Screenshot-from-2025-09-19-22-28-02.png](https://i.ibb.co/Xx35s7Sv/Screenshot-from-2025-09-19-22-28-02.png)

### **4. OpenTimer Installation**

[https://i.ibb.co/21xRfkQ2/Screenshot-from-2025-09-19-22-41-46.png](https://i.ibb.co/21xRfkQ2/Screenshot-from-2025-09-19-22-41-46.png)

### **5. Ngspice Installation**

[https://i.ibb.co/673CjR9K/Screenshot-from-2025-09-19-22-45-25.png](https://i.ibb.co/673CjR9K/Screenshot-from-2025-09-19-22-45-25.png)

### **6. Magic VLSI Installation**

[https://i.ibb.co/Rk3G7Vxy/Screenshot-from-2025-09-19-22-54-03.png](https://i.ibb.co/Rk3G7Vxy/Screenshot-from-2025-09-19-22-54-03.png)

### **7. Docker & Basic Tools Installation**

[https://i.ibb.co/HLHVj20z/Screenshot-from-2025-09-20-16-25-11.png](https://i.ibb.co/HLHVj20z/Screenshot-from-2025-09-20-16-25-11.png)

### **8. OpenLane + PDK Setup**

[https://i.ibb.co/9HhJJYqr/Screenshot-from-2025-09-20-18-32-29.png](https://i.ibb.co/9HhJJYqr/Screenshot-from-2025-09-20-18-32-29.png)
[https://i.ibb.co/LdMnc6mF/Screenshot-from-2025-09-20-18-35-10.png](https://i.ibb.co/LdMnc6mF/Screenshot-from-2025-09-20-18-35-10.png)
[https://i.ibb.co/WN9f0ZhX/Screenshot-from-2025-09-20-18-52-06.png](https://i.ibb.co/WN9f0ZhX/Screenshot-from-2025-09-20-18-52-06.png)

---

# ## **2. VSDBabySoC RTL + Simulation**

(Add your images here — Verilog files, iverilog simulation, GTKWave output)

---

# ## **3. Synthesis (Yosys)**

(Add screenshots of yosys synthesis logs, synthesized netlist)

---

# ## **4. Floorplan (OpenLane)**

(Add images: die area, core area, floorplan logs)

---

# ## **5. Placement**

(Add images of global placement, detailed placement)

---

# ## **6. Clock Tree Synthesis (CTS)**

(Add images of clock tree, CTS logs)

---

# ## **7. Routing (Global + Detailed)**

(Add routing images, routed DEF, congestion map)

---

# ## **8. SPEF Extraction**

(Add your SPEF screenshots)

---

# ## **9. STA (Static Timing Analysis)**

(Add OpenTimer / OpenSTA timing reports)

---

# ## **10. Unique Contributions / Experiments**

(Add any:

* Custom scripts
* Modified config.tcl
* Custom LEF/lib changes
* Any special fix you performed
  )

---

# ## **11. Final GDSII Output**

(Add Magic or KLayout screenshot of the final GDS)

---

# ## **12. Repository Structure**

```
VSDBabySoC-Final/
│
├── README.md
├── docs/
│   ├── tools/
│   ├── synthesis/
│   ├── floorplan/
│   ├── placement/
│   ├── routing/
│   ├── sta/
│   └── final_gds/
│
├── images/
│   ├── tools/
│   ├── simulation/
│   ├── synth/
│   ├── floorplan/
│   ├── routing/
│   └── sta/
│
└── results/
    ├── netlists/
    ├── def/
    ├── spef/
    └── reports/
```

---

# ## **13. Declaration**

This repository is **completely created by me**, includes **my own screenshots**, and follows the **IIT Gandhinagar rules**.

---

If you want, I can also:

✅ Generate the same README **filled with content** (not only placeholders)
✅ Generate a **full repo folder structure zip**
✅ Write **Week-wise documentation pages**

Just tell me **“Generate full version”** or **“Give Week-wise docs”**.
