import Why3.Base
import Why3.Qed.Qed
import Why3.Memory.Memory
import frama_c.should_we_balance.lib.lean.A_thread_variables_properties.A_thread_variables_properties
import frama_c.should_we_balance.lib.lean.Compound.Compound
import Why3.Cint.Cint
import frama_c.should_we_balance.lib.lean.A_schedule_cpumask.A_schedule_cpumask
open Classical
open Lean4Why3
namespace should_we_balance_Why3_ide_VCshould_we_balance_assert_rte_mem_access_goal2
theorem goal2 (t_1 : Memory.addr -> ℤ) (a_1 : Memory.addr) (t_2 : Memory.addr -> Memory.addr) (i : ℤ) (a : Memory.addr) (t : ℤ -> ℤ) : let x : ℤ := t_1 (Memory.shift a_1 (1 : ℤ)); let a_2 : Memory.addr := t_2 (Memory.shift a_1 (4 : ℤ)); let a_3 : Memory.addr := Memory.shift a_1 (0 : ℤ); let a_4 : Memory.addr := t_2 a_3; let a_5 : Memory.addr := t_2 (Memory.shift a_2 (0 : ℤ)); let a_6 : Memory.addr := Memory.shift a_5 (0 : ℤ); (0 : ℤ) ≤ i → i < A_thread_variables_properties.l_size → (0 : ℤ) ≤ x → x < A_thread_variables_properties.l_size → Memory.region (Memory.addr.base a) ≤ (0 : ℤ) → Memory.region (Memory.addr.base a_1) ≤ (0 : ℤ) → Memory.framed t_2 → Memory.linked t → Cint.is_uint32 i → Memory.valid_rd t a_1 (5 : ℤ) → Cint.is_uint32 (t_1 (Memory.shift a_1 (3 : ℤ))) → Cint.is_sint32 x → Memory.valid_rd t a_2 (1 : ℤ) → Memory.valid_rd t (t_2 (Memory.shift a_1 (2 : ℤ))) (2 : ℤ) → Memory.valid_rd t a_4 (2 : ℤ) → Cint.is_sint32 (t_1 (Memory.shift a_4 (1 : ℤ))) → Memory.valid_rd t (t_2 (Memory.shift a_4 (0 : ℤ))) (1 : ℤ) → Cint.is_uint8 (t_1 (Memory.shift a_5 x)) → Memory.valid_rd t a_6 A_thread_variables_properties.l_size → (∀(i_1 : ℤ), (0 : ℤ) ≤ i_1 → i_1 < A_thread_variables_properties.l_size → Memory.separated a_6 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_1) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size) → (∀(i_1 : ℤ), let a_7 : Memory.addr := Memory.shift a i_1; (0 : ℤ) ≤ i_1 → i_1 < A_thread_variables_properties.l_size → Memory.valid_rd t a_7 (1 : ℤ) ∧ Memory.valid_rw t (Memory.shift (t_2 (Memory.shift a_7 (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size) → (∀(a_7 : Memory.addr), let a_8 : Memory.addr := A_schedule_cpumask.l_sched_group_cpus a_7; let a_9 : Memory.addr := Memory.shift (t_2 (Memory.shift a_8 (0 : ℤ))) (0 : ℤ); Memory.valid_rd t a_8 (1 : ℤ) ∧ Memory.valid_rd t a_9 A_thread_variables_properties.l_size ∧ (∀(i_1 : ℤ), (0 : ℤ) ≤ i_1 → i_1 < A_thread_variables_properties.l_size → Memory.separated a_9 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_1) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → (∀(a_7 : Memory.addr), let a_8 : Memory.addr := A_schedule_cpumask.l_sched_group_mask a_7; let a_9 : Memory.addr := Memory.shift (t_2 (Memory.shift a_8 (0 : ℤ))) (0 : ℤ); Memory.valid_rd t a_8 (1 : ℤ) ∧ Memory.valid_rd t a_9 A_thread_variables_properties.l_size ∧ (∀(i_1 : ℤ), (0 : ℤ) ≤ i_1 → i_1 < A_thread_variables_properties.l_size → Memory.separated a_9 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_1) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → (∀(a_7 : Memory.addr), let a_8 : Memory.addr := A_schedule_cpumask.l_group_balance_mask a_7; let a_9 : Memory.addr := Memory.shift (t_2 (Memory.shift a_8 (0 : ℤ))) (0 : ℤ); Memory.valid_rd t a_8 (1 : ℤ) ∧ Memory.valid_rd t a_9 A_thread_variables_properties.l_size ∧ (∀(i_1 : ℤ), (0 : ℤ) ≤ i_1 → i_1 < A_thread_variables_properties.l_size → Memory.separated a_9 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_1) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → (∀(i_1 : ℤ), let a_7 : Memory.addr := A_schedule_cpumask.l_cpu_smt_mask i_1; let a_8 : Memory.addr := Memory.shift (t_2 (Memory.shift a_7 (0 : ℤ))) (0 : ℤ); (0 : ℤ) ≤ i_1 → i_1 < A_thread_variables_properties.l_size → Memory.valid_rd t a_7 (1 : ℤ) ∧ Memory.valid_rd t a_8 A_thread_variables_properties.l_size ∧ (∀(i_2 : ℤ), (0 : ℤ) ≤ i_2 → i_2 < A_thread_variables_properties.l_size → Memory.separated a_8 A_thread_variables_properties.l_size (Memory.shift (t_2 (Memory.shift (Memory.shift a i_2) (0 : ℤ))) (0 : ℤ)) A_thread_variables_properties.l_size)) → Memory.valid_rd t a_3 (1 : ℤ)
  := sorry
end should_we_balance_Why3_ide_VCshould_we_balance_assert_rte_mem_access_goal2
