
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 274.496 ; gain = 67.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (1#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-638] synthesizing module 'debounce_circuit' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:2]
INFO: [Synth 8-256] done synthesizing module 'debounce_circuit' (2#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/debounce_circuit.v:2]
INFO: [Synth 8-638] synthesizing module 'one_pulse' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/one_pulse.v:2]
INFO: [Synth 8-256] done synthesizing module 'one_pulse' (3#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/one_pulse.v:2]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/fsm.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/fsm.v:17]
INFO: [Synth 8-256] done synthesizing module 'fsm' (4#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/fsm.v:2]
INFO: [Synth 8-638] synthesizing module 'timedisplay' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/timedisplay.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/timedisplay.v:26]
INFO: [Synth 8-638] synthesizing module 'counterx' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/counterx.v:2]
WARNING: [Synth 8-5788] Register q_reg in module counterx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/counterx.v:18]
INFO: [Synth 8-256] done synthesizing module 'counterx' (5#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/counterx.v:2]
INFO: [Synth 8-256] done synthesizing module 'timedisplay' (6#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/timedisplay.v:2]
INFO: [Synth 8-638] synthesizing module 'time_select' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/time_select.v:2]
INFO: [Synth 8-256] done synthesizing module 'time_select' (7#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/time_select.v:2]
INFO: [Synth 8-638] synthesizing module 'scan_ctl' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/scan_ctl.v:27]
INFO: [Synth 8-256] done synthesizing module 'scan_ctl' (8#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/display.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-256] done synthesizing module 'display' (9#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/display.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 310.945 ; gain = 103.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 310.945 ; gain = 103.574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab7_1_105033110_ver1/lab7_1_105033110_ver1.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 595.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_100_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_2k_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_1k_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pb_debounced_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module debounce_circuit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counterx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module timedisplay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module time_select 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module scan_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Uclkgen/clk_1_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Uclkgen/clk_100_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Uclkgen/clk_2k_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Uclkgen/clk_1k_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port segs[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 595.629 ; gain = 388.258

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 595.629 ; gain = 388.258

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 595.629 ; gain = 388.258

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    20|
|3     |LUT1   |    87|
|4     |LUT2   |    26|
|5     |LUT3   |    16|
|6     |LUT4   |    74|
|7     |LUT5   |    30|
|8     |LUT6   |    30|
|9     |MUXF7  |     8|
|10    |MUXF8  |     4|
|11    |FDCE   |   122|
|12    |FDPE   |     3|
|13    |IBUF   |     5|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |   441|
|2     |  U_FSM     |fsm              |     2|
|3     |  U_OP      |one_pulse        |     2|
|4     |  U_SC      |scan_ctl         |     8|
|5     |  U_TD      |timedisplay      |   121|
|6     |    Uhr0_12 |counterx         |    14|
|7     |    Uhr0_24 |counterx_0       |    14|
|8     |    Uhr1_12 |counterx_1       |    10|
|9     |    Uhr1_24 |counterx_2       |    13|
|10    |    Umin0   |counterx_3       |    11|
|11    |    Umin1   |counterx_4       |     9|
|12    |    Usec0   |counterx_5       |    29|
|13    |    Usec1   |counterx_6       |    19|
|14    |  U_db      |debounce_circuit |     7|
|15    |  Uclkgen   |clock_generator  |   280|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 595.629 ; gain = 388.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 595.629 ; gain = 103.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 595.629 ; gain = 388.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 595.629 ; gain = 388.258
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 595.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 04 05:21:41 2020...
