{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 23:53:30 2018 " "Info: Processing started: Tue Jan 09 23:53:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_sigch -c control_sigch --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control_sigch -c control_sigch --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sigch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_sigch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_sigch-one " "Info: Found design unit 1: control_sigch-one" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_sigch " "Info: Found entity 1: control_sigch" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_sigch " "Info: Elaborating entity \"control_sigch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMP control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"JMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB control_sigch.vhd(39) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(39): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "panduan control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"panduan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "panduan control_sigch.vhd(41) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(41): signal \"panduan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM control_sigch.vhd(42) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(42): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 14 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 23:53:31 2018 " "Info: Processing ended: Tue Jan 09 23:53:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
