#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 30 02:14:14 2025
# Process ID: 484
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1008 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-0\ofdm_demodulation\ofdm_demodulation.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 908.934 ; gain = 232.367
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\fpga\vivaldo project\pucch-format-0\ofdm_demodulation\component.xml}
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_pre_fft_0/ctr_pre_fft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_pre_fft_0/ctr_pre_fft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sim_1/new/tb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/tb_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property supported_families {} [ipx::current_core]
set_property supported_families {artix7 Production artix7l Production qartix7 Production qkintex7 Production qkintex7l Production kintexu Production kintexuplus Production qvirtex7 Production virtexuplus Production qzynq Production zynquplus Production kintex7 Production kintex7l Production spartan7 Production virtex7 Production virtexu Production virtexuplus58g Production virtexuplusHBM Production aartix7 Production akintex7 Production aspartan7 Production azynq Production zynq Production} [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 02:24:56 2025...
