{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 19:19:26 2024 " "Info: Processing started: Tue Mar 05 19:19:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project03 -c Project03 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project03 -c Project03 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "greater_out\$latch " "Warning: Node \"greater_out\$latch\" is a latch" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 22 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "equal_out\$latch " "Warning: Node \"equal_out\$latch\" is a latch" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp_greater_out~3 " "Warning: Node \"tmp_greater_out~3\" is a latch" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp_equal_out~3 " "Warning: Node \"tmp_equal_out~3\" is a latch" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lower_out\$latch " "Warning: Node \"lower_out\$latch\" is a latch" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tmp_lower_out~3 " "Warning: Node \"tmp_lower_out~3\" is a latch" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clk " "Info: Assuming node \"clk\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lower_out\$latch register tmp_lower_out~3 168.52 MHz 5.934 ns Internal " "Info: Clock \"clk\" has Internal fmax of 168.52 MHz between source register \"lower_out\$latch\" and destination register \"tmp_lower_out~3\" (period= 5.934 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.040 ns + Longest register register " "Info: + Longest register to register delay is 1.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lower_out\$latch 1 REG LCCOMB_X1_Y18_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lower_out$latch } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.245 ns) 0.508 ns tmp_lower_out~2 2 COMB LCCOMB_X1_Y18_N8 1 " "Info: 2: + IC(0.263 ns) + CELL(0.245 ns) = 0.508 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 1; COMB Node = 'tmp_lower_out~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { lower_out$latch tmp_lower_out~2 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 1.040 ns tmp_lower_out~3 3 REG LCCOMB_X1_Y18_N18 1 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 1.040 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { tmp_lower_out~2 tmp_lower_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 50.00 % ) " "Info: Total cell delay = 0.520 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.520 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.520 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { lower_out$latch tmp_lower_out~2 tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.040 ns" { lower_out$latch {} tmp_lower_out~2 {} tmp_lower_out~3 {} } { 0.000ns 0.263ns 0.257ns } { 0.000ns 0.245ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.111 ns - Smallest " "Info: - Smallest clock skew is -1.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.512 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.150 ns) 1.512 ns tmp_lower_out~3 2 REG LCCOMB_X1_Y18_N18 1 " "Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 75.99 % ) " "Info: Total cell delay = 1.149 ns ( 75.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 24.01 % ) " "Info: Total interconnect delay = 0.363 ns ( 24.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.623 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 2.623 ns lower_out\$latch 3 REG LCCOMB_X1_Y18_N24 2 " "Info: 3: + IC(1.356 ns) + CELL(0.150 ns) = 2.623 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl lower_out$latch } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.80 % ) " "Info: Total cell delay = 1.149 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.474 ns ( 56.20 % ) " "Info: Total interconnect delay = 1.474 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} lower_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.356ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} lower_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.356ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.816 ns + " "Info: + Micro setup delay of destination is 0.816 ns" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { lower_out$latch tmp_lower_out~2 tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.040 ns" { lower_out$latch {} tmp_lower_out~2 {} tmp_lower_out~3 {} } { 0.000ns 0.263ns 0.257ns } { 0.000ns 0.245ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} lower_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.356ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "tmp_lower_out~3 lower_out\$latch clk 440 ps " "Info: Found hold time violation between source  pin or register \"tmp_lower_out~3\" and destination pin or register \"lower_out\$latch\" for clock \"clk\" (Hold time is 440 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.111 ns + Largest " "Info: + Largest clock skew is 1.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 2.623 ns lower_out\$latch 3 REG LCCOMB_X1_Y18_N24 2 " "Info: 3: + IC(1.356 ns) + CELL(0.150 ns) = 2.623 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl lower_out$latch } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.80 % ) " "Info: Total cell delay = 1.149 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.474 ns ( 56.20 % ) " "Info: Total interconnect delay = 1.474 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} lower_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.356ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.512 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 1.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.150 ns) 1.512 ns tmp_lower_out~3 2 REG LCCOMB_X1_Y18_N18 1 " "Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 75.99 % ) " "Info: Total cell delay = 1.149 ns ( 75.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 24.01 % ) " "Info: Total interconnect delay = 0.363 ns ( 24.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} lower_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.356ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.671 ns - Shortest register register " "Info: - Shortest register to register delay is 0.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp_lower_out~3 1 REG LCCOMB_X1_Y18_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp_lower_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.419 ns) 0.671 ns lower_out\$latch 2 REG LCCOMB_X1_Y18_N24 2 " "Info: 2: + IC(0.252 ns) + CELL(0.419 ns) = 0.671 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { tmp_lower_out~3 lower_out$latch } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.419 ns ( 62.44 % ) " "Info: Total cell delay = 0.419 ns ( 62.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.252 ns ( 37.56 % ) " "Info: Total interconnect delay = 0.252 ns ( 37.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { tmp_lower_out~3 lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.671 ns" { tmp_lower_out~3 {} lower_out$latch {} } { 0.000ns 0.252ns } { 0.000ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 23 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { clk clk~clkctrl lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { clk {} clk~combout {} clk~clkctrl {} lower_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.356ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { tmp_lower_out~3 lower_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.671 ns" { tmp_lower_out~3 {} lower_out$latch {} } { 0.000ns 0.252ns } { 0.000ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tmp_lower_out~3 b clk 6.108 ns register " "Info: tsu for register \"tmp_lower_out~3\" (data pin = \"b\", clock pin = \"clk\") is 6.108 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.804 ns + Longest pin register " "Info: + Longest pin to register delay is 6.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns b 1 PIN PIN_M5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M5; Fanout = 3; PIN Node = 'b'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.021 ns) + CELL(0.419 ns) 6.272 ns tmp_lower_out~2 2 COMB LCCOMB_X1_Y18_N8 1 " "Info: 2: + IC(5.021 ns) + CELL(0.419 ns) = 6.272 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 1; COMB Node = 'tmp_lower_out~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { b tmp_lower_out~2 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 6.804 ns tmp_lower_out~3 3 REG LCCOMB_X1_Y18_N18 1 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 6.804 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { tmp_lower_out~2 tmp_lower_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 22.43 % ) " "Info: Total cell delay = 1.526 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns ( 77.57 % ) " "Info: Total interconnect delay = 5.278 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.804 ns" { b tmp_lower_out~2 tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.804 ns" { b {} b~combout {} tmp_lower_out~2 {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 5.021ns 0.257ns } { 0.000ns 0.832ns 0.419ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.816 ns + " "Info: + Micro setup delay of destination is 0.816 ns" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.512 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.150 ns) 1.512 ns tmp_lower_out~3 2 REG LCCOMB_X1_Y18_N18 1 " "Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 75.99 % ) " "Info: Total cell delay = 1.149 ns ( 75.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 24.01 % ) " "Info: Total interconnect delay = 0.363 ns ( 24.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.804 ns" { b tmp_lower_out~2 tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.804 ns" { b {} b~combout {} tmp_lower_out~2 {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 5.021ns 0.257ns } { 0.000ns 0.832ns 0.419ns 0.275ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_lower_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_lower_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk greater_out greater_out\$latch 8.419 ns register " "Info: tco from clock \"clk\" to destination pin \"greater_out\" through register \"greater_out\$latch\" is 8.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.625 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.150 ns) 2.625 ns greater_out\$latch 3 REG LCCOMB_X1_Y18_N4 2 " "Info: 3: + IC(1.358 ns) + CELL(0.150 ns) = 2.625 ns; Loc. = LCCOMB_X1_Y18_N4; Fanout = 2; REG Node = 'greater_out\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl greater_out$latch } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.77 % ) " "Info: Total cell delay = 1.149 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.476 ns ( 56.23 % ) " "Info: Total interconnect delay = 1.476 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl greater_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} greater_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.358ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.794 ns + Longest register pin " "Info: + Longest register to pin delay is 5.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns greater_out\$latch 1 REG LCCOMB_X1_Y18_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y18_N4; Fanout = 2; REG Node = 'greater_out\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { greater_out$latch } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.026 ns) + CELL(2.768 ns) 5.794 ns greater_out 2 PIN PIN_E10 0 " "Info: 2: + IC(3.026 ns) + CELL(2.768 ns) = 5.794 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'greater_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { greater_out$latch greater_out } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 47.77 % ) " "Info: Total cell delay = 2.768 ns ( 47.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.026 ns ( 52.23 % ) " "Info: Total interconnect delay = 3.026 ns ( 52.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { greater_out$latch greater_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { greater_out$latch {} greater_out {} } { 0.000ns 3.026ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl greater_out$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} greater_out$latch {} } { 0.000ns 0.000ns 0.118ns 1.358ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { greater_out$latch greater_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { greater_out$latch {} greater_out {} } { 0.000ns 3.026ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tmp_equal_out~3 reset clk -1.986 ns register " "Info: th for register \"tmp_equal_out~3\" (data pin = \"reset\", clock pin = \"clk\") is -1.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.512 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.150 ns) 1.512 ns tmp_equal_out~3 2 REG LCCOMB_X1_Y18_N22 1 " "Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 1; REG Node = 'tmp_equal_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { clk tmp_equal_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 75.99 % ) " "Info: Total cell delay = 1.149 ns ( 75.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 24.01 % ) " "Info: Total interconnect delay = 0.363 ns ( 24.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_equal_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_equal_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.498 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns reset 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(0.275 ns) 3.498 ns tmp_equal_out~3 2 REG LCCOMB_X1_Y18_N22 1 " "Info: 2: + IC(2.244 ns) + CELL(0.275 ns) = 3.498 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 1; REG Node = 'tmp_equal_out~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { reset tmp_equal_out~3 } "NODE_NAME" } } { "SerialComp.v" "" { Text "C:/Users/shahdaei/Desktop/Project03/SerialComp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 35.85 % ) " "Info: Total cell delay = 1.254 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 64.15 % ) " "Info: Total interconnect delay = 2.244 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { reset tmp_equal_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { reset {} reset~combout {} tmp_equal_out~3 {} } { 0.000ns 0.000ns 2.244ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk tmp_equal_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { clk {} clk~combout {} tmp_equal_out~3 {} } { 0.000ns 0.000ns 0.363ns } { 0.000ns 0.999ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { reset tmp_equal_out~3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.498 ns" { reset {} reset~combout {} tmp_equal_out~3 {} } { 0.000ns 0.000ns 2.244ns } { 0.000ns 0.979ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Info: Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 19:19:27 2024 " "Info: Processing ended: Tue Mar 05 19:19:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
