Selecting top level module And_Gate_Project
@N: CG364 :"C:\Users\Liam\projects\FPGA\Getting Started with FPGAs\Project2_LUT\lut.v":1:7:1:22|Synthesizing module And_Gate_Project in library work.

