Analysis & Synthesis report for BlackJack
Wed Nov 27 22:32:15 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BlackJack|CardAdder:FSM_CardAdder|A_State
 11. State Machine - |BlackJack|Shuffler:FSM_Embaralhador|A_State
 12. State Machine - |BlackJack|BlackJackController:FSM_Global|A_State
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1
 20. Parameter Settings for User Entity Instance: BlackJackController:FSM_Global
 21. Parameter Settings for User Entity Instance: BlackJackController:FSM_Global|EdgeDetector:PosEdgeDetector
 22. Parameter Settings for User Entity Instance: Counter:Contador
 23. Parameter Settings for User Entity Instance: Counter:Contador|EdgeDetector:NegEdgeDetector
 24. Parameter Settings for User Entity Instance: PLL:inst|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: Shuffler:FSM_Embaralhador
 26. Parameter Settings for User Entity Instance: RAM:RAM|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: CardAdder:FSM_CardAdder
 28. Parameter Settings for User Entity Instance: CardAdder:FSM_CardAdder|EdgeDetector:PosEdgeDetector
 29. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42
 30. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod41
 31. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod40
 32. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod43
 33. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod37
 34. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod38
 35. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod36
 36. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod39
 37. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod34
 38. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod33
 39. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod32
 40. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod35
 41. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod45
 42. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod46
 43. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod44
 44. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod47
 45. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod21
 46. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod25
 47. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod17
 48. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod29
 49. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod26
 50. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod22
 51. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod18
 52. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod30
 53. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod24
 54. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod20
 55. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod16
 56. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod28
 57. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod23
 58. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod27
 59. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod19
 60. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod31
 61. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod10
 62. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod6
 63. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod2
 64. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod14
 65. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod5
 66. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod9
 67. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod1
 68. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod13
 69. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod8
 70. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod4
 71. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0
 72. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod12
 73. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod7
 74. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod11
 75. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod3
 76. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod15
 77. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod50
 78. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod49
 79. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod48
 80. Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod51
 81. altpll Parameter Settings by Entity Instance
 82. altsyncram Parameter Settings by Entity Instance
 83. In-System Memory Content Editor Settings
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 27 22:32:15 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; BlackJack                                   ;
; Top-level Entity Name              ; BlackJack                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,366                                       ;
;     Total combinational functions  ; 2,324                                       ;
;     Dedicated logic registers      ; 195                                         ;
; Total registers                    ; 195                                         ;
; Total pins                         ; 39                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 256                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; BlackJack          ; BlackJack          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; src/BlackJackController.v                                          ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v                                          ;             ;
; src/Nxt_Addr.v                                                     ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v                                                     ;             ;
; src/MemAcessMux.v                                                  ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/MemAcessMux.v                                                  ;             ;
; src/EdgeDetector.v                                                 ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/EdgeDetector.v                                                 ;             ;
; src/displaydecoder.v                                               ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/displaydecoder.v                                               ;             ;
; src/Counter.v                                                      ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/Counter.v                                                      ;             ;
; src/CardEvaluator.v                                                ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v                                                ;             ;
; src/CardAdder.v                                                    ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v                                                    ;             ;
; src/Shuffler.v                                                     ; yes             ; User Verilog HDL File                        ; /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v                                                     ;             ;
; BlackJack.bdf                                                      ; yes             ; User Block Diagram/Schematic File            ; /home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf                                                      ;             ;
; PLL.vhd                                                            ; yes             ; User Wizard-Generated File                   ; /home/erick/ENGC40/Quartus/BlackJack/PLL.vhd                                                            ;             ;
; RAM.vhd                                                            ; yes             ; User Wizard-Generated File                   ; /home/erick/ENGC40/Quartus/BlackJack/RAM.vhd                                                            ;             ;
; BlackJack.mif                                                      ; yes             ; User Memory Initialization File              ; /home/erick/ENGC40/Quartus/BlackJack/BlackJack.mif                                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                              ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                          ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                         ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;             ;
; db/PLL_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/PLL_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                            ;             ;
; db/altsyncram_55u3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf                                             ;             ;
; db/altsyncram_thr2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                             ; altera_sld  ;
; db/ip/sldfa1369fd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;             ;
; db/lpm_divide_n9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_n9m.tdf                                              ;             ;
; db/sign_div_unsign_ckh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_ckh.tdf                                         ;             ;
; db/alt_u_div_c4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_m9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_m9m.tdf                                              ;             ;
; db/sign_div_unsign_bkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_bkh.tdf                                         ;             ;
; db/alt_u_div_a4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_a4f.tdf                                               ;             ;
; displaydecoder.v                                                   ; yes             ; User Verilog HDL File                        ; displaydecoder.v                                                                                        ;             ;
; MemAcessMux.v                                                      ; yes             ; User Verilog HDL File                        ; MemAcessMux.v                                                                                           ;             ;
; EdgeDetector.v                                                     ; yes             ; User Verilog HDL File                        ; EdgeDetector.v                                                                                          ;             ;
; CardAdder.v                                                        ; yes             ; User Verilog HDL File                        ; CardAdder.v                                                                                             ;             ;
; CardEvaluator.v                                                    ; yes             ; User Verilog HDL File                        ; CardEvaluator.v                                                                                         ;             ;
; BJController.v                                                     ; yes             ; User Verilog HDL File                        ; BJController.v                                                                                          ;             ;
; Shuffler.v                                                         ; yes             ; User Verilog HDL File                        ; Shuffler.v                                                                                              ;             ;
; Nxt_Addr.v                                                         ; yes             ; User Verilog HDL File                        ; Nxt_Addr.v                                                                                              ;             ;
; Counter.v                                                          ; yes             ; User Verilog HDL File                        ; Counter.v                                                                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 2,366                    ;
;                                             ;                          ;
; Total combinational functions               ; 2324                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 547                      ;
;     -- 3 input functions                    ; 541                      ;
;     -- <=2 input functions                  ; 1236                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1613                     ;
;     -- arithmetic mode                      ; 711                      ;
;                                             ;                          ;
; Total registers                             ; 195                      ;
;     -- Dedicated logic registers            ; 195                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 39                       ;
; Total memory bits                           ; 256                      ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 144                      ;
; Total fan-out                               ; 6718                     ;
; Average fan-out                             ; 2.57                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |BlackJack                                                                                                                              ; 2324 (2)            ; 195 (0)                   ; 256         ; 0            ; 0       ; 0         ; 39   ; 0            ; |BlackJack                                                                                                                                                                                                                                                                                                                                            ; BlackJack                         ; work         ;
;    |BlackJackController:FSM_Global|                                                                                                     ; 15 (15)             ; 11 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|BlackJackController:FSM_Global                                                                                                                                                                                                                                                                                                             ; BlackJackController               ; work         ;
;       |EdgeDetector:PosEdgeDetector|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|BlackJackController:FSM_Global|EdgeDetector:PosEdgeDetector                                                                                                                                                                                                                                                                                ; EdgeDetector                      ; work         ;
;    |CardAdder:FSM_CardAdder|                                                                                                            ; 81 (80)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|CardAdder:FSM_CardAdder                                                                                                                                                                                                                                                                                                                    ; CardAdder                         ; work         ;
;       |EdgeDetector:PosEdgeDetector|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|CardAdder:FSM_CardAdder|EdgeDetector:PosEdgeDetector                                                                                                                                                                                                                                                                                       ; EdgeDetector                      ; work         ;
;    |CardEvaluator:CardEvaluatorDecoder|                                                                                                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|CardEvaluator:CardEvaluatorDecoder                                                                                                                                                                                                                                                                                                         ; CardEvaluator                     ; work         ;
;    |Counter:Contador|                                                                                                                   ; 13 (13)             ; 13 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Counter:Contador                                                                                                                                                                                                                                                                                                                           ; Counter                           ; work         ;
;       |EdgeDetector:NegEdgeDetector|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Counter:Contador|EdgeDetector:NegEdgeDetector                                                                                                                                                                                                                                                                                              ; EdgeDetector                      ; work         ;
;    |MemAcessMux:MemAcessMux|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|MemAcessMux:MemAcessMux                                                                                                                                                                                                                                                                                                                    ; MemAcessMux                       ; work         ;
;    |Nxt_Addr:NxtAddr_Decoder|                                                                                                           ; 1932 (470)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder                                                                                                                                                                                                                                                                                                                   ; Nxt_Addr                          ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_m9m:auto_generated|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_m9m                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_a4f:divider|                                                                                                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                   ; alt_u_div_a4f                     ; work         ;
;       |lpm_divide:Mod10|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod10                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod10|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod10|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod10|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod11|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod11                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod11|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod11|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod11|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod12|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod12                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod12|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod12|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod12|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod13|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod13                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod13|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod13|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod13|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod14|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod14                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod14|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod14|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod14|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod15|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod15                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod15|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod15|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod15|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod16|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod16                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod16|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod16|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod16|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod17|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod17                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod17|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod17|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod17|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod18|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod18                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod18|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod18|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod18|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod19|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod19                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod19|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod19|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod19|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod1|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod20|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod20                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod20|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod20|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod20|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod21|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod21                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod21|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod21|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod21|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod22|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod22                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod22|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod22|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod22|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod23|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod23                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod23|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod23|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod23|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod24|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod24                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod24|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod24|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod24|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod25|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod25                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod25|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod25|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod25|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod26|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod26                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod26|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod26|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod26|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod27|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod27                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod27|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod27|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod27|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod28|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod28                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod28|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod28|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod28|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod29|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod29                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod29|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod29|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod29|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod2|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod2|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod2|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod30|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod30                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod30|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod30|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod30|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod31|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod31                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod31|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod31|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod31|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod32|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod32                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod32|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod32|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod32|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod33|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod33                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod33|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod33|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod33|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod34|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod34                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod34|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod34|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod34|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod35|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod35                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod35|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod35|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod35|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod36|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod36                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod36|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod36|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod36|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod37|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod37                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod37|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod37|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod37|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod38|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod38                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod38|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod38|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod38|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod39|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod39                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod39|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod39|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod39|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod3|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod3|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod3|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod40|                                                                                                                ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod40                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod40|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod40|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod40|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod41|                                                                                                                ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod41                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod41|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod41|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod41|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod42|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod43|                                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod43                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod43|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod43|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod43|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod44|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod44                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod44|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod44|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod44|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod45|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod45                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod45|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod45|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod45|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod46|                                                                                                                ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod46                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod46|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod46|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod46|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod47|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod47                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod47|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod47|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod47|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod48|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod48                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod48|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod48|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod48|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod49|                                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod49                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod49|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod49|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod49|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod4|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod4|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod4|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod50|                                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod50                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod50|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod50|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod50|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod51|                                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod51                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod51|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod51|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod51|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                  ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod5|                                                                                                                 ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod5|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod5|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod5|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod6|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod6|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod6|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod6|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod7|                                                                                                                 ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod7                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod7|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod7|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod7|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod8|                                                                                                                 ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod8                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod8|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod8|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod8|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;       |lpm_divide:Mod9|                                                                                                                 ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod9                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod9|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod9|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod9|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                     ; work         ;
;    |PLL:inst|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|PLL:inst                                                                                                                                                                                                                                                                                                                                   ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|PLL:inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                           ; altpll                            ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                 ; PLL_altpll                        ; work         ;
;    |RAM:RAM|                                                                                                                            ; 48 (0)              ; 29 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|RAM:RAM                                                                                                                                                                                                                                                                                                                                    ; RAM                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 48 (0)              ; 29 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_55u3:auto_generated|                                                                                               ; 48 (0)              ; 29 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_55u3                   ; work         ;
;             |altsyncram_thr2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1                                                                                                                                                                                                                                         ; altsyncram_thr2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 48 (27)             ; 29 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |Shuffler:FSM_Embaralhador|                                                                                                          ; 47 (47)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|Shuffler:FSM_Embaralhador                                                                                                                                                                                                                                                                                                                  ; Shuffler                          ; work         ;
;    |displaydecoder:DealerHand|                                                                                                          ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|displaydecoder:DealerHand                                                                                                                                                                                                                                                                                                                  ; displaydecoder                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (84)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 4            ; 64           ; 4            ; 256  ; BlackJack.mif ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |BlackJack|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |BlackJack|PLL:inst                                                                                                                                                                                                                                                            ; PLL.vhd         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |BlackJack|RAM:RAM                                                                                                                                                                                                                                                             ; RAM.vhd         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BlackJack|CardAdder:FSM_CardAdder|A_State                                                                                                                                                                                                                                   ;
+------------------------+----------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+----------------------+----------------------+-----------------+------------------+---------------+
; Name                   ; A_State.CardOK ; A_State.PlusTenPlayer ; A_State.PlusTenDealer ; A_State.PlayerWithFace ; A_State.PlayerWithAce ; A_State.DealerWithFace ; A_State.DealerWithAce ; A_State.Value2Player ; A_State.Value2Dealer ; A_State.ReadMem ; A_State.Wait_FSM ; A_State.Start ;
+------------------------+----------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+----------------------+----------------------+-----------------+------------------+---------------+
; A_State.Start          ; 0              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                    ; 0                    ; 0               ; 0                ; 0             ;
; A_State.Wait_FSM       ; 0              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                    ; 0                    ; 0               ; 1                ; 1             ;
; A_State.ReadMem        ; 0              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                    ; 0                    ; 1               ; 0                ; 1             ;
; A_State.Value2Dealer   ; 0              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                    ; 1                    ; 0               ; 0                ; 1             ;
; A_State.Value2Player   ; 0              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 1                    ; 0                    ; 0               ; 0                ; 1             ;
; A_State.DealerWithAce  ; 0              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 1                     ; 0                    ; 0                    ; 0               ; 0                ; 1             ;
; A_State.DealerWithFace ; 0              ; 0                     ; 0                     ; 0                      ; 0                     ; 1                      ; 0                     ; 0                    ; 0                    ; 0               ; 0                ; 1             ;
; A_State.PlayerWithAce  ; 0              ; 0                     ; 0                     ; 0                      ; 1                     ; 0                      ; 0                     ; 0                    ; 0                    ; 0               ; 0                ; 1             ;
; A_State.PlayerWithFace ; 0              ; 0                     ; 0                     ; 1                      ; 0                     ; 0                      ; 0                     ; 0                    ; 0                    ; 0               ; 0                ; 1             ;
; A_State.PlusTenDealer  ; 0              ; 0                     ; 1                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                    ; 0                    ; 0               ; 0                ; 1             ;
; A_State.PlusTenPlayer  ; 0              ; 1                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                    ; 0                    ; 0               ; 0                ; 1             ;
; A_State.CardOK         ; 1              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                    ; 0                    ; 0               ; 0                ; 1             ;
+------------------------+----------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+----------------------+----------------------+-----------------+------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BlackJack|Shuffler:FSM_Embaralhador|A_State                                                                                                                                                                                                                                                       ;
+------------------------+------------------+----------------------+-----------------+------------------------+--------------------+------------------------+-----------------------+----------------------+--------------------+-----------------------+----------------------+---------------------+---------------+
; Name                   ; A_State.Shuffled ; A_State.IncreaseAddr ; A_State.IfState ; A_State.I_WriteMemAddr ; A_State.ChangeAddr ; A_State.J_WriteMemAddr ; A_State.J_StoreMemOut ; A_State.J_ReadMemOut ; A_State.GetNxtAddr ; A_State.I_StoreMemOut ; A_State.I_ReadMemOut ; A_State.InitOutputs ; A_State.Start ;
+------------------------+------------------+----------------------+-----------------+------------------------+--------------------+------------------------+-----------------------+----------------------+--------------------+-----------------------+----------------------+---------------------+---------------+
; A_State.Start          ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 0             ;
; A_State.InitOutputs    ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 1                   ; 1             ;
; A_State.I_ReadMemOut   ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 1                    ; 0                   ; 1             ;
; A_State.I_StoreMemOut  ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 1                     ; 0                    ; 0                   ; 1             ;
; A_State.GetNxtAddr     ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 1                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.J_ReadMemOut   ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 1                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.J_StoreMemOut  ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 1                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.J_WriteMemAddr ; 0                ; 0                    ; 0               ; 0                      ; 0                  ; 1                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.ChangeAddr     ; 0                ; 0                    ; 0               ; 0                      ; 1                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.I_WriteMemAddr ; 0                ; 0                    ; 0               ; 1                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.IfState        ; 0                ; 0                    ; 1               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.IncreaseAddr   ; 0                ; 1                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
; A_State.Shuffled       ; 1                ; 0                    ; 0               ; 0                      ; 0                  ; 0                      ; 0                     ; 0                    ; 0                  ; 0                     ; 0                    ; 0                   ; 1             ;
+------------------------+------------------+----------------------+-----------------+------------------------+--------------------+------------------------+-----------------------+----------------------+--------------------+-----------------------+----------------------+---------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BlackJack|BlackJackController:FSM_Global|A_State                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------+---------------------+-------------------+------------------+------------------+----------------------+----------------------+--------------------+--------------------+-------------------+-------------------+--------------------+--------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+---------------+
; Name                    ; A_State.DealerBlackJack ; A_State.Measurement ; A_State.LoseState ; A_State.TieState ; A_State.WinState ; A_State.CardToDealer ; A_State.CardToPlayer ; A_State.DealerStay ; A_State.PlayerStay ; A_State.DealerHit ; A_State.PlayerHit ; A_State.DealerTurn ; A_State.PlayerTurn ; A_State.DealerWith2Card ; A_State.PlayerWith2Card ; A_State.DealerWith1Card ; A_State.PlayerWith1Card ; A_State.ShuffleDeck ; A_State.Start ;
+-------------------------+-------------------------+---------------------+-------------------+------------------+------------------+----------------------+----------------------+--------------------+--------------------+-------------------+-------------------+--------------------+--------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+---------------+
; A_State.Start           ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0             ;
; A_State.ShuffleDeck     ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 1                   ; 1             ;
; A_State.PlayerWith1Card ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                   ; 1             ;
; A_State.DealerWith1Card ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                   ; 1             ;
; A_State.PlayerWith2Card ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.DealerWith2Card ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.PlayerTurn      ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 1                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.DealerTurn      ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 1                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.PlayerHit       ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 1                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.DealerHit       ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 1                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.PlayerStay      ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 1                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.DealerStay      ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 1                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.CardToPlayer    ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 1                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.CardToDealer    ; 0                       ; 0                   ; 0                 ; 0                ; 0                ; 1                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.WinState        ; 0                       ; 0                   ; 0                 ; 0                ; 1                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.TieState        ; 0                       ; 0                   ; 0                 ; 1                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.LoseState       ; 0                       ; 0                   ; 1                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.Measurement     ; 0                       ; 1                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
; A_State.DealerBlackJack ; 1                       ; 0                   ; 0                 ; 0                ; 0                ; 0                    ; 0                    ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1             ;
+-------------------------+-------------------------+---------------------+-------------------+------------------+------------------+----------------------+----------------------+--------------------+--------------------+-------------------+-------------------+--------------------+--------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                     ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; CardEvaluator:CardEvaluatorDecoder|o_Value[1]       ; CardEvaluator:CardEvaluatorDecoder|Mux4 ; yes                    ;
; CardEvaluator:CardEvaluatorDecoder|o_Value[0]       ; CardEvaluator:CardEvaluatorDecoder|Mux4 ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.PlusTenDealer_404   ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.PlusTenPlayer_391   ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.PlayerWithFace_417  ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.PlayerWithAce_430   ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.DealerWithFace_443  ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.DealerWithAce_456   ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.Value2Dealer_476    ; GND                                     ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.Value2Player_466    ; GND                                     ; yes                    ;
; CardEvaluator:CardEvaluatorDecoder|o_Value[2]       ; CardEvaluator:CardEvaluatorDecoder|Mux4 ; yes                    ;
; CardEvaluator:CardEvaluatorDecoder|o_Value[3]       ; CardEvaluator:CardEvaluatorDecoder|Mux4 ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.CardOK_378          ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Data[0]                 ; Shuffler:FSM_Embaralhador|WideOr4       ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Address[0]              ; Shuffler:FSM_Embaralhador|o_Address     ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Address[1]              ; Shuffler:FSM_Embaralhador|o_Address     ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Address[2]              ; Shuffler:FSM_Embaralhador|o_Address     ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Address[3]              ; Shuffler:FSM_Embaralhador|o_Address     ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Address[4]              ; Shuffler:FSM_Embaralhador|o_Address     ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Address[5]              ; Shuffler:FSM_Embaralhador|o_Address     ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Data[1]                 ; Shuffler:FSM_Embaralhador|WideOr4       ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Data[2]                 ; Shuffler:FSM_Embaralhador|WideOr4       ; yes                    ;
; Shuffler:FSM_Embaralhador|o_Data[3]                 ; Shuffler:FSM_Embaralhador|WideOr4       ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.ReadMem_489         ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; Nxt_Addr:NxtAddr_Decoder|Addr_j[0]                  ; Nxt_Addr:NxtAddr_Decoder|Mux6           ; yes                    ;
; Nxt_Addr:NxtAddr_Decoder|Addr_j[1]                  ; Nxt_Addr:NxtAddr_Decoder|Mux6           ; yes                    ;
; Nxt_Addr:NxtAddr_Decoder|Addr_j[2]                  ; Nxt_Addr:NxtAddr_Decoder|Mux6           ; yes                    ;
; Nxt_Addr:NxtAddr_Decoder|Addr_j[3]                  ; Nxt_Addr:NxtAddr_Decoder|Mux6           ; yes                    ;
; Nxt_Addr:NxtAddr_Decoder|Addr_j[4]                  ; Nxt_Addr:NxtAddr_Decoder|Mux6           ; yes                    ;
; Nxt_Addr:NxtAddr_Decoder|Addr_j[5]                  ; Nxt_Addr:NxtAddr_Decoder|Mux6           ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.Wait_FSM_502        ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; CardAdder:FSM_CardAdder|F_State.Start_515           ; CardAdder:FSM_CardAdder|Selector33      ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                         ;                        ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; CardAdder:FSM_CardAdder|EdgeDetector:PosEdgeDetector|sig_dly                                                                    ; Merged with BlackJackController:FSM_Global|EdgeDetector:PosEdgeDetector|sig_dly ;
; BlackJackController:FSM_Global|vc_FirstTurn                                                                                     ; Stuck at VCC due to stuck port data_in                                          ;
; CardAdder:FSM_CardAdder|vc_HndP[0..5]                                                                                           ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|vc_HitPlayer                                                                                     ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State.DealerTurn                                                                               ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State.Measurement                                                                              ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State.DealerBlackJack                                                                          ; Lost fanout                                                                     ;
; CardAdder:FSM_CardAdder|A_State~2                                                                                               ; Lost fanout                                                                     ;
; CardAdder:FSM_CardAdder|A_State~3                                                                                               ; Lost fanout                                                                     ;
; CardAdder:FSM_CardAdder|A_State~4                                                                                               ; Lost fanout                                                                     ;
; CardAdder:FSM_CardAdder|A_State~5                                                                                               ; Lost fanout                                                                     ;
; Shuffler:FSM_Embaralhador|A_State~2                                                                                             ; Lost fanout                                                                     ;
; Shuffler:FSM_Embaralhador|A_State~3                                                                                             ; Lost fanout                                                                     ;
; Shuffler:FSM_Embaralhador|A_State~4                                                                                             ; Lost fanout                                                                     ;
; Shuffler:FSM_Embaralhador|A_State~5                                                                                             ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State~2                                                                                        ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State~3                                                                                        ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State~4                                                                                        ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State~5                                                                                        ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State~6                                                                                        ; Lost fanout                                                                     ;
; BlackJackController:FSM_Global|A_State.TieState                                                                                 ; Merged with BlackJackController:FSM_Global|A_State.LoseState                    ;
; BlackJackController:FSM_Global|A_State.WinState                                                                                 ; Merged with BlackJackController:FSM_Global|A_State.LoseState                    ;
; BlackJackController:FSM_Global|A_State.LoseState                                                                                ; Stuck at GND due to stuck port data_in                                          ;
; BlackJackController:FSM_Global|A_State.DealerStay                                                                               ; Stuck at GND due to stuck port data_in                                          ;
; BlackJackController:FSM_Global|A_State.CardToDealer                                                                             ; Stuck at GND due to stuck port data_in                                          ;
; BlackJackController:FSM_Global|A_State.DealerHit                                                                                ; Stuck at GND due to stuck port data_in                                          ;
; RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; Stuck at GND due to stuck port data_in                                          ;
; Total Number of Removed Registers = 32                                                                                          ;                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; CardAdder:FSM_CardAdder|vc_HndP[5]                  ; Lost Fanouts              ; CardAdder:FSM_CardAdder|vc_HndP[3], CardAdder:FSM_CardAdder|vc_HndP[2], ;
;                                                     ;                           ; CardAdder:FSM_CardAdder|vc_HndP[1]                                      ;
; BlackJackController:FSM_Global|A_State.CardToDealer ; Stuck at GND              ; BlackJackController:FSM_Global|A_State.DealerHit                        ;
;                                                     ; due to stuck port data_in ;                                                                         ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 195   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 113   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BlackJack|Shuffler:FSM_Embaralhador|vo_Addr_I[5]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BlackJack|CardAdder:FSM_CardAdder|r_Addr[3]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |BlackJack|CardAdder:FSM_CardAdder|vc_HndD[5]                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |BlackJack|CardAdder:FSM_CardAdder|vc_HndP[5]                                                                                                                                  ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |BlackJack|Counter:Contador|r_Count[8]                                                                                                                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |BlackJack|CardAdder:FSM_CardAdder|F_State.Value2Dealer                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |BlackJack|BlackJackController:FSM_Global|F_State                                                                                                                              ;
; 52:1               ; 6 bits    ; 204 LEs       ; 204 LEs              ; 0 LEs                  ; No         ; |BlackJack|Nxt_Addr:NxtAddr_Decoder|Mux5                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlackJackController:FSM_Global ;
+-----------------+-------+---------------------------------------------------+
; Parameter Name  ; Value ; Type                                              ;
+-----------------+-------+---------------------------------------------------+
; Start           ; 00000 ; Unsigned Binary                                   ;
; ShuffleDeck     ; 00001 ; Unsigned Binary                                   ;
; PlayerWith1Card ; 00010 ; Unsigned Binary                                   ;
; DealerWith1Card ; 00011 ; Unsigned Binary                                   ;
; PlayerWith2Card ; 00100 ; Unsigned Binary                                   ;
; DealerWith2Card ; 00101 ; Unsigned Binary                                   ;
; PlayerTurn      ; 00110 ; Unsigned Binary                                   ;
; DealerTurn      ; 00111 ; Unsigned Binary                                   ;
; PlayerHit       ; 01000 ; Unsigned Binary                                   ;
; DealerHit       ; 01001 ; Unsigned Binary                                   ;
; PlayerStay      ; 01010 ; Unsigned Binary                                   ;
; DealerStay      ; 01011 ; Unsigned Binary                                   ;
; CardToPlayer    ; 01100 ; Unsigned Binary                                   ;
; CardToDealer    ; 01101 ; Unsigned Binary                                   ;
; WinState        ; 01110 ; Unsigned Binary                                   ;
; TieState        ; 01111 ; Unsigned Binary                                   ;
; LoseState       ; 10000 ; Unsigned Binary                                   ;
; Measurement     ; 10001 ; Unsigned Binary                                   ;
; DealerBlackJack ; 10010 ; Unsigned Binary                                   ;
+-----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlackJackController:FSM_Global|EdgeDetector:PosEdgeDetector ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; Type           ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:Contador ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 12    ; Unsigned Integer                     ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:Contador|EdgeDetector:NegEdgeDetector ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Type           ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 25000                 ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shuffler:FSM_Embaralhador ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Start          ; 0000  ; Unsigned Binary                               ;
; InitOutputs    ; 0001  ; Unsigned Binary                               ;
; I_ReadMemOut   ; 0010  ; Unsigned Binary                               ;
; I_StoreMemOut  ; 0011  ; Unsigned Binary                               ;
; GetNxtAddr     ; 0100  ; Unsigned Binary                               ;
; J_ReadMemOut   ; 0101  ; Unsigned Binary                               ;
; J_StoreMemOut  ; 0110  ; Unsigned Binary                               ;
; J_WriteMemAddr ; 0111  ; Unsigned Binary                               ;
; ChangeAddr     ; 1000  ; Unsigned Binary                               ;
; I_WriteMemAddr ; 1001  ; Unsigned Binary                               ;
; IfState        ; 1010  ; Unsigned Binary                               ;
; IncreaseAddr   ; 1011  ; Unsigned Binary                               ;
; Shuffled       ; 1100  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 4                    ; Signed Integer           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer           ;
; NUMWORDS_A                         ; 64                   ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Signed Integer           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; BlackJack.mif        ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_55u3      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CardAdder:FSM_CardAdder ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; Start          ; 0000  ; Unsigned Binary                             ;
; Wait_FSM       ; 0001  ; Unsigned Binary                             ;
; ReadMem        ; 0010  ; Unsigned Binary                             ;
; Value2Dealer   ; 0011  ; Unsigned Binary                             ;
; Value2Player   ; 0100  ; Unsigned Binary                             ;
; DealerWithAce  ; 0101  ; Unsigned Binary                             ;
; DealerWithFace ; 0110  ; Unsigned Binary                             ;
; PlayerWithAce  ; 0111  ; Unsigned Binary                             ;
; PlayerWithFace ; 1000  ; Unsigned Binary                             ;
; PlusTenDealer  ; 1001  ; Unsigned Binary                             ;
; PlusTenPlayer  ; 1010  ; Unsigned Binary                             ;
; CardOK         ; 1011  ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CardAdder:FSM_CardAdder|EdgeDetector:PosEdgeDetector ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; Type           ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod41 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod40 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod43 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod37 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod38 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod36 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod39 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod34 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod33 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod32 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod35 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod45 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod46 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod44 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod47 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod21 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod25 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod17 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod29 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod26 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod22 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod18 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod30 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod24 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod20 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod16 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod28 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod23 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod27 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod19 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod31 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod10 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod14 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod9 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod13 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod12 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod11 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod15 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod50 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod49 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod48 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod51 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; PLL:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; RAM:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                             ;
;     -- WIDTH_A                            ; 4                                       ;
;     -- NUMWORDS_A                         ; 64                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 0                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; 0              ; RAM         ; 4     ; 64    ; Read/Write ; RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 108                         ;
;     CLR               ; 4                           ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 6                           ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 17                          ;
;     ENA SCLR SLD      ; 5                           ;
;     SCLR              ; 14                          ;
;     plain             ; 37                          ;
; cycloneiii_lcell_comb ; 2202                        ;
;     arith             ; 703                         ;
;         2 data inputs ; 394                         ;
;         3 data inputs ; 309                         ;
;     normal            ; 1499                        ;
;         0 data inputs ; 144                         ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 628                         ;
;         3 data inputs ; 201                         ;
;         4 data inputs ; 493                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 10.22                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 27 22:31:49 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/Debouncer.v
    Info (12023): Found entity 1: Debouncer File: /home/erick/ENGC40/Quartus/BlackJack/src/Debouncer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/BlackJackController.v
    Info (12023): Found entity 1: BlackJackController File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/Nxt_Addr.v
    Info (12023): Found entity 1: Nxt_Addr File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/MemAcessMux.v
    Info (12023): Found entity 1: MemAcessMux File: /home/erick/ENGC40/Quartus/BlackJack/src/MemAcessMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/EdgeDetector.v
    Info (12023): Found entity 1: EdgeDetector File: /home/erick/ENGC40/Quartus/BlackJack/src/EdgeDetector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/displaydecoder.v
    Info (12023): Found entity 1: displaydecoder File: /home/erick/ENGC40/Quartus/BlackJack/src/displaydecoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/Counter.v
    Info (12023): Found entity 1: Counter File: /home/erick/ENGC40/Quartus/BlackJack/src/Counter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/CardEvaluator.v
    Info (12023): Found entity 1: CardEvaluator File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/CardAdder.v
    Info (12023): Found entity 1: CardAdder File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/Shuffler.v
    Info (12023): Found entity 1: Shuffler File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file BlackJack.bdf
    Info (12023): Found entity 1: BlackJack
Info (12021): Found 2 design units, including 1 entities, in source file PLL.vhd
    Info (12022): Found design unit 1: pll-SYN File: /home/erick/ENGC40/Quartus/BlackJack/PLL.vhd Line: 51
    Info (12023): Found entity 1: PLL File: /home/erick/ENGC40/Quartus/BlackJack/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file RAM.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/erick/ENGC40/Quartus/BlackJack/RAM.vhd Line: 54
    Info (12023): Found entity 1: RAM File: /home/erick/ENGC40/Quartus/BlackJack/RAM.vhd Line: 42
Info (12127): Elaborating entity "BlackJack" for the top level hierarchy
Info (12128): Elaborating entity "BlackJackController" for hierarchy "BlackJackController:FSM_Global"
Warning (10240): Verilog HDL Always Construct warning at BlackJackController.v(107): inferring latch(es) for variable "F_State", which holds its previous value in one or more paths through the always construct File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (10270): Verilog HDL Case Statement warning at BlackJackController.v(265): incomplete case statement has no default case item File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 265
Info (10264): Verilog HDL Case Statement information at BlackJackController.v(265): all case item expressions in this case statement are onehot File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 265
Info (10041): Inferred latch for "F_State.DealerBlackJack" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.Measurement" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.LoseState" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.TieState" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.WinState" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.CardToDealer" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.CardToPlayer" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.DealerStay" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.PlayerStay" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.DealerHit" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.PlayerHit" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.DealerTurn" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.PlayerTurn" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.DealerWith2Card" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.PlayerWith2Card" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.DealerWith1Card" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.PlayerWith1Card" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.ShuffleDeck" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (10041): Inferred latch for "F_State.Start" at BlackJackController.v(107) File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (12128): Elaborating entity "EdgeDetector" for hierarchy "BlackJackController:FSM_Global|EdgeDetector:PosEdgeDetector" File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 57
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:Contador"
Warning (10230): Verilog HDL assignment warning at Counter.v(33): truncated value with size 32 to match size of target (12) File: /home/erick/ENGC40/Quartus/BlackJack/src/Counter.v Line: 33
Warning (10230): Verilog HDL assignment warning at Counter.v(37): truncated value with size 32 to match size of target (12) File: /home/erick/ENGC40/Quartus/BlackJack/src/Counter.v Line: 37
Warning (10230): Verilog HDL assignment warning at Counter.v(41): truncated value with size 32 to match size of target (1) File: /home/erick/ENGC40/Quartus/BlackJack/src/Counter.v Line: 41
Info (12128): Elaborating entity "EdgeDetector" for hierarchy "Counter:Contador|EdgeDetector:NegEdgeDetector" File: /home/erick/ENGC40/Quartus/BlackJack/src/Counter.v Line: 22
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst|altpll:altpll_component" File: /home/erick/ENGC40/Quartus/BlackJack/PLL.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "PLL:inst|altpll:altpll_component" File: /home/erick/ENGC40/Quartus/BlackJack/PLL.vhd Line: 133
Info (12133): Instantiated megafunction "PLL:inst|altpll:altpll_component" with the following parameter: File: /home/erick/ENGC40/Quartus/BlackJack/PLL.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/erick/ENGC40/Quartus/BlackJack/db/PLL_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Shuffler" for hierarchy "Shuffler:FSM_Embaralhador"
Warning (10230): Verilog HDL assignment warning at Shuffler.v(57): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 57
Info (10264): Verilog HDL Case Statement information at Shuffler.v(55): all case item expressions in this case statement are onehot File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 55
Warning (10270): Verilog HDL Case Statement warning at Shuffler.v(126): incomplete case statement has no default case item File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 126
Info (10264): Verilog HDL Case Statement information at Shuffler.v(126): all case item expressions in this case statement are onehot File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 126
Warning (10240): Verilog HDL Always Construct warning at Shuffler.v(123): inferring latch(es) for variable "o_Address", which holds its previous value in one or more paths through the always construct File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Warning (10240): Verilog HDL Always Construct warning at Shuffler.v(123): inferring latch(es) for variable "o_Data", which holds its previous value in one or more paths through the always construct File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Data[0]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Data[1]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Data[2]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Data[3]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Address[0]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Address[1]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Address[2]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Address[3]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Address[4]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (10041): Inferred latch for "o_Address[5]" at Shuffler.v(123) File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 123
Info (12128): Elaborating entity "Nxt_Addr" for hierarchy "Nxt_Addr:NxtAddr_Decoder"
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(12): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 12
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(13): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 13
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(14): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 14
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(15): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 15
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(16): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 16
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(17): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 17
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(18): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 18
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(19): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 19
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(20): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 20
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(21): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 21
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(22): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 22
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(23): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 23
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(24): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 24
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(25): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 25
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(26): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 26
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(27): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 27
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(28): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 28
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(29): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 29
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(30): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 30
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(31): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 31
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(32): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 32
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(33): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 33
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(34): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 34
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(35): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 35
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(36): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 36
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(37): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 37
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(38): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 38
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(39): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 39
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(40): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 40
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(41): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 41
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(42): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 42
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(43): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 43
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(44): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 44
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(45): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 45
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(46): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 46
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(47): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 47
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(48): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 48
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(49): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 49
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(50): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 50
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(51): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 51
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(52): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 52
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(53): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 53
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(54): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 54
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(55): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 55
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(56): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 56
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(57): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 57
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(58): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 58
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(59): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 59
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(60): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 60
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(61): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 61
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(62): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 62
Warning (10230): Verilog HDL assignment warning at Nxt_Addr.v(63): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 63
Warning (10270): Verilog HDL Case Statement warning at Nxt_Addr.v(11): incomplete case statement has no default case item File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at Nxt_Addr.v(11): inferring latch(es) for variable "Addr_j", which holds its previous value in one or more paths through the always construct File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Info (10041): Inferred latch for "Addr_j[0]" at Nxt_Addr.v(11) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Info (10041): Inferred latch for "Addr_j[1]" at Nxt_Addr.v(11) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Info (10041): Inferred latch for "Addr_j[2]" at Nxt_Addr.v(11) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Info (10041): Inferred latch for "Addr_j[3]" at Nxt_Addr.v(11) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Info (10041): Inferred latch for "Addr_j[4]" at Nxt_Addr.v(11) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Info (10041): Inferred latch for "Addr_j[5]" at Nxt_Addr.v(11) File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM|altsyncram:altsyncram_component" File: /home/erick/ENGC40/Quartus/BlackJack/RAM.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "RAM:RAM|altsyncram:altsyncram_component" File: /home/erick/ENGC40/Quartus/BlackJack/RAM.vhd Line: 61
Info (12133): Instantiated megafunction "RAM:RAM|altsyncram:altsyncram_component" with the following parameter: File: /home/erick/ENGC40/Quartus/BlackJack/RAM.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "BlackJack.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55u3.tdf
    Info (12023): Found entity 1: altsyncram_55u3 File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_55u3" for hierarchy "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated" File: /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_thr2.tdf
    Info (12023): Found entity 1: altsyncram_thr2 File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_thr2" for hierarchy "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1" File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf Line: 36
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf Line: 37
Info (12133): Instantiated megafunction "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "3"
    Info (12134): Parameter "WIDTH_WORD" = "4"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "MemAcessMux" for hierarchy "MemAcessMux:MemAcessMux"
Info (12128): Elaborating entity "CardAdder" for hierarchy "CardAdder:FSM_CardAdder"
Warning (10230): Verilog HDL assignment warning at CardAdder.v(85): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 85
Warning (10230): Verilog HDL assignment warning at CardAdder.v(91): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 91
Warning (10230): Verilog HDL assignment warning at CardAdder.v(96): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 96
Warning (10230): Verilog HDL assignment warning at CardAdder.v(99): truncated value with size 32 to match size of target (6) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 99
Info (10264): Verilog HDL Case Statement information at CardAdder.v(82): all case item expressions in this case statement are onehot File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at CardAdder.v(119): inferring latch(es) for variable "F_State", which holds its previous value in one or more paths through the always construct File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at CardAdder.v(208): incomplete case statement has no default case item File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 208
Info (10264): Verilog HDL Case Statement information at CardAdder.v(208): all case item expressions in this case statement are onehot File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 208
Info (10041): Inferred latch for "F_State.CardOK" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.PlusTenPlayer" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.PlusTenDealer" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.PlayerWithFace" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.PlayerWithAce" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.DealerWithFace" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.DealerWithAce" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.Value2Player" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.Value2Dealer" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.ReadMem" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.Wait_FSM" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (10041): Inferred latch for "F_State.Start" at CardAdder.v(119) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
Info (12128): Elaborating entity "CardEvaluator" for hierarchy "CardEvaluator:CardEvaluatorDecoder"
Warning (10270): Verilog HDL Case Statement warning at CardEvaluator.v(10): incomplete case statement has no default case item File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at CardEvaluator.v(10): inferring latch(es) for variable "o_Value", which holds its previous value in one or more paths through the always construct File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
Info (10041): Inferred latch for "o_Value[0]" at CardEvaluator.v(10) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
Info (10041): Inferred latch for "o_Value[1]" at CardEvaluator.v(10) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
Info (10041): Inferred latch for "o_Value[2]" at CardEvaluator.v(10) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
Info (10041): Inferred latch for "o_Value[3]" at CardEvaluator.v(10) File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
Info (12128): Elaborating entity "displaydecoder" for hierarchy "displaydecoder:DealerHand"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.27.22:32:03 Progress: Loading sldfa1369fd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer MemAcessMux:MemAcessMux|o_MemClk File: /home/erick/ENGC40/Quartus/BlackJack/src/MemAcessMux.v Line: 14
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.Start_783" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.ShuffleDeck_767" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.PlayerWith1Card_751" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.DealerWith1Card_735" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.PlayerWith2Card_719" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.DealerWith2Card_703" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.PlayerTurn_687" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.PlayerHit_655" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.DealerHit_639" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.PlayerStay_623" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.DealerStay_607" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.CardToPlayer_591" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.CardToDealer_575" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.WinState_559" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.TieState_543" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Warning (14026): LATCH primitive "BlackJackController:FSM_Global|F_State.LoseState_527" is permanently enabled File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 107
Info (278001): Inferred 52 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod42" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod41" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod40" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod43" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod37" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 49
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod38" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod36" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod39" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 51
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod34" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod33" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 45
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod32" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 44
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod35" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 47
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod45" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod46" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod44" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod47" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod21" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod25" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod17" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod29" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod26" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod22" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod18" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod30" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 42
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod24" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod20" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod16" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod28" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod23" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod27" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod19" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod31" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 43
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod10" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod6" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod2" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod14" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod5" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod9" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod1" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 13
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod13" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod8" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod4" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod0" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod12" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod7" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod11" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod3" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod15" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod50" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod49" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod48" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Nxt_Addr:NxtAddr_Decoder|Mod51" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 63
Info (12130): Elaborated megafunction instantiation "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 54
Info (12133): Instantiated megafunction "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod42" with the following parameter: File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: /home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_n9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: /home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/erick/ENGC40/Quartus/BlackJack/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/erick/ENGC40/Quartus/BlackJack/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0" File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 12
Info (12133): Instantiated megafunction "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod0" with the following parameter: File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: /home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_m9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: /home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_a4f.tdf Line: 26
Warning (13012): Latch CardEvaluator:CardEvaluatorDecoder|o_Value[1] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|q_a[0] File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf Line: 35
Warning (13012): Latch CardEvaluator:CardEvaluatorDecoder|o_Value[0] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|q_a[0] File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf Line: 35
Warning (13012): Latch CardEvaluator:CardEvaluatorDecoder|o_Value[2] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|q_a[0] File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf Line: 35
Warning (13012): Latch CardEvaluator:CardEvaluatorDecoder|o_Value[3] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardEvaluator.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|q_a[0] File: /home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf Line: 35
Warning (13012): Latch CardAdder:FSM_CardAdder|F_State.CardOK_378 has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
    Warning (13013): Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global|WideOr19 File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 265
Warning (13012): Latch CardAdder:FSM_CardAdder|F_State.ReadMem_489 has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
    Warning (13013): Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global|WideOr19 File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 265
Warning (13012): Latch Nxt_Addr:NxtAddr_Decoder|Addr_j[0] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador|vo_Addr_I[5] File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 44
Warning (13012): Latch Nxt_Addr:NxtAddr_Decoder|Addr_j[1] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador|vo_Addr_I[4] File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 44
Warning (13012): Latch Nxt_Addr:NxtAddr_Decoder|Addr_j[2] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador|vo_Addr_I[5] File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 44
Warning (13012): Latch Nxt_Addr:NxtAddr_Decoder|Addr_j[3] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador|vo_Addr_I[4] File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 44
Warning (13012): Latch Nxt_Addr:NxtAddr_Decoder|Addr_j[4] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador|vo_Addr_I[5] File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 44
Warning (13012): Latch Nxt_Addr:NxtAddr_Decoder|Addr_j[5] has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/Nxt_Addr.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador|vo_Addr_I[4] File: /home/erick/ENGC40/Quartus/BlackJack/src/Shuffler.v Line: 44
Warning (13012): Latch CardAdder:FSM_CardAdder|F_State.Wait_FSM_502 has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
    Warning (13013): Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global|WideOr19 File: /home/erick/ENGC40/Quartus/BlackJack/src/BlackJackController.v Line: 265
Warning (13012): Latch CardAdder:FSM_CardAdder|F_State.Start_515 has unsafe behavior File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 119
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CardAdder:FSM_CardAdder|A_State.ReadMem File: /home/erick/ENGC40/Quartus/BlackJack/src/CardAdder.v Line: 30
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_Win" is stuck at GND
    Warning (13410): Pin "o_Lose" is stuck at GND
    Warning (13410): Pin "o_Tie" is stuck at GND
    Warning (13410): Pin "o_Hit_D" is stuck at GND
    Warning (13410): Pin "o_Stay_D" is stuck at GND
    Warning (13410): Pin "PlayerHndDisplayD[0]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayD[1]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayD[2]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayD[3]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayD[4]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayD[5]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayD[6]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayU[0]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayU[1]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayU[2]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayU[3]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayU[4]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayU[5]" is stuck at VCC
    Warning (13410): Pin "PlayerHndDisplayU[6]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod41|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod37|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod33|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod45|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod21|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod25|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod17|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod29|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod49|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_6_result_int[0]~0" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 56
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod22|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod20|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[1]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod26|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod18|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod30|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod28|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[1]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod46|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod44|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[1]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod6|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod10|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod2|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod14|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod4|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[1]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod12|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[1]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod50|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[0]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
    Info (17048): Logic cell "Nxt_Addr:NxtAddr_Decoder|lpm_divide:Mod36|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider|add_sub_5_result_int[1]~10" File: /home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf Line: 51
Info (144001): Generated suppressed messages file /home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2421 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 2372 logic cells
    Info (21064): Implemented 4 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 1080 megabytes
    Info: Processing ended: Wed Nov 27 22:32:15 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.map.smsg.


