$date
	Sat Feb 22 17:43:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FF_latch_tb $end
$var wire 4 ! data_latch [3:0] $end
$var wire 4 " data_ff [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ in [3:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 % in [3:0] $end
$var reg 4 & data_ff [3:0] $end
$var reg 4 ' data_latch [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
0#
b1001 $
b1001 %
#15
b1001 "
b1001 &
b1001 !
b1001 '
1#
#18
b111 !
b111 '
b111 $
b111 %
#20
0#
#25
b111 "
b111 &
1#
#30
0#
#35
1#
#38
b1001 !
b1001 '
b1001 $
b1001 %
#40
0#
#45
b1001 "
b1001 &
1#
#48
b0 !
b0 '
b0 $
b0 %
#50
0#
#55
b0 "
b0 &
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
