{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698434683389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698434683406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 16:24:43 2023 " "Processing started: Fri Oct 27 16:24:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698434683406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434683406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaqMuler_Vinicius_Ecard -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaqMuler_Vinicius_Ecard -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434683406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698434683930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698434683930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file s0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s0 " "Found entity 1: s0" {  } { { "s0.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/s0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434695760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/entrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434695763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/ex1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434695764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/Registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434695766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/saida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434695768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqmuler_vinicius_ecard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maqmuler_vinicius_ecard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaqMuler_Vinicius_Ecard " "Found entity 1: MaqMuler_Vinicius_Ecard" {  } { { "MaqMuler_Vinicius_Ecard.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/MaqMuler_Vinicius_Ecard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434695770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaqMuler_Vinicius_Ecard " "Elaborating entity \"MaqMuler_Vinicius_Ecard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698434695809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador_bcd.bdf 1 1 " "Using design file decodificador_bcd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_bcd " "Found entity 1: decodificador_bcd" {  } { { "decodificador_bcd.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/decodificador_bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698434695845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador_BCD Decodificador_BCD:inst3 " "Elaborating entity \"Decodificador_BCD\" for hierarchy \"Decodificador_BCD:inst3\"" {  } { { "MaqMuler_Vinicius_Ecard.bdf" "inst3" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/MaqMuler_Vinicius_Ecard.bdf" { { 232 960 1056 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434695845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:inst1 " "Elaborating entity \"saida\" for hierarchy \"saida:inst1\"" {  } { { "MaqMuler_Vinicius_Ecard.bdf" "inst1" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/MaqMuler_Vinicius_Ecard.bdf" { { 232 792 888 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434695847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:inst49 " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:inst49\"" {  } { { "MaqMuler_Vinicius_Ecard.bdf" "inst49" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/MaqMuler_Vinicius_Ecard.bdf" { { 240 536 632 400 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434695848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:inst4 " "Elaborating entity \"entrada\" for hierarchy \"entrada:inst4\"" {  } { { "MaqMuler_Vinicius_Ecard.bdf" "inst4" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/MaqMuler_Vinicius_Ecard.bdf" { { 240 392 488 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434695849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisor.bdf 1 1 " "Using design file divisor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/divisor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434695870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698434695870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "MaqMuler_Vinicius_Ecard.bdf" "inst" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/MaqMuler_Vinicius_Ecard.bdf" { { 456 328 424 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434695870 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Registrador.bdf" "" { Schematic "C:/Users/viny_/Downloads/drive-download-20231002T125615Z-001/Semana8/ex1_restored/Registrador.bdf" { { 120 632 696 200 "inst51" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698434696359 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698434696359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698434696612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698434697428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434697428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698434697462 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698434697462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698434697462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698434697462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698434697477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 16:24:57 2023 " "Processing ended: Fri Oct 27 16:24:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698434697477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698434697477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698434697477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434697477 ""}
