
*** Running vivado
    with args -log IO_ParallelMul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IO_ParallelMul.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source IO_ParallelMul.tcl -notrace
Command: synth_design -top IO_ParallelMul -part xc7a200tfbg676-2 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1137.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IO_ParallelMul' [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Display/IO_ParallelMul.v:10]
INFO: [Synth 8-6157] synthesizing module 'Calculate_Parallel' [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Calculate_Parallel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ParallelMul' [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Algorithm/ParallelMul.v:22]
INFO: [Synth 8-6157] synthesizing module 'SerialMul256' [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Algorithm/SerialMul256.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SerialMul256' (1#1) [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Algorithm/SerialMul256.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ParallelMul' (2#1) [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Algorithm/ParallelMul.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Calculate_Parallel' (3#1) [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Calculate_Parallel.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.runs/Synthd_Parallel/.Xil/Vivado-10892-LAPTOP-TDKNUURL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (4#1) [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.runs/Synthd_Parallel/.Xil/Vivado-10892-LAPTOP-TDKNUURL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Display/IO_ParallelMul.v:125]
INFO: [Synth 8-226] default block is never used [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Display/IO_ParallelMul.v:175]
INFO: [Synth 8-226] default block is never used [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Display/IO_ParallelMul.v:236]
INFO: [Synth 8-6155] done synthesizing module 'IO_ParallelMul' (5#1) [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Display/IO_ParallelMul.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.449 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1137.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/Constrs01/imports/1024BitsLargeMultiplication/IO_Display.xdc]
Finished Parsing XDC File [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/Constrs01/imports/1024BitsLargeMultiplication/IO_Display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/Constrs01/imports/1024BitsLargeMultiplication/IO_Display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IO_ParallelMul_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IO_ParallelMul_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1303.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1303.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.344 ; gain = 165.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1303.344 ; gain = 165.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.344 ; gain = 165.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.344 ; gain = 165.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input 2048 Bit       Adders := 1     
	   2 Input 1280 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	             2048 Bit    Registers := 1     
	             1280 Bit    Registers := 4     
	             1024 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 1     
	   2 Input 1280 Bit        Muxes := 4     
	   2 Input 1024 Bit        Muxes := 7     
	   2 Input  256 Bit        Muxes := 12    
	   3 Input   23 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	  45 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:20 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:25 ; elapsed = 00:03:26 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:03:26 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:03:31 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:36 ; elapsed = 00:03:38 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:37 ; elapsed = 00:03:38 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:03:41 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:40 ; elapsed = 00:03:41 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     5|
|3     |CARRY4     |  2507|
|4     |LUT1       |     2|
|5     |LUT2       |  4857|
|6     |LUT3       |  4956|
|7     |LUT4       |  1532|
|8     |LUT5       | 11740|
|9     |LUT6       |  2687|
|10    |MUXF7      |   160|
|11    |MUXF8      |    64|
|12    |FDCE       |  8695|
|13    |FDPE       |  1100|
|14    |FDRE       |    37|
|15    |LDC        |  1100|
|16    |IBUF       |     4|
|17    |OBUF       |     9|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:40 ; elapsed = 00:03:41 . Memory (MB): peak = 1474.191 ; gain = 336.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 1474.191 ; gain = 170.848
Synthesis Optimization Complete : Time (s): cpu = 00:03:40 ; elapsed = 00:03:42 . Memory (MB): peak = 1474.191 ; gain = 336.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 1474.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3831 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1474.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1100 instances were transformed.
  LDC => LDCE: 1100 instances

Synth Design complete, checksum: e5ed13ff
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:03:53 . Memory (MB): peak = 1474.191 ; gain = 336.742
INFO: [Common 17-1381] The checkpoint 'D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.runs/Synthd_Parallel/IO_ParallelMul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IO_ParallelMul_utilization_synth.rpt -pb IO_ParallelMul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  7 10:01:28 2021...
