// Seed: 3068297261
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input uwire id_2
);
  assign id_4 = 1;
  id_5(
      .id_0(id_4),
      .id_1(1'b0),
      .id_2(id_4),
      .id_3(id_4(id_2, 1'b0 & 1)),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_0)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri1 id_7,
    output wor id_8,
    output uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    output tri0 id_14,
    input wand id_15,
    input wor id_16,
    input supply1 id_17,
    output wor id_18,
    input supply1 id_19,
    output wor id_20
);
  module_0 modCall_1 (
      id_19,
      id_15,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
