Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 10:27:43 2022
| Host         : Falcon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: switches[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: switches[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: switches[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: OC/SC/clock_10_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: old_switch_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: old_switch_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: old_switch_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.819        0.000                      0                  161        0.132        0.000                      0                  161        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.819        0.000                      0                  161        0.132        0.000                      0                  161        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.277ns (24.684%)  route 3.896ns (75.316%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.635     5.397    clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  sendData_reg[1]/Q
                         net (fo=97, routed)          2.272     8.188    OC/CR/spiData_reg[6]_1[1]
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.312 r  OC/CR/i_/spiData[0]_i_20/O
                         net (fo=1, routed)           0.000     8.312    OC/CR/i_/spiData[0]_i_20_n_0
    SLICE_X33Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     8.524 r  OC/CR/i_/spiData_reg[0]_i_10/O
                         net (fo=1, routed)           0.814     9.338    OC/CR/charBitMap[32]
    SLICE_X32Y70         LUT6 (Prop_lut6_I2_O)        0.299     9.637 r  OC/CR/spiData[0]_i_3/O
                         net (fo=1, routed)           0.810    10.447    OC/CR/spiData[0]_i_3_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I2_O)        0.124    10.571 r  OC/CR/spiData[0]_i_1/O
                         net (fo=1, routed)           0.000    10.571    OC/spiData_0[0]
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.999    OC/CLK
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[0]/C
                         clock pessimism              0.394    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.032    15.390    OC/spiData_reg[0]
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 1.242ns (24.253%)  route 3.879ns (75.747%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.635     5.397    clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  sendData_reg[1]/Q
                         net (fo=97, routed)          2.126     8.042    OC/CR/spiData_reg[6]_1[1]
    SLICE_X33Y71         LUT2 (Prop_lut2_I0_O)        0.150     8.192 r  OC/CR/i_/spiData[7]_i_4/O
                         net (fo=1, routed)           0.433     8.625    OC/CR/i_/spiData[7]_i_4_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I2_O)        0.326     8.951 r  OC/CR/i_/spiData[7]_i_3/O
                         net (fo=4, routed)           0.680     9.631    OC/CR/charBitMap[63]
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.755 r  OC/CR/spiData[4]_i_3/O
                         net (fo=1, routed)           0.639    10.394    OC/CR/spiData[4]_i_3_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I2_O)        0.124    10.518 r  OC/CR/spiData[4]_i_1/O
                         net (fo=1, routed)           0.000    10.518    OC/spiData_0[4]
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.999    OC/CLK
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[4]/C
                         clock pessimism              0.394    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.031    15.389    OC/spiData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.547ns (31.286%)  route 3.398ns (68.714%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.635     5.397    clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  sendData_reg[1]/Q
                         net (fo=97, routed)          2.042     7.958    OC/CR/spiData_reg[6]_1[1]
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.082 r  OC/CR/i_/spiData[3]_i_23/O
                         net (fo=1, routed)           0.000     8.082    OC/CR/i_/spiData[3]_i_23_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     8.320 r  OC/CR/i_/spiData_reg[3]_i_12/O
                         net (fo=1, routed)           0.464     8.784    OC/CR/charBitMap[27]
    SLICE_X29Y76         LUT6 (Prop_lut6_I5_O)        0.298     9.082 r  OC/CR/spiData[3]_i_5/O
                         net (fo=1, routed)           0.891     9.973    OC/CR/spiData[3]_i_5_n_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.097 r  OC/CR/spiData[3]_i_3/O
                         net (fo=1, routed)           0.000    10.097    OC/CR/spiData[3]_i_3_n_0
    SLICE_X28Y71         MUXF7 (Prop_muxf7_I1_O)      0.245    10.342 r  OC/CR/spiData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.342    OC/spiData_0[3]
    SLICE_X28Y71         FDRE                                         r  OC/spiData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.516    14.998    OC/CLK
    SLICE_X28Y71         FDRE                                         r  OC/spiData_reg[3]/C
                         clock pessimism              0.394    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)        0.064    15.421    OC/spiData_reg[3]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 sendData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.388ns (28.626%)  route 3.461ns (71.374%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.635     5.397    clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  sendData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  sendData_reg[4]/Q
                         net (fo=96, routed)          2.431     8.346    OC/CR/spiData_reg[6]_1[4]
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.124     8.470 r  OC/CR/i_/spiData[5]_i_26/O
                         net (fo=1, routed)           0.000     8.470    OC/CR/i_/spiData[5]_i_26_n_0
    SLICE_X28Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     8.682 r  OC/CR/i_/spiData_reg[5]_i_19/O
                         net (fo=1, routed)           0.000     8.682    OC/CR/charBitMap[21]
    SLICE_X28Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     8.776 r  OC/CR/spiData_reg[5]_i_9/O
                         net (fo=1, routed)           0.299     9.076    OC/CR/spiData_reg[5]_i_9_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.392 f  OC/CR/spiData[5]_i_4/O
                         net (fo=1, routed)           0.730    10.122    OC/CR/spiData[5]_i_4_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.246 r  OC/CR/spiData[5]_i_1/O
                         net (fo=1, routed)           0.000    10.246    OC/spiData_0[5]
    SLICE_X30Y70         FDRE                                         r  OC/spiData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.999    OC/CLK
    SLICE_X30Y70         FDRE                                         r  OC/spiData_reg[5]/C
                         clock pessimism              0.394    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)        0.077    15.435    OC/spiData_reg[5]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.242ns (26.724%)  route 3.405ns (73.276%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.635     5.397    clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  sendData_reg[1]/Q
                         net (fo=97, routed)          2.126     8.042    OC/CR/spiData_reg[6]_1[1]
    SLICE_X33Y71         LUT2 (Prop_lut2_I0_O)        0.150     8.192 r  OC/CR/i_/spiData[7]_i_4/O
                         net (fo=1, routed)           0.433     8.625    OC/CR/i_/spiData[7]_i_4_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I2_O)        0.326     8.951 r  OC/CR/i_/spiData[7]_i_3/O
                         net (fo=4, routed)           0.543     9.494    OC/CR/charBitMap[63]
    SLICE_X29Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.618 r  OC/CR/spiData[7]_i_2/O
                         net (fo=1, routed)           0.303     9.921    OC/CR/spiData[7]_i_2_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.045 r  OC/CR/spiData[7]_i_1/O
                         net (fo=1, routed)           0.000    10.045    OC/spiData_0[7]
    SLICE_X28Y69         FDRE                                         r  OC/spiData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.999    OC/CLK
    SLICE_X28Y69         FDRE                                         r  OC/spiData_reg[7]/C
                         clock pessimism              0.394    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)        0.031    15.389    OC/spiData_reg[7]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 sendData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.242ns (26.795%)  route 3.393ns (73.205%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.635     5.397    clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  sendData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  sendData_reg[1]/Q
                         net (fo=97, routed)          2.126     8.042    OC/CR/spiData_reg[6]_1[1]
    SLICE_X33Y71         LUT2 (Prop_lut2_I0_O)        0.150     8.192 r  OC/CR/i_/spiData[7]_i_4/O
                         net (fo=1, routed)           0.433     8.625    OC/CR/i_/spiData[7]_i_4_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I2_O)        0.326     8.951 r  OC/CR/i_/spiData[7]_i_3/O
                         net (fo=4, routed)           0.425     9.376    OC/CR/charBitMap[63]
    SLICE_X31Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.500 f  OC/CR/spiData[2]_i_3/O
                         net (fo=1, routed)           0.409     9.909    OC/CR/spiData[2]_i_3_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I2_O)        0.124    10.033 r  OC/CR/spiData[2]_i_1/O
                         net (fo=1, routed)           0.000    10.033    OC/spiData_0[2]
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.999    OC/CLK
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[2]/C
                         clock pessimism              0.394    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.031    15.389    OC/spiData_reg[2]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 sendData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.362ns (29.848%)  route 3.201ns (70.152%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.635     5.397    clk_IBUF_BUFG
    SLICE_X33Y75         FDRE                                         r  sendData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     5.853 r  sendData_reg[0]/Q
                         net (fo=96, routed)          1.881     7.734    OC/CR/spiData_reg[6]_1[0]
    SLICE_X34Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  OC/CR/i_/spiData[1]_i_18/O
                         net (fo=1, routed)           0.000     7.858    OC/CR/i_/spiData[1]_i_18_n_0
    SLICE_X34Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     8.099 r  OC/CR/i_/spiData_reg[1]_i_10/O
                         net (fo=1, routed)           0.000     8.099    OC/CR/charBitMap[41]
    SLICE_X34Y69         MUXF8 (Prop_muxf8_I0_O)      0.098     8.197 r  OC/CR/spiData_reg[1]_i_5/O
                         net (fo=1, routed)           0.794     8.991    OC/CR/spiData_reg[1]_i_5_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.319     9.310 r  OC/CR/spiData[1]_i_2/O
                         net (fo=1, routed)           0.527     9.836    OC/CR/spiData[1]_i_2_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I1_O)        0.124     9.960 r  OC/CR/spiData[1]_i_1/O
                         net (fo=1, routed)           0.000     9.960    OC/spiData_0[1]
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.999    OC/CLK
    SLICE_X31Y69         FDRE                                         r  OC/spiData_reg[1]/C
                         clock pessimism              0.394    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.029    15.387    OC/spiData_reg[1]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 sendData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/spiData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.247ns (27.498%)  route 3.288ns (72.502%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.637     5.399    clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  sendData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  sendData_reg[2]/Q
                         net (fo=97, routed)          1.740     7.595    OC/CR/spiData_reg[6]_1[2]
    SLICE_X28Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.719 r  OC/CR/i_/spiData[6]_i_15/O
                         net (fo=1, routed)           0.000     7.719    OC/CR/i_/spiData[6]_i_15_n_0
    SLICE_X28Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     7.964 r  OC/CR/i_/spiData_reg[6]_i_7/O
                         net (fo=1, routed)           0.849     8.813    OC/CR/charBitMap[38]
    SLICE_X28Y74         LUT6 (Prop_lut6_I0_O)        0.298     9.111 r  OC/CR/spiData[6]_i_3/O
                         net (fo=1, routed)           0.699     9.810    OC/CR/spiData[6]_i_3_n_0
    SLICE_X28Y69         LUT6 (Prop_lut6_I1_O)        0.124     9.934 r  OC/CR/spiData[6]_i_1/O
                         net (fo=1, routed)           0.000     9.934    OC/spiData_0[6]
    SLICE_X28Y69         FDRE                                         r  OC/spiData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.999    OC/CLK
    SLICE_X28Y69         FDRE                                         r  OC/spiData_reg[6]/C
                         clock pessimism              0.394    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)        0.029    15.387    OC/spiData_reg[6]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 OC/columnAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.021ns (24.149%)  route 3.207ns (75.851%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.646     5.408    OC/CLK
    SLICE_X34Y67         FDRE                                         r  OC/columnAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.478     5.886 f  OC/columnAddr_reg[1]/Q
                         net (fo=7, routed)           1.129     7.016    OC/columnAddr_reg_n_0_[1]
    SLICE_X34Y67         LUT4 (Prop_lut4_I0_O)        0.295     7.311 f  OC/state[2]_i_6/O
                         net (fo=1, routed)           0.452     7.763    OC/state[2]_i_6_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.887 f  OC/state[2]_i_4/O
                         net (fo=2, routed)           0.785     8.672    OC/SC/columnAddr_reg[0]_1
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.796 r  OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.840     9.636    OC/columnAddr
    SLICE_X32Y67         FDRE                                         r  OC/columnAddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.474    14.956    OC/CLK
    SLICE_X32Y67         FDRE                                         r  OC/columnAddr_reg[4]/C
                         clock pessimism              0.394    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.146    OC/columnAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 OC/columnAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.021ns (24.149%)  route 3.207ns (75.851%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.646     5.408    OC/CLK
    SLICE_X34Y67         FDRE                                         r  OC/columnAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.478     5.886 f  OC/columnAddr_reg[1]/Q
                         net (fo=7, routed)           1.129     7.016    OC/columnAddr_reg_n_0_[1]
    SLICE_X34Y67         LUT4 (Prop_lut4_I0_O)        0.295     7.311 f  OC/state[2]_i_6/O
                         net (fo=1, routed)           0.452     7.763    OC/state[2]_i_6_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.887 f  OC/state[2]_i_4/O
                         net (fo=2, routed)           0.785     8.672    OC/SC/columnAddr_reg[0]_1
    SLICE_X29Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.796 r  OC/SC/columnAddr[7]_i_1/O
                         net (fo=8, routed)           0.840     9.636    OC/columnAddr
    SLICE_X32Y67         FDRE                                         r  OC/columnAddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.474    14.956    OC/CLK
    SLICE_X32Y67         FDRE                                         r  OC/columnAddr_reg[5]/C
                         clock pessimism              0.394    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X32Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.146    OC/columnAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 OC/nextState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.518    OC/CLK
    SLICE_X28Y68         FDRE                                         r  OC/nextState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  OC/nextState_reg[3]/Q
                         net (fo=1, routed)           0.051     1.710    OC/nextState[3]
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  OC/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.755    OC/state[3]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  OC/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.837     2.031    OC/CLK
    SLICE_X29Y68         FDRE                                         r  OC/state_reg[3]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092     1.623    OC/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 OC/columnAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/columnAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.501    OC/CLK
    SLICE_X33Y67         FDRE                                         r  OC/columnAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  OC/columnAddr_reg[2]/Q
                         net (fo=6, routed)           0.103     1.745    OC/columnAddr_reg_n_0_[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  OC/columnAddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    OC/columnAddr[4]_i_1_n_0
    SLICE_X32Y67         FDRE                                         r  OC/columnAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.819     2.013    OC/CLK
    SLICE_X32Y67         FDRE                                         r  OC/columnAddr_reg[4]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X32Y67         FDRE (Hold_fdre_C_D)         0.121     1.635    OC/columnAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 OC/nextState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.571     1.518    OC/CLK
    SLICE_X28Y68         FDRE                                         r  OC/nextState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  OC/nextState_reg[2]/Q
                         net (fo=1, routed)           0.087     1.746    OC/nextState[2]
    SLICE_X29Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  OC/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    OC/state[2]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  OC/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.837     2.031    OC/CLK
    SLICE_X29Y68         FDRE                                         r  OC/state_reg[2]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092     1.623    OC/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 byte_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.550     1.497    clk_IBUF_BUFG
    SLICE_X32Y77         FDPE                                         r  byte_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.645 r  byte_counter_reg[1]/Q
                         net (fo=29, routed)          0.087     1.732    byte_counter_reg[1]
    SLICE_X32Y77         LUT6 (Prop_lut6_I3_O)        0.098     1.830 r  byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    byte_counter0[5]
    SLICE_X32Y77         FDPE                                         r  byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.814     2.008    clk_IBUF_BUFG
    SLICE_X32Y77         FDPE                                         r  byte_counter_reg[5]/C
                         clock pessimism             -0.511     1.497    
    SLICE_X32Y77         FDPE (Hold_fdpe_C_D)         0.121     1.618    byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 byte_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.550     1.497    clk_IBUF_BUFG
    SLICE_X32Y77         FDPE                                         r  byte_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.164     1.661 f  byte_counter_reg[6]/Q
                         net (fo=5, routed)           0.151     1.812    byte_counter_reg[6]
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  sendData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.857    sendData[6]_i_2_n_0
    SLICE_X32Y76         FDRE                                         r  sendData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.812     2.006    clk_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  sendData_reg[6]/C
                         clock pessimism             -0.498     1.508    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.121     1.629    sendData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.548     1.495    clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.150     1.808    OC/FSM_onehot_state_reg[2]_4
    SLICE_X32Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  OC/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    OC_n_5
    SLICE_X32Y73         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.812     2.006    clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.495    
    SLICE_X32Y73         FDCE (Hold_fdce_C_D)         0.121     1.616    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.968%)  route 0.152ns (42.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.548     1.495    clk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.152     1.810    OC/FSM_onehot_state_reg[2]_4
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  OC/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    OC_n_11
    SLICE_X32Y73         FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.812     2.006    clk_IBUF_BUFG
    SLICE_X32Y73         FDPE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.495    
    SLICE_X32Y73         FDPE (Hold_fdpe_C_D)         0.120     1.615    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 OC/byteCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/byteCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.414%)  route 0.174ns (48.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.569     1.516    OC/CLK
    SLICE_X28Y70         FDRE                                         r  OC/byteCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  OC/byteCounter_reg[1]/Q
                         net (fo=18, routed)          0.174     1.831    OC/byteCounter_reg_n_0_[1]
    SLICE_X28Y70         LUT5 (Prop_lut5_I2_O)        0.043     1.874 r  OC/byteCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.874    OC/byteCounter[3]_i_2_n_0
    SLICE_X28Y70         FDRE                                         r  OC/byteCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.029    OC/CLK
    SLICE_X28Y70         FDRE                                         r  OC/byteCounter_reg[3]/C
                         clock pessimism             -0.513     1.516    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.104     1.620    OC/byteCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 OC/currPage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/currPage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.514    OC/CLK
    SLICE_X27Y69         FDRE                                         r  OC/currPage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  OC/currPage_reg[0]/Q
                         net (fo=3, routed)           0.168     1.823    OC/currPage[0]
    SLICE_X27Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.868 r  OC/currPage[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    OC/currPage[0]_i_1_n_0
    SLICE_X27Y69         FDRE                                         r  OC/currPage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.029    OC/CLK
    SLICE_X27Y69         FDRE                                         r  OC/currPage_reg[0]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X27Y69         FDRE (Hold_fdre_C_D)         0.091     1.605    OC/currPage_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 OC/currPage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OC/currPage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.570     1.517    OC/CLK
    SLICE_X29Y69         FDRE                                         r  OC/currPage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  OC/currPage_reg[1]/Q
                         net (fo=2, routed)           0.168     1.826    OC/currPage[1]
    SLICE_X29Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.871 r  OC/currPage[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    OC/currPage[1]_i_1_n_0
    SLICE_X29Y69         FDRE                                         r  OC/currPage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.836     2.030    OC/CLK
    SLICE_X29Y69         FDRE                                         r  OC/currPage_reg[1]/C
                         clock pessimism             -0.513     1.517    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.091     1.608    OC/currPage_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y73   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y73   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y73   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y65   OC/DG/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68   OC/DG/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68   OC/DG/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68   OC/DG/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   OC/DG/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   OC/DG/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y78   old_switch_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y78   old_switch_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y78   old_switch_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y78   send_buffer_reg[462]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y69   OC/currPage_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y70   OC/sendDone_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   sendDataValid_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y67   OC/SC/clock_10_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y67   OC/SC/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y67   OC/SC/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y67   OC/SC/counter_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y77   byte_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73   sendDataValid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y76   send_buffer_reg[406]/C



