OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0222] Reading LEF file: ./designs/asap7/swerv_wrapper/lef/fakeram7_2048x39.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/asap7/swerv_wrapper/lef/fakeram7_2048x39.lef
[INFO ODB-0222] Reading LEF file: ./designs/asap7/swerv_wrapper/lef/fakeram7_256x34.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/asap7/swerv_wrapper/lef/fakeram7_256x34.lef
[INFO ODB-0222] Reading LEF file: ./designs/asap7/swerv_wrapper/lef/fakeram7_64x21.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/asap7/swerv_wrapper/lef/fakeram7_64x21.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 94 unclocked register/latch pins.
Warning: There are 490 unconstrained endpoints.
number instances in verilog is 120115
[WARNING IFP-0028] Core area lower left (5.000, 5.000) snapped to (5.022, 5.130).
[INFO IFP-0001] Added 2184 rows of 9999 site asap7sc7p5t with height 1.
[INFO RSZ-0026] Removed 10961 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 94 unclocked register/latch pins.
Warning: There are 490 unconstrained endpoints.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -335431040.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -24102.02

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -24102.02

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: swerv/dbg/dmcontrol_dmactive_ff/dffs/_3_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        500.00  500.00 ^ input external delay
     9    7.38    0.00    0.00  500.00 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00  500.00 ^ swerv/dbg/dmcontrol_dmactive_ff/dffs/_3_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                500.00   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ swerv/dbg/dmcontrol_dmactive_ff/dffs/_3_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         25.79   25.79   library removal time
                                 25.79   data required time
-----------------------------------------------------------------------------
                                 25.79   data required time
                               -500.00   data arrival time
-----------------------------------------------------------------------------
                                474.21   slack (MET)


Startpoint: swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_13_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_14_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_13_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.51   12.01   34.42   34.42 ^ swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_13_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_01_ (net)
                 12.01    0.00   34.42 ^ swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_11_/A (INVx1_ASAP7_75t_R)
     1    0.55    6.18    5.69   40.11 v swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_11_/Y (INVx1_ASAP7_75t_R)
                                         swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/rden[0] (net)
                  6.18    0.00   40.11 v swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_14_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 40.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ swerv/dmi_wrapper/i_dmi_jtag_to_core_sync/_14_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.28    9.28   library hold time
                                  9.28   data required time
-----------------------------------------------------------------------------
                                  9.28   data required time
                                -40.11   data arrival time
-----------------------------------------------------------------------------
                                 30.83   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: mem/Gen_dccm_enable_dccm/rd_addr_hi_ff/dffs/_07_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        500.00  500.00 ^ input external delay
     9    9.41    0.00    0.00  500.00 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00  500.00 ^ swerv/_117_/B (OA21x2_ASAP7_75t_R)
 13904 16159.58 48418.44 21323.16 21823.16 ^ swerv/_117_/Y (OA21x2_ASAP7_75t_R)
                                         core_rst_l (net)
               48418.44    0.00 21823.16 ^ mem/Gen_dccm_enable_dccm/rd_addr_hi_ff/dffs/_07_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               21823.16   data arrival time

                  0.00 2500.00 2500.00   clock core_clock (rise edge)
                          0.00 2500.00   clock network delay (ideal)
                          0.00 2500.00   clock reconvergence pessimism
                               2500.00 ^ mem/Gen_dccm_enable_dccm/rd_addr_hi_ff/dffs/_07_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                       -4778.86 -2278.86   library recovery time
                               -2278.86   data required time
-----------------------------------------------------------------------------
                               -2278.86   data required time
                               -21823.16   data arrival time
-----------------------------------------------------------------------------
                               -24102.02   slack (VIOLATED)


Startpoint: swerv/dec/tlu/freeff/_19_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv/ifu/bp/btb_bank0_way0_data_out/genblock_dff/_53_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ swerv/dec/tlu/freeff/_19_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    1.96   21.68   41.05   41.05 ^ swerv/dec/tlu/freeff/_19_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         swerv/dec/tlu/freeff/_03_ (net)
                 21.68    0.00   41.05 ^ swerv/dec/tlu/freeff/_12_/A (INVx3_ASAP7_75t_R)
    66   41.61   71.11   40.51   81.56 v swerv/dec/tlu/freeff/_12_/Y (INVx3_ASAP7_75t_R)
                                         swerv/dec_tlu_flush_lower_wb (net)
                 71.11    0.00   81.56 v swerv/lsu/bus_intf/_1948_/A (INVx1_ASAP7_75t_R)
     1    0.60   17.15   13.86   95.42 ^ swerv/lsu/bus_intf/_1948_/Y (INVx1_ASAP7_75t_R)
                                         swerv/lsu/bus_intf/_1536_ (net)
                 17.15    0.00   95.42 ^ swerv/lsu/bus_intf/_1949_/B (AND3x1_ASAP7_75t_R)
    38   30.12  206.73  113.06  208.48 ^ swerv/lsu/bus_intf/_1949_/Y (AND3x1_ASAP7_75t_R)
                                         lsu_freeze_dc3 (net)
                206.73    0.00  208.48 ^ swerv/exu/_3182_/A (NOR2x1_ASAP7_75t_R)
     2    1.54   44.64   38.91  247.39 v swerv/exu/_3182_/Y (NOR2x1_ASAP7_75t_R)
                                         swerv/exu_flush_upper_e2 (net)
                 44.64    0.00  247.39 v swerv/exu/_3183_/B (OR2x2_ASAP7_75t_R)
    97   65.62  182.34  115.27  362.65 v swerv/exu/_3183_/Y (OR2x2_ASAP7_75t_R)
                                         swerv/exu_flush_final (net)
                182.34    0.00  362.65 v swerv/ifu/ifc/_381_/A (INVx2_ASAP7_75t_R)
    46   30.48  126.52   96.93  459.59 ^ swerv/ifu/ifc/_381_/Y (INVx2_ASAP7_75t_R)
                                         swerv/ifu/ifc/_032_ (net)
                126.52    0.00  459.59 ^ swerv/ifu/ifc/_531_/A1 (AO21x1_ASAP7_75t_R)
     9    7.64   48.68   40.82  500.40 ^ swerv/ifu/ifc/_531_/Y (AO21x1_ASAP7_75t_R)
                                         swerv/ifu/ifc_fetch_addr_f1[8] (net)
                 48.68    0.00  500.40 ^ swerv/ifu/bp/f1hash/_4_/B (XNOR2x1_ASAP7_75t_R)
     1    1.65   19.42   16.36  516.76 v swerv/ifu/bp/f1hash/_4_/Y (XNOR2x1_ASAP7_75t_R)
                                         swerv/ifu/bp/f1hash/_0_ (net)
                 19.42    0.00  516.76 v swerv/ifu/bp/f1hash/_5_/B (XNOR2x1_ASAP7_75t_R)
   628  445.82 2942.93 1352.50 1869.26 ^ swerv/ifu/bp/f1hash/_5_/Y (XNOR2x1_ASAP7_75t_R)
                                         swerv/ifu/bp/btb_rd_addr_f1[4] (net)
               2942.93    0.00 1869.26 ^ swerv/ifu/bp/_4517_/A (INVx1_ASAP7_75t_R)
   208  127.21 1132.91 2146.58 4015.84 v swerv/ifu/bp/_4517_/Y (INVx1_ASAP7_75t_R)
                                         swerv/ifu/bp/_0446_ (net)
               1132.91    0.00 4015.84 v swerv/ifu/bp/_4523_/A1 (AO21x1_ASAP7_75t_R)
     1    0.65   23.74  120.19 4136.03 v swerv/ifu/bp/_4523_/Y (AO21x1_ASAP7_75t_R)
                                         swerv/ifu/bp/_0452_ (net)
                 23.74    0.00 4136.03 v swerv/ifu/bp/_4533_/A2 (OA21x2_ASAP7_75t_R)
     1    0.62   24.66   20.76 4156.79 v swerv/ifu/bp/_4533_/Y (OA21x2_ASAP7_75t_R)
                                         swerv/ifu/bp/btb_bank0_rd_data_way0_f2_in[0] (net)
                 24.66    0.00 4156.79 v swerv/ifu/bp/btb_bank0_way0_data_out/genblock_dff/_53_/D (DFFASRHQNx1_ASAP7_75t_R)
                               4156.79   data arrival time

                  0.00 2500.00 2500.00   clock core_clock (rise edge)
                          0.00 2500.00   clock network delay (ideal)
                          0.00 2500.00   clock reconvergence pessimism
                               2500.00 ^ swerv/ifu/bp/btb_bank0_way0_data_out/genblock_dff/_53_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -8.23 2491.77   library setup time
                               2491.77   data required time
-----------------------------------------------------------------------------
                               2491.77   data required time
                               -4156.79   data arrival time
-----------------------------------------------------------------------------
                               -1665.03   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: mem/Gen_dccm_enable_dccm/rd_addr_hi_ff/dffs/_07_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        500.00  500.00 ^ input external delay
     9    9.41    0.00    0.00  500.00 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00  500.00 ^ swerv/_117_/B (OA21x2_ASAP7_75t_R)
 13904 16159.58 48418.44 21323.16 21823.16 ^ swerv/_117_/Y (OA21x2_ASAP7_75t_R)
                                         core_rst_l (net)
               48418.44    0.00 21823.16 ^ mem/Gen_dccm_enable_dccm/rd_addr_hi_ff/dffs/_07_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               21823.16   data arrival time

                  0.00 2500.00 2500.00   clock core_clock (rise edge)
                          0.00 2500.00   clock network delay (ideal)
                          0.00 2500.00   clock reconvergence pessimism
                               2500.00 ^ mem/Gen_dccm_enable_dccm/rd_addr_hi_ff/dffs/_07_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                       -4778.86 -2278.86   library recovery time
                               -2278.86   data required time
-----------------------------------------------------------------------------
                               -2278.86   data required time
                               -21823.16   data arrival time
-----------------------------------------------------------------------------
                               -24102.02   slack (VIOLATED)


Startpoint: swerv/dec/tlu/freeff/_19_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: swerv/ifu/bp/btb_bank0_way0_data_out/genblock_dff/_53_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ swerv/dec/tlu/freeff/_19_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    1.96   21.68   41.05   41.05 ^ swerv/dec/tlu/freeff/_19_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         swerv/dec/tlu/freeff/_03_ (net)
                 21.68    0.00   41.05 ^ swerv/dec/tlu/freeff/_12_/A (INVx3_ASAP7_75t_R)
    66   41.61   71.11   40.51   81.56 v swerv/dec/tlu/freeff/_12_/Y (INVx3_ASAP7_75t_R)
                                         swerv/dec_tlu_flush_lower_wb (net)
                 71.11    0.00   81.56 v swerv/lsu/bus_intf/_1948_/A (INVx1_ASAP7_75t_R)
     1    0.60   17.15   13.86   95.42 ^ swerv/lsu/bus_intf/_1948_/Y (INVx1_ASAP7_75t_R)
                                         swerv/lsu/bus_intf/_1536_ (net)
                 17.15    0.00   95.42 ^ swerv/lsu/bus_intf/_1949_/B (AND3x1_ASAP7_75t_R)
    38   30.12  206.73  113.06  208.48 ^ swerv/lsu/bus_intf/_1949_/Y (AND3x1_ASAP7_75t_R)
                                         lsu_freeze_dc3 (net)
                206.73    0.00  208.48 ^ swerv/exu/_3182_/A (NOR2x1_ASAP7_75t_R)
     2    1.54   44.64   38.91  247.39 v swerv/exu/_3182_/Y (NOR2x1_ASAP7_75t_R)
                                         swerv/exu_flush_upper_e2 (net)
                 44.64    0.00  247.39 v swerv/exu/_3183_/B (OR2x2_ASAP7_75t_R)
    97   65.62  182.34  115.27  362.65 v swerv/exu/_3183_/Y (OR2x2_ASAP7_75t_R)
                                         swerv/exu_flush_final (net)
                182.34    0.00  362.65 v swerv/ifu/ifc/_381_/A (INVx2_ASAP7_75t_R)
    46   30.48  126.52   96.93  459.59 ^ swerv/ifu/ifc/_381_/Y (INVx2_ASAP7_75t_R)
                                         swerv/ifu/ifc/_032_ (net)
                126.52    0.00  459.59 ^ swerv/ifu/ifc/_531_/A1 (AO21x1_ASAP7_75t_R)
     9    7.64   48.68   40.82  500.40 ^ swerv/ifu/ifc/_531_/Y (AO21x1_ASAP7_75t_R)
                                         swerv/ifu/ifc_fetch_addr_f1[8] (net)
                 48.68    0.00  500.40 ^ swerv/ifu/bp/f1hash/_4_/B (XNOR2x1_ASAP7_75t_R)
     1    1.65   19.42   16.36  516.76 v swerv/ifu/bp/f1hash/_4_/Y (XNOR2x1_ASAP7_75t_R)
                                         swerv/ifu/bp/f1hash/_0_ (net)
                 19.42    0.00  516.76 v swerv/ifu/bp/f1hash/_5_/B (XNOR2x1_ASAP7_75t_R)
   628  445.82 2942.93 1352.50 1869.26 ^ swerv/ifu/bp/f1hash/_5_/Y (XNOR2x1_ASAP7_75t_R)
                                         swerv/ifu/bp/btb_rd_addr_f1[4] (net)
               2942.93    0.00 1869.26 ^ swerv/ifu/bp/_4517_/A (INVx1_ASAP7_75t_R)
   208  127.21 1132.91 2146.58 4015.84 v swerv/ifu/bp/_4517_/Y (INVx1_ASAP7_75t_R)
                                         swerv/ifu/bp/_0446_ (net)
               1132.91    0.00 4015.84 v swerv/ifu/bp/_4523_/A1 (AO21x1_ASAP7_75t_R)
     1    0.65   23.74  120.19 4136.03 v swerv/ifu/bp/_4523_/Y (AO21x1_ASAP7_75t_R)
                                         swerv/ifu/bp/_0452_ (net)
                 23.74    0.00 4136.03 v swerv/ifu/bp/_4533_/A2 (OA21x2_ASAP7_75t_R)
     1    0.62   24.66   20.76 4156.79 v swerv/ifu/bp/_4533_/Y (OA21x2_ASAP7_75t_R)
                                         swerv/ifu/bp/btb_bank0_rd_data_way0_f2_in[0] (net)
                 24.66    0.00 4156.79 v swerv/ifu/bp/btb_bank0_way0_data_out/genblock_dff/_53_/D (DFFASRHQNx1_ASAP7_75t_R)
                               4156.79   data arrival time

                  0.00 2500.00 2500.00   clock core_clock (rise edge)
                          0.00 2500.00   clock network delay (ideal)
                          0.00 2500.00   clock reconvergence pessimism
                               2500.00 ^ swerv/ifu/bp/btb_bank0_way0_data_out/genblock_dff/_53_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -8.23 2491.77   library setup time
                               2491.77   data required time
-----------------------------------------------------------------------------
                               2491.77   data required time
                               -4156.79   data arrival time
-----------------------------------------------------------------------------
                               -1665.03   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.34e-02   1.21e-03   1.71e-06   5.47e-02  47.3%
Combinational          7.84e-03   8.08e-03   1.22e-05   1.59e-02  13.8%
Macro                  4.13e-02   9.57e-06   3.61e-03   4.49e-02  38.9%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-01   9.30e-03   3.62e-03   1.15e-01 100.0%
                          88.8%       8.1%       3.1%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 48271 u^2 15% utilization.

Elapsed time: 0:19.70[h:]min:sec. CPU time: user 19.51 sys 0.19 (99%). Peak memory: 702816KB.
