[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LP3990SD-1.2/NOPB production of TEXAS INSTRUMENTS from the text:ENIN OUT\nGNDVIN\nVEN\nGNDVOUT\nLP3990COUT\n1 µFCIN\n1 µF\nOFFON\nGND\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\nLP3990 150-mA Linear Voltage Regulator forDigital Applications\n1Features 3Description\nThe LP3990 regulator isdesigned tomeet the\n1•1%Voltage Accuracy atRoom Temperature\nrequirements ofportable, battery-powered systems•Stable with Ceramic Capacitorproviding anaccurate output voltage, low-noise, and\n•Logic Controlled Enable low-quiescent current. The LP3990 willprovide a0.8-\nVoutput from thelowinput voltage of2Vatuptoa •NoNoise Bypass Capacitor Required\n150-mA load current. When switched into shutdown•Thermal-Overload andShort-Circuit Protectionmode viaalogic signal attheenable pin(EN), the•Input Voltage Range, 2Vto6Vpower consumption isreduced tovirtually zero.\n•Output Voltage Range, 0.8Vto3.3VThe LP3990 isdesigned tobestable with space-\n•Output Current, 150mA saving ceramic capacitors with values aslowas1µF.\n•Output Stable -Capacitors, 1µFPerformance isspecified fora–40°Cto125°C\n•Virtually Zero IQ(Disabled), <10nA junction temperature range.\n•Very Low IQ(Enabled), 43µAForoutput voltages other than 0.8V,1.2V,1.35 V,\n•Low Output Noise, 150µVRMS 1.5V,1.8V,2.5V,2.8V,or3.3V,please contact\ntheTexas Instruments sales office. •PSRR, 55dBat1kHz\n•Fast Start-Up, 105µsDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)2Applications\nDSBGA (4) 1.324 mmx1.045 mm(MAX)•Cellular HandsetsLP3990 WSON (6) 2.90 mmx1.60 mm\n•Hand-Held Information AppliancesSOT-23 (5) 3.00 mmx3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\nTable ofContents\n7.3 Feature Description ................................................... 9 1Features .................................................................. 1\n7.4 Device Functional Modes ........................................ 10 2Applications ........................................................... 1\n8Application andImplementation ........................ 11 3Description ............................................................. 1\n8.1 Application Information ............................................ 114Revision History ..................................................... 2\n8.2 Typical Application ................................................. 115PinConfiguration andFunctions ......................... 3\n9Power Supply Recommendations ...................... 146Specifications ......................................................... 4\n10Layout ................................................................... 146.1 Absolute Maximum Ratings ...................................... 4\n10.1 Layout Guidelines ................................................. 146.2 Handling Ratings ...................................................... 4\n10.2 Layout Examples ................................................... 156.3 Recommended Operating Conditions ....................... 4\n10.3 DSBGA Mounting .................................................. 166.4 Thermal Information .................................................. 4\n10.4 DSBGA Light Sensitivity ....................................... 166.5 Electrical Characteristics ........................................... 5\n11Device andDocumentation Support ................. 17 6.6 Output Capacitor, Recommended Specifications .....6\n11.1 Trademarks ........................................................... 17 6.7 Timing Requirements ................................................ 6\n11.2 Electrostatic Discharge Caution ............................ 17 6.8 Typical Performance Characteristics ........................ 7\n11.3 Glossary ................................................................ 177Detailed Description .............................................. 9\n12Mechanical, Packaging, andOrderable 7.1 Overview ................................................................... 9\nInformation ........................................................... 177.2 Functional Block Diagram ......................................... 9\n4Revision History\nChanges from Revision I(May 2013) toRevision J Page\n•Added Device Information andHandling Rating tables, Feature Description ,Device Functional Modes ,Application\nandImplementation ,Power Supply Recommendations ,Layout ,Device andDocumentation Support ,and\nMechanical, Packaging, andOrderable Information sections; moved some curves toApplication Curves section .............. 1\n2 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\nIN\n6EN\n5N/C\n4\n1\nOUT2\nGND3\nN/C\nTOP VIEW BOTTOM VIEW3\nN/C2\nGND1\nOUTIN\n6EN\n5N/C\n4\n(Thermal DAP) Thermal DAP\n4\nN/C5\nOUTEN\n3GND\n2IN\n1\nEN\nA2IN\nB2EN\nA2IN\nB2\nA1\nGNDB1\nOUTA1\nGNDB1\nOUT\nTOP VIEW BOTTOM VIEW\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n5PinConfiguration andFunctions\n4Pins 5Pins\nDSBGA (YZR) SOT-23 (DBV)\nWSON (NGG)\n6Pins\nPinFunctions\nPIN\nDSBGA SOT-23 WSON I/O DESCRIPTION\nNAME YZR DBV NGG\nGND A1 2 2 — Common Ground.\nEN A2 3 5 Enable Input; Enables theRegulator when≥0.95 V.\nI Disables theRegulator when≤0.4V.\nEnable Input has1-MΩ(typical) pull-down resistor toGND.\nOUT B1 5 1 Voltage output. A1-µFLow ESR Capacitor should beconnected tothisPin.OConnect thisoutput totheload circuit.\nIN B2 1 6 I Voltage supply Input. A1-µFcapacitor should beconnected atthisinput.\n4 3 I Nointernal connection.\nN/C N/A 4 I Nointernal connection.\nN/A\nN/C Pad — Thermal pad. Connect toPin2.\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: LP3990\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings(1)(2)(3)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nInput voltage –0.3 6.5\nOutput voltage –0.3 Note(4)V\nENABLE input voltage –0.3 6.5\nContinuous power dissipation internally limited Note(5)\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTISales Office/Distributors foravailability andspecifications.\n(3) Allvoltages arewith respect tothepotential attheGND pin.\n(4) Thelower ofVIN+0.3Vor6.5V.\n(5) Internal thermal shutdown circuitry protects thedevice from permanent damage.\n6.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all–2000 2000pins(1)\nV(ESD) Electrostatic discharge Charged device model (CDM), perJEDEC specification JESD22- V250 1500C101, allpins\nMachine model –200 200\n(1) JEDEC document JEP155 states that2000-V HBM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nInput voltage, VIN 2 6\nV\nEnable input voltage, VEN 0.0 VIN\nJunction temperature, TJ(1)–40 125 °C\n(1) TJ(max) =(TA(max) +(RθJA×PD(max) ))\n6.4 Thermal Information\nLP3990\nTHERMAL METRIC(1)YZR (DSBGA) DBV (SOT-23) NGG (WSON) UNIT\n4PINS 5PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 188.9 165.2 53.9\nRθJC(top) Junction-to-case (top) thermal resistance 1.0 69.9 51.2\nRθJB Junction-to-board thermal resistance 105.3 27.3 28.2\n°C/W\nψJT Junction-to-top characterization parameter 0.7 1.8 0.6\nψJB Junction-to-board characterization parameter 105.2 26.8 28.3\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A 8.1\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n6.5 Electrical Characteristics(1)(2)\nUnless otherwise noted, VEN=950mV, VIN=VOUT+1VorVIN=2V,whichever ishigher. CIN=1µF,IOUT=1mA, COUT=\n0.47 µF.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage Note(3),TJ=25°C 2 6 V\nDSBGA –1 1%\nILOAD =1mAWQFN –1.5% 1.5%TJ=25°C\nSOT-23 –1.5% 1.5%\nOutput voltage tolerance\nDSBGA –2.5% 2.5%\nOver fulllineandloadWQFN –3% 3%regulation\nSOT-23 –4% 4%\nLine regulation error VIN=(VOUT(NOM) +1V)to6V 0.1 0.02 0.1 %/V\nVOUT=0.8Vto1.95 ΔVOUT\nV –0.005 0.002 0.005\nDSBGA\nVOUT=0.8Vto1.95\nV –0.008 0.003 0.008 IOUT=1mALoad regulation error %/mAWQFN, SOT-23 to150mA\nVOUT=2Vto3.3V–0.002 0.0005 0.002DSBGA\nVOUT=2Vto3.3V–0.005 0.002 0.005WQFN, SOT-23\nVDO Dropout voltage IOUT=150mA(4)(5)120 200 mV\nILOAD Load current Note(5)(6),TJ=25°C 0 µA\nVEN=950mV, IOUT=0mA 43 80\nIQ Quiescent current VEN=950mV, IOUT=150mA 65 120 µA\nVEN=0.4V(output disabled), TJ=25°C 0.002 0.2\nISC Short circuit current limit Note(7)550 1000\nmA\nIOUT Maximum output current 150\nƒ=1kHz, IOUT=1mAto150mA 55 Power Supply RejectionPSRR dBRatio ƒ=10kHz, IOUT=150mA 35\nVOUT=0.8V 60\nBW=10Hzto100eη Output noise voltage(5)VOUT=1.5V 125 µVRMSkHz\nVOUT=3.3V 180\nJunction temperature (TJ)rising until the155 Thermal shutdownoutput isdisabled TSHUTDOWN °Cjunction temperature\nHysteresis 15\n(1) Allvoltages arewith respect tothedevice GND terminal, unless otherwise stated.\n(2) Minimum andMaximum limits areensured through test, design, orstatistical correlation over theoperating junction temperature range\n(TJ)of–40°Cto125°C,unless otherwise stated. Typical values represent themost likely parametric norm atTJ=25°C,andare\nprovided forreference purposes only.\n(3) VIN(MIN) =VOUT(NOM) +0.5V,or2V,whichever ishigher.\n(4) Dropout voltage isvoltage difference between input andoutput atwhich theoutput voltage drops to100mVbelow itsnominal value.\nThis parameter applies only foroutput voltages above 2V.\n(5) This electrical specification isverified bydesign.\n(6) Thedevice maintains theregulated output voltage without theload.\n(7) Short-circuit current ismeasured with VOUTpulled to0VandVINworst case =6V.\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: LP3990\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\nElectrical Characteristics(1)(2)(continued)\nUnless otherwise noted, VEN=950mV, VIN=VOUT+1VorVIN=2V,whichever ishigher. CIN=1µF,IOUT=1mA, COUT=\n0.47 µF.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nENABLE CONTROL CHARACTERISTICS\nVEN=0V(Output isdisabled)0.001 0.1 Maximum input current TJ=25°C IEN(8)µAatENpin\nVEN=6V 2.5 6 10\nVIN=2Vto6V\nVIL Low input threshold VENfalling from≥VIHuntil theoutput is 0.4\ndisabled\nV\nVIN=2Vto6V\nVIH High input threshold VENrising from≤VILuntil theoutput is 0.95\nenabled\n(8) ENABLE Pinhas1-MΩ(typical) resistor connected toGND.\n6.6 Output Capacitor, Recommended Specifications(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCapacitance(2)0.7(3)1 500 µF\nCOUT Output capacitance\nESR 5 mΩ\n(1) Unless otherwise specified, values andlimits apply forTJ=25°C.\n(2) Thefulloperating conditions fortheapplication should beconsidered when selecting asuitable capacitor toensure thattheminimum\nvalue ofcapacitance isalways met. Recommended capacitor type isX7R. However, dependent onapplication, X5R, Y5V, andZ5U can\nalso beused. (See Detailed Design Procedure .)\n(3) Limit applies over thefulloperating junction temperature range (TJ)of−40°Cto125°C.\n6.7 Timing Requirements\nMIN NOM(1)MAX(2)UNIT\nVOUT=0.8V 80 150From VEN↑VIHto\nTON Turnon time(3)VOUT95% level VOUT=1.5V 105 200 µs\n(VIN(MIN )to6V)VOUT=3.3V 175 250\nLine transient response Trise=Tfall=30µs(3), mV(pk-8 16(ΔVOUT) ΔVIN=600mV pk)\nTransient\nTrise=Tfall=1µs(3), response Load transient responseIOUT=1mAto150mA 55 100 mV(ΔVOUT)COUT=1µF\n(1) Nom values apply forTJ=25°C.\n(2) Maximum limits apply over thefulloperating junction temperature (TJ)range of−40°Cto125°C.\n(3) This electrical specification isverified bydesign.\n6 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\n2 2.5 3 3.5 4 4.5 5 5.5 6\nVIN\nGND I (\nµA)TJ = 125°C\nTJ = 25°C\nTJ = -40°C\n2030405060708090100\nTIME (100 /c50s/DIV)800VIN = 2.5VCURRENT\n(mA)VOUT\n(1V/Div)600\n400\n200\n0\n2 2.5 3 3.5 4 4.5 5 5.5 6\nVIN\nGND I (\n/c50A)\n2030405060708090100\nTJ = 125°C\nTJ = 25°C\nTJ = -40°C\n2 2.5 3 3.5 4 4.5 5 5.5 6\nVIN\nGND I (\n/c50A)\nTJ = 125°C\nTJ = 25°C\n2030405060708090100\nTJ = -40°C\n0 50 75 100 125 150\nLOAD CURRENT (mA)\nGROUND CURRENT (\n/c50A)\n0102030405080\nTJ = 125°C\nTJ = 25°CTJ = -40°C\n256070\n-40 -25 0 25 50 75 100 125\nTEMPERATURE (°C)\nVOUT\n CHANGE (%)\n-2.00-1.50-1.00-0.500.000.501.001.502.00\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n6.8 Typical Performance Characteristics\nUnless otherwise specified, CIN=1µFceramic, COUT=0.47 µFceramic, VIN=VOUT(NOM) +1V,TA=25°C,VOUT(NOM) =1.5V;\nVEN=VIN.\nFigure 1.Output Voltage Change vsTemperature Figure 2.Ground Current vsLoad Current\nILOAD =0mA ILOAD =1mA\nFigure 3.Ground Current vsVIN Figure 4.Ground Current vsVIN\nILOAD =150mA\nFigure 6.Short Circuit Current Figure 5.Ground Current vsVIN\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: LP3990\n1 0.1 10 100\nFREQUENCY (kHz)\nNOISE (\n/c50V/  Hz)\n0.010.1110\nVOUT = 1.5VVOUT = 3.3V\nTIME (50 /c50s/DIV)IL = 1 mAVEN\n(1V/Div)VOUT\n(500 mV/Div)\n100 1k 10k 100k 1M\nFREQUENCY (Hz)\nRIPPLE REJECTION (dB)IL = 1 mACOUT = 0.47 /c50F\nCOUT = 1 /c50F\n-90-80-70-60-50-40-30-20-100\n100 1k 10k 100k 1M\nFREQUENCY (Hz)\nRIPPLE REJECTION (dB)ILOAD = 150 mACOUT = 1 /c50F\nCOUT = 0.47 /c50F\n-90-80-70-60-50-40-30-20-100\nTIME (100 /c50s/DIV)800VIN = 6VCURRENT\n(mA)VOUT\n(1V/Div)600\n400\n200\n0\nTIME (100 /c50s/DIV)3.1\n2.5CIN = 1 /c50F\nCOUT = 0.47 /c50F\nIL = 1 to 150 mAVIN (V) /c27VOUT\n(10 mV/Div)\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Performance Characteristics (continued)\nUnless otherwise specified, CIN=1µFceramic, COUT=0.47 µFceramic, VIN=VOUT(NOM) +1V,TA=25°C,VOUT(NOM) =1.5V;\nVEN=VIN.\nFigure 7.Short Circuit Current Figure 8.Line Transient\nFigure 10.Power Supply Rejection Ratio Figure 9.Power Supply Rejection Ratio\nFigure 11.Enable Start-Up TimeFigure 12.Noise Density\n8 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\n+Current\nLimitThermal\nShutdownIN OUT\nGNDVREF\n800 mV\nENOFFON\n1 M/c0d/c03LP3990\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n7Detailed Description\n7.1 Overview\nDesigned meet therequirements ofportable, battery-powered digital systems providing anaccurate output\nvoltage with faststart-up. When disabled viaalowlogic signal attheenable pin(EN), thepower consumption is\nreduced tovirtually zero\nThe LP3990 isdesigned toperform with asingle 1-μFinput capacitor and asingle 1-μFceramic output\ncapacitor.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Enable (EN)\nThe LP3990 Enable (EN) pinisinternally held lowbya1-MΩresistor toGND. The ENpinvoltage must be\nhigher than theVIHthreshold toensure thatthedevice isfully enabled under alloperating conditions. TheENpin\nvoltage must belower than theVILthreshold toensure thatthedevice isfully disabled. IftheENpinisleftopen\ntheLP3990 output willbedisabled.\n7.3.2 Thermal Overload Protection (TSD)\nThermal Shutdown disables theoutput when thejunction temperature rises toapproximately 155°Cwhich allows\nthedevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry enables.\nBased onpower dissipation, thermal resistance, and ambient temperature, thethermal protection circuit may\ncycle onand off.This thermal cycling limits thedissipation oftheregulator and protects itfrom damage asa\nresult ofoverheating.\nTheThermal Shutdown circuitry oftheLP3990 hasbeen designed toprotect against temporary thermal overload\nconditions. The Thermal Shutdown circuitry was notintended toreplace proper heat-sinking. Continuously\nrunning theLP3990 device intothermal shutdown may degrade device reliability.\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: LP3990\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\n7.4 Device Functional Modes\n7.4.1 Enable (EN)\nTheLP3990 ENpinisinternally held lowbya1-MΩresistor toGND. TheENpinvoltage must behigher than the\nVIHthreshold toensure thatthedevice isfully enabled under alloperating conditions.\n7.4.2 Minimum Operating Input Voltage (VIN)\nThe LP3990 does notinclude anydedicated UVLO circuitry. The LP3990 internal circuitry isnotfully functional\nuntil VINisatleast 2V.Theoutput voltage isnotregulated until VIN≥(VOUT+VDO),or2V,whichever ishigher.\n10 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\nENIN OUT\nGNDVIN\nVEN\nGNDVOUT\nLP3990COUT\n1 µFCIN\n1 µF\nOFFON\nGND\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LP3990 isalinear voltage regulator fordigital applications designed tobestable with space-saving ceramic\ncapacitors assmall as1µF.\n8.2 Typical Application\nFigure 13shows thetypical application circuit fortheLP3990. Theinput andoutput capacitances may need tobe\nincreased above the1μFshown forsome applications.\nFigure 13.LP3990 Typical Application\n8.2.1 Design Requirements\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 2Vto6V\nOutput voltage 1.8V\nOutput current 100mA\nOutput capacitor range 1µF\nInput/output capacitor ESR range 5mΩto500mΩ\n8.2.2 Detailed Design Procedure\nTobegin thedesign process, determine thefollowing:\n•Available input voltage range\n•Output voltage needed\n•Output current needed\n•Input andoutput capacitors\n8.2.2.1 Power Dissipation andDevice Operation\nThepermissible power dissipation foranypackage isameasure ofthecapability ofthedevice topass heat from\nthepower source, thejunctions oftheIC,totheultimate heat sink, theambient environment. Thus, thepower\ndissipation isdependent ontheambient temperature and thethermal resistance across thevarious interfaces\nbetween thediejunction andambient air.\nThemaximum allowable power dissipation forthedevice inagiven package canbecalculated using Equation 1:\nPD-MAX =((TJ-MAX -TA)/RθJA) (1)\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: LP3990\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\nTheactual power being dissipated inthedevice canberepresented byEquation 2:\nPD=(VIN-VOUT)xIOUT (2)\nThese twoequations establish therelationship between themaximum power dissipation allowed duetothermal\nconsideration, thevoltage drop across thedevice, andthecontinuous current capability ofthedevice. These two\nequations should beused todetermine theoptimum operating conditions forthedevice intheapplication.\nInapplications where lower power dissipation (PD)and/or excellent package thermal resistance (RθJA)ispresent,\nthemaximum ambient temperature (TA-MAX )may beincreased.\nInapplications where high power dissipation and/or poor package thermal resistance ispresent, themaximum\nambient temperature (TA-MAX )may have tobederated. TA-MAX isdependent onthemaximum operating junction\ntemperature (TJ-MAX-OP =125°C),themaximum allowable power dissipation inthedevice package inthe\napplication (PD-MAX ),andthejunction-to ambient thermal resistance ofthepart/package intheapplication (RθJA),\nasgiven byEquation 3:\nTA-MAX =(TJ-MAX-OP –(RθJA×PD-MAX )) (3)\nAlternately, ifTA-MAX cannotbederated, thePDvalue must bereduced. This canbeaccomplished byreducing\nVINinthe\'VIN–VOUT\'term aslong astheminimum VINismet, orbyreducing theIOUTterm, orbysome\ncombination ofthetwo.\n8.2.2.2 External Capacitors\nIncommon with most regulators, theLP3990 requires external capacitors forregulator stability. The LP3990 is\nspecifically designed forportable applications requiring minimum board space andsmallest components. These\ncapacitors must becorrectly selected forgood performance.\n8.2.2.3 Input Capacitor\nAninput capacitor isrequired forstability. Itisrecommended that a1-µFcapacitor beconnected between the\nLP3990 INpinandGND pin(this capacitance value may beincreased without limit).\nThis capacitor must belocated adistance ofnotmore than 1cmfrom theINpinand returned toaclean\nanalogue ground. Anygood quality ceramic, tantalum, orfilmcapacitor may beused attheinput.\nImportant: Toensure stable operation itisessential thatgood PCB design practices areemployed tominimize\nground impedance andkeep input inductance low. Ifthese conditions cannot bemet, oriflong leads areused to\nconnect thebattery orother power source totheLP3990, then itisrecommended that theinput capacitor is\nincreased. Also, tantalum capacitors cansuffer catastrophic failures due tosurge current when connected toa\nlow-impedance source ofpower (like abattery oravery large capacitor). Ifatantalum capacitor isused atthe\ninput, itmust beensured bythemanufacturer tohave asurge current rating sufficient fortheapplication.\nThere arenorequirements fortheESR (Equivalent Series Resistance) ontheinput capacitor, buttolerance and\ntemperature coefficient must beconsidered when selecting thecapacitor toensure thecapacitance willremain\napproximately 1µFover theentire operating temperature range.\n8.2.2.4 Output Capacitor\nThe LP3990 isdesigned specifically towork with very small ceramic output capacitors. A1-µFceramic capacitor\n(temperature types Z5U, Y5V orX7R/X5R) with ESR between 5mΩto500 mΩ,issuitable intheLP3990\napplication circuit.\nForthisdevice theoutput capacitor should beconnected between theOUT pinandGND pin.\nItisalso possible touse tantalum orfilmcapacitors atthedevice output, butthese arenotasattractive for\nreasons ofsize andcost (see Capacitor Characteristics ).\nThe output capacitor must meet therequirement fortheminimum value ofcapacitance and also have anESR\nvalue thatiswithin therange 5mΩto500mΩforstability.\n8.2.2.5 No-Load Stability\nTheLP3990 willremain stable andinregulation with noexternal load. This isanimportant consideration insome\ncircuits, forexample CMOS RAM keep-alive applications.\n12 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\n0402, 6.3V, X5R0603, 10V, X5R\n0 1.0 2.0 3.0 4.0 5.0\nDC BIAS (V)20%40%60%80%100%CAP VALUE (% of NOMINAL 1 \n/c50F)\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n8.2.2.6 Capacitor Characteristics\nThe LP3990 isdesigned towork with ceramic capacitors ontheoutput totake advantage ofthebenefits they\noffer. Forcapacitance values intherange of0.47 µFto4.7µF,ceramic capacitors arethesmallest, least\nexpensive and have thelowest ESR values, thus making them best foreliminating high frequency noise. The\nESR ofatypical 1-µFceramic capacitor isintherange of20mΩto40mΩ,which easily meets theESR\nrequirement forstability fortheLP3990.\nForboth input and output capacitors, careful interpretation ofthecapacitor specification isrequired toensure\ncorrect device operation. The capacitor value can change greatly, depending ontheoperating conditions and\ncapacitor type.\nInparticular, theoutput capacitor selection should take account ofallthecapacitor parameters, toensure thatthe\nspecification ismet within theapplication. The capacitance can vary with DCbias conditions aswell as\ntemperature andfrequency ofoperation. Capacitor values willalso show some decrease over time duetoaging.\nThe capacitor parameters arealso dependant ontheparticular case size, with smaller sizes giving poorer\nperformance figures ingeneral. Asanexample, Figure 14shows atypical graph comparing different capacitor\ncase sizes inaCapacitance vs.DCBias plot. Asshown inthegraph, increasing theDCBias condition canresult\ninthecapacitance value falling below theminimum value given intherecommended capacitor specifications\ntable (0.7 µFinthis case). Note that thegraph shows thecapacitance outofspec forthe0402 case size\ncapacitor athigher bias voltages. Itistherefore recommended thatthecapacitor manufacturers ’specifications for\nthenominal value capacitor areconsulted forallconditions, assome capacitor sizes (forexample, 0402) may not\nbesuitable intheactual application.\nFigure 14.Graph Showing ATypical Variation InCapacitance vsDCBias\nThe ceramic capacitor ’scapacitance canvary with temperature. The capacitor type X7R, which operates over a\ntemperature range of–55°Cto125°C,willonly vary thecapacitance towithin ±15%. Thecapacitor type X5R has\nasimilar tolerance over areduced temperature range of–55°Cto85°C.Many large value ceramic capacitors,\nlarger than 1µFaremanufactured with Z5U orY5V temperature characteristics. Their capacitance candrop by\nmore than 50% asthetemperature varies from 25°Cto85°C.Therefore, X7R andX5R types arerecommended\nover Z5U andY5V inapplications where theambient temperature willchange significantly above orbelow 25°C.\nTantalum capacitors areless desirable than ceramic foruse asoutput capacitors because they aremore\nexpensive when comparing equivalent capacitance andvoltage ratings inthe0.47- µFto4.7-µFrange.\nAnother important consideration isthat tantalum capacitors have higher ESR values than equivalent size\nceramics. This means that while itmay bepossible tofindatantalum capacitor with anESR value within the\nstable range, itwould have tobelarger incapacitance (which means bigger and more costly) than aceramic\ncapacitor with thesame ESR value. Itshould also benoted thattheESR ofatypical tantalum willincrease about\n2:1asthetemperature goes from 25°Cdown to-40°C,sosome guard band must beallowed.\n8.2.2.7 Enable Control\nThe LP3990 features anactive high Enable pin, EN, which turns thedevice onwhen pulled high. When not\nenabled theregulator output isoffandthedevice typically consumes 2nA.\nIftheapplication does notrequire theEnable switching feature, theENpinshould betiedtoVINtokeep the\nregulator output permanently on.\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: LP3990\nTIME (50 /c50s/DIV)IL = 150 mAVEN\n(1V/Div)VOUT\n(500 mV/Div)\nTIME (20 /c50s/DIV)150\n1CIN = 1 /c50F\nCOUT = 0.47 /c50FLOAD CURRENT\n(mA)/c27VOUT\n(50 mV/Div)\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\nToensure proper operation, thesignal source used todrive theENinput must beable toswing above andbelow\nthespecified turn-on/off voltage thresholds listed intheElectrical Characteristics section under VILandVIH.\nAninternal 1-MΩpull-down resistor tiestheENinput toground, ensuring thatthedevice remains offiftheENpin\nisleftopen circuit.\n8.2.3 Application Curves\nFigure 16.Load Transient Figure 15.Enable Start-Up Time\n9Power Supply Recommendations\nThis device isdesigned tooperate from aninput supply voltage range of2Vto6V.The input supply should be\nwell regulated andfree ofspurious noise. Toensure thattheLP3990 output voltage iswell regulated, theinput\nsupply should beatleast VOUT+0.5V,or2V,whichever ishigher. Aminimum capacitor value of1-μFis\nrequired tobewithin 1cmoftheINpin.\n10Layout\n10.1 Layout Guidelines\nThe dynamic performance oftheLP3990 isdependant onthelayout ofthePCB. PCB layout practices thatare\nadequate fortypical LDO\'s may degrade theload regulation, PSRR, noise, ortransient performance ofthe\nLP3990.\nBest performance isachieved byplacing CINand COUTonthesame side ofthePCB astheLP3990, and as\nclose asispractical tothepackage. The ground connections forCINand COUTshould beback totheLP3990\nground pinusing aswide, andasshort, ofacopper trace asispractical.\nConnections using long trace lengths, narrow trace widths, and/or connections through vias should beavoided.\nThese willaddparasitic inductances andresistance thatresults ininferior performance especially during transient\nconditions.\nAGround Plane, either ontheopposite side ofatwo-layer PCB, orembedded inamulti-layer PCB, isstrongly\nrecommended. This Ground Plane serves twopurposes :1)Provide acircuit reference plane toassure accuracy,\nand2)provides athermal plane toremove heat from theLP3990 WSON package through thermal vias under the\npackage DAP.\n14 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\nCOUTVIN\nVENVOUTCINLP3990SD\nPower Ground1\n2\n3 456\nThermal\nPad\nIN\nGND\nENOUT\nN/CCOUT1\n2\n3 45VIN\nVENVOUT\nCINLP3990MF\nPower Ground\nB2 B1\nA1VIN VOUT\nPower GroundVENCINCOUTLP3990TL\nA2\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n10.2 Layout Examples\nFigure 17.LP3990 DSBGA Layout\nFigure 18.LP3990 SOT-23 Layout\nFigure 19.LP3990 WSON Layout\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: LP3990\nLP3990\nSNVS251J –MAY 2004 –REVISED SEPTEMBER 2014 www.ti.com\n10.3 DSBGA Mounting\nThe DSBGA package requires specific mounting techniques, which aredetailed inTIApplication Note DSBGA\nWafer Level Chip Scale Package SNVA009 .\nForbest results during assembly, alignment ordinals onthePCboard may beused tofacilitate placement ofthe\nDSBGA device.\n10.4 DSBGA Light Sensitivity\nExposing theDSBGA device todirect light may affect theoperation ofthedevice. Light sources, such ashalogen\nlamps, canaffect electrical performance, ifplaced inclose proximity tothedevice.\nLight with wavelengths intheinfra-red portion ofthespectrum isthemost detrimental, and so,fluorescent\nlighting used inside most buildings, haslittle ornoeffect onperformance.\n16 Submit Documentation Feedback Copyright ©2004 –2014, Texas Instruments Incorporated\nProduct Folder Links: LP3990\nLP3990\nwww.ti.com SNVS251J –MAY 2004 –REVISED SEPTEMBER 2014\n11Device andDocumentation Support\n11.1 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.2 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.3 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2004 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: LP3990\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP3990MF-1.2/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCDB\nLP3990MF-1.8/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCFB\nLP3990MF-2.5/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCJB\nLP3990MF-2.8/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCKB\nLP3990MF-3.3/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCLB\nLP3990MFX-1.2/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCDB\nLP3990MFX-1.8/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCFB\nLP3990MFX-3.3/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 SCLB\nLP3990SD-1.2/NOPB ACTIVE WSON NGG 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L086B\nLP3990SD-1.5/NOPB ACTIVE WSON NGG 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L087B\nLP3990SD-1.8/NOPB ACTIVE WSON NGG 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L088B\nLP3990TL-0.8/NOPB ACTIVE DSBGA YZR 4250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TL-1.2/NOPB ACTIVE DSBGA YZR 4250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TL-1.35/NOPB ACTIVE DSBGA YZR 4250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TL-1.5/NOPB ACTIVE DSBGA YZR 4250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TL-1.8/NOPB ACTIVE DSBGA YZR 4250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TL-2.5/NOPB ACTIVE DSBGA YZR 4250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TL-2.8/NOPB ACTIVE DSBGA YZR 4250RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TLX-0.8/NOPB ACTIVE DSBGA YZR 43000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TLX-1.2/NOPB ACTIVE DSBGA YZR 43000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP3990TLX-1.5/NOPB ACTIVE DSBGA YZR 43000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TLX-1.8/NOPB ACTIVE DSBGA YZR 43000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TLX-2.5/NOPB ACTIVE DSBGA YZR 43000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\nLP3990TLX-2.8/NOPB ACTIVE DSBGA YZR 43000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 3In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LP3990 :\n•Automotive: LP3990-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Nov-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP3990MF-1.2/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP3990MF-1.8/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP3990MF-2.5/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP3990MF-2.8/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP3990MF-3.3/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLP3990MFX-1.2/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP3990MFX-1.8/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP3990MFX-3.3/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3\nLP3990SD-1.2/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP3990SD-1.5/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP3990SD-1.8/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP3990TL-0.8/NOPB DSBGA YZR 4250 178.0 8.41.091.350.764.08.0 Q1\nLP3990TL-1.2/NOPB DSBGA YZR 4250 178.0 8.41.091.350.764.08.0 Q1\nLP3990TL-1.35/NOPB DSBGA YZR 4250 178.0 8.41.091.350.764.08.0 Q1\nLP3990TL-1.5/NOPB DSBGA YZR 4250 178.0 8.41.091.350.764.08.0 Q1\nLP3990TL-1.8/NOPB DSBGA YZR 4250 178.0 8.41.091.350.764.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Nov-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP3990TL-2.5/NOPB DSBGA YZR 4250 178.0 8.41.091.350.764.08.0 Q1\nLP3990TL-2.8/NOPB DSBGA YZR 4250 178.0 8.41.091.350.764.08.0 Q1\nLP3990TLX-0.8/NOPB DSBGA YZR 43000 178.0 8.41.091.350.764.08.0 Q1\nLP3990TLX-1.2/NOPB DSBGA YZR 43000 178.0 8.41.091.350.764.08.0 Q1\nLP3990TLX-1.5/NOPB DSBGA YZR 43000 178.0 8.41.091.350.764.08.0 Q1\nLP3990TLX-1.8/NOPB DSBGA YZR 43000 178.0 8.41.091.350.764.08.0 Q1\nLP3990TLX-2.5/NOPB DSBGA YZR 43000 178.0 8.41.091.350.764.08.0 Q1\nLP3990TLX-2.8/NOPB DSBGA YZR 43000 178.0 8.41.091.350.764.08.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Nov-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP3990MF-1.2/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP3990MF-1.8/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP3990MF-2.5/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP3990MF-2.8/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP3990MF-3.3/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLP3990MFX-1.2/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP3990MFX-1.8/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP3990MFX-3.3/NOPB SOT-23 DBV 53000 208.0 191.0 35.0\nLP3990SD-1.2/NOPB WSON NGG 61000 208.0 191.0 35.0\nLP3990SD-1.5/NOPB WSON NGG 61000 208.0 191.0 35.0\nLP3990SD-1.8/NOPB WSON NGG 61000 208.0 191.0 35.0\nLP3990TL-0.8/NOPB DSBGA YZR 4250 208.0 191.0 35.0\nLP3990TL-1.2/NOPB DSBGA YZR 4250 208.0 191.0 35.0\nLP3990TL-1.35/NOPB DSBGA YZR 4250 208.0 191.0 35.0\nLP3990TL-1.5/NOPB DSBGA YZR 4250 208.0 191.0 35.0\nLP3990TL-1.8/NOPB DSBGA YZR 4250 208.0 191.0 35.0\nLP3990TL-2.5/NOPB DSBGA YZR 4250 208.0 191.0 35.0\nLP3990TL-2.8/NOPB DSBGA YZR 4250 208.0 191.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Nov-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP3990TLX-0.8/NOPB DSBGA YZR 43000 208.0 191.0 35.0\nLP3990TLX-1.2/NOPB DSBGA YZR 43000 208.0 191.0 35.0\nLP3990TLX-1.5/NOPB DSBGA YZR 43000 208.0 191.0 35.0\nLP3990TLX-1.8/NOPB DSBGA YZR 43000 208.0 191.0 35.0\nLP3990TLX-2.5/NOPB DSBGA YZR 43000 208.0 191.0 35.0\nLP3990TLX-2.8/NOPB DSBGA YZR 43000 208.0 191.0 35.0\nPack Materials-Page 4\nMECHANICAL  DATA\nNGG0006A\nwww .ti.comSDE06A (Rev A)\nMECHANICAL DATA\nYZR0004xxx\nwww.ti.comTLA04XXX (Rev D)0.600±0.075D\nE\n4215042/A      12/12\nA. All linear dim ensions ar e in millim eters. Dimensioning and tol erancing p er ASME Y1 4.5M-199 4. \nB. This drawing is subj ect to chang e without notic e.NOTES:D: Max = \nE: Max = 1.324 mm, Min = \n1.045 mm, Min = 1.263 mm\n0.984 mm\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LP3990SD-1.2/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2V to 6V
  - Output Voltage: 1.2V
- **Current Ratings:**
  - Maximum Output Current: 150 mA
- **Power Consumption:**
  - Quiescent Current (Enabled): 43 µA (typical)
  - Quiescent Current (Disabled): <10 nA
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
- **Package Type:**
  - WSON (6 pins)
- **Special Features:**
  - 1% Voltage Accuracy at Room Temperature
  - Logic Controlled Enable
  - Stable with Ceramic Capacitors (as low as 1 µF)
  - Thermal Overload and Short-Circuit Protection
  - Fast Start-Up Time: 105 µs
  - Low Output Noise: 150 µVRMS
- **Moisture Sensitive Level (MSL):**
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The LP3990SD-1.2/NOPB is a linear voltage regulator designed for digital applications, particularly suitable for portable, battery-powered systems. It provides a stable output voltage of 1.2V from a low input voltage of 2V, capable of delivering up to 150 mA of load current. The device features a low quiescent current, making it ideal for applications where power efficiency is critical.

#### Typical Applications:
- **Cellular Handsets:** Used to regulate voltage for various components within mobile devices.
- **Hand-Held Information Appliances:** Provides stable power for portable gadgets, ensuring reliable operation.
- **Battery-Powered Devices:** Ideal for applications requiring low power consumption and efficient voltage regulation.
- **CMOS RAM Keep-Alive Applications:** Maintains power to memory devices during low-power states.

The LP3990SD-1.2/NOPB is particularly advantageous in designs where space-saving components are necessary, as it operates effectively with small ceramic capacitors, thus minimizing board space while ensuring performance.