{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654462481627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654462481643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 23:54:41 2022 " "Processing started: Sun Jun 05 23:54:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654462481643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654462481643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_16_bit -c alu_16_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_16_bit -c alu_16_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654462481643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654462481847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654462481847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16_bit.vhd 18 9 " "Found 18 design units, including 9 entities, in source file alu_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myAND-Structure " "Found design unit 1: myAND-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myOR-Structure " "Found design unit 2: myOR-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myXOR-Structure " "Found design unit 3: myXOR-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fulladder-Structure " "Found design unit 4: fulladder-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 notx-Structure " "Found design unit 5: notx-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux4to1-Structure " "Found design unit 6: mux4to1-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alu_1_bit-Structure " "Found design unit 7: alu_1_bit-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ControlCircuit-Structure " "Found design unit 8: ControlCircuit-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alu_16_bit-Structure " "Found design unit 9: alu_16_bit-Structure" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAND " "Found entity 1: myAND" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "2 myOR " "Found entity 2: myOR" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "3 myXOR " "Found entity 3: myXOR" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "4 fulladder " "Found entity 4: fulladder" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "5 notx " "Found entity 5: notx" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4to1 " "Found entity 6: mux4to1" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu_1_bit " "Found entity 7: alu_1_bit" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "8 ControlCircuit " "Found entity 8: ControlCircuit" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu_16_bit " "Found entity 9: alu_16_bit" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654462488771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654462488771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_16_bit " "Elaborating entity \"alu_16_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654462488802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlCircuit ControlCircuit:u8 " "Elaborating entity \"ControlCircuit\" for hierarchy \"ControlCircuit:u8\"" {  } { { "alu_16_bit.vhd" "u8" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit alu_1_bit:A1 " "Elaborating entity \"alu_1_bit\" for hierarchy \"alu_1_bit:A1\"" {  } { { "alu_16_bit.vhd" "A1" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488818 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "invertA alu_16_bit.vhd(131) " "VHDL Signal Declaration warning at alu_16_bit.vhd(131): used implicit default value for signal \"invertA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654462488818 "|alu_16_bit|alu_1_bit:A1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "invertB alu_16_bit.vhd(131) " "VHDL Signal Declaration warning at alu_16_bit.vhd(131): used implicit default value for signal \"invertB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654462488818 "|alu_16_bit|alu_1_bit:A1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "operationCode alu_16_bit.vhd(132) " "VHDL Signal Declaration warning at alu_16_bit.vhd(132): used implicit default value for signal \"operationCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654462488818 "|alu_16_bit|alu_1_bit:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAND alu_1_bit:A1\|myAND:u0 " "Elaborating entity \"myAND\" for hierarchy \"alu_1_bit:A1\|myAND:u0\"" {  } { { "alu_16_bit.vhd" "u0" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myOR alu_1_bit:A1\|myOR:u1 " "Elaborating entity \"myOR\" for hierarchy \"alu_1_bit:A1\|myOR:u1\"" {  } { { "alu_16_bit.vhd" "u1" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myXOR alu_1_bit:A1\|myXOR:u2 " "Elaborating entity \"myXOR\" for hierarchy \"alu_1_bit:A1\|myXOR:u2\"" {  } { { "alu_16_bit.vhd" "u2" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu_1_bit:A1\|fulladder:u3 " "Elaborating entity \"fulladder\" for hierarchy \"alu_1_bit:A1\|fulladder:u3\"" {  } { { "alu_16_bit.vhd" "u3" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notx alu_1_bit:A1\|notx:u4 " "Elaborating entity \"notx\" for hierarchy \"alu_1_bit:A1\|notx:u4\"" {  } { { "alu_16_bit.vhd" "u4" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 alu_1_bit:A1\|mux4to1:u6 " "Elaborating entity \"mux4to1\" for hierarchy \"alu_1_bit:A1\|mux4to1:u6\"" {  } { { "alu_16_bit.vhd" "u6" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654462488850 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "alu_16_bit.vhd" "" { Text "C:/Users/User/Desktop/part2/alu_16_bit.vhd" 188 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654462489290 "|alu_16_bit|opcode[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654462489290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654462489290 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654462489290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654462489290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654462489290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654462489321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 23:54:49 2022 " "Processing ended: Sun Jun 05 23:54:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654462489321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654462489321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654462489321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654462489321 ""}
