5 18 1fd81 52 6 ffffffff *
8 /home/veddesh/icarus_codes 2 -t (Testbench) 2 -v (Testbench.v) 2 -v (Mycounter.v) 2 -vcd (count_clean.vcd) 2 -o (Mycounter.cdd)
3 0 $root "$root" 0 NA 0 0 100000000000000 
3 0 Testbench "Testbench" 0 Testbench.v 4 30 1000 
2 1 5 5 5 e0011 1 0 21004 0 0 1 16 0 0
2 2 5 5 5 6000a 0 1 1410 0 0 1 1 Clock
2 3 5 5 5 60011 1 48 16 1 2
2 4 13 13 13 a000e 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 5 22 22 22 a000b 1 0 1008 0 0 32 48 32 0
2 6 22 22 22 9000b 63 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 22 22 22 16001a 31 1 101c 0 0 1 1 Clock
2 8 22 22 22 15001a 31 1b 102c 7 0 1 18 0 1 1 1 0 0
2 9 22 22 22 d0011 0 1 1410 0 0 1 1 Clock
2 10 22 22 22 d001a 31 37 3e 8 9
2 11 25 25 25 a000e 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 Clock 1 5 1070006 1 0 0 0 1 17 0 1 0 1 1 0
1 Reset 2 6 1070006 1 0 0 0 1 17 0 1 0 1 1 0
1 Count 3 7 6000d 1 0 3 0 4 17 f f 0 f f 0
4 3 7 0 0 3
4 4 1 0 0 4
4 6 1 10 0 6
4 10 6 6 6 6
4 11 1 0 0 11
3 0 Mycounter "Testbench.I1" 0 Mycounter.v 4 16 1000 
2 12 9 9 9 130015 32 1 100c 0 0 1 1 CLK
2 13 9 9 9 b0015 4c 27 100a 12 0 1 18 0 1 0 0 0 0
2 14 10 10 10 20006 19 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 CLK 4 5 8 1 0 0 0 1 17 1 1 0 1 1 0
1 RST 5 5 d 1 0 0 0 1 17 1 1 0 1 1 0
1 OUT 6 6 2000f 1 0 3 0 4 17 f f 0 f f 0
4 13 1 14 0 13
4 14 6 13 0 13
3 1 Mycounter.u$0 "Testbench.I1.u$0" 0 Mycounter.v 10 15 1000 
2 15 11 11 11 f0012 1 0 21008 0 0 1 16 1 0
2 16 11 11 11 8000a 3 1 100c 0 0 1 1 RST
2 17 11 11 11 80012 3 11 100c 15 16 1 18 0 1 1 1 0 0
2 18 11 11 11 40013 19 39 e 17 0
2 19 14 14 14 130013 1 0 1008 0 0 32 48 1 0
2 20 14 14 14 d000f 14 1 101c 0 0 4 1 OUT
2 21 14 14 14 d0013 14 6 129c 19 20 4 18 0 f e 1 e 1
2 22 14 14 14 60008 0 1 1410 0 0 4 1 OUT
2 23 14 14 14 60013 14 38 3e 21 22
2 24 12 12 12 d0013 1 0 21004 0 0 4 16 0 0
2 25 12 12 12 60008 0 1 1410 0 0 4 1 OUT
2 26 12 12 12 60013 5 38 6 24 25
4 18 11 26 23 18
4 26 0 0 0 18
4 23 0 0 0 18
3 1 Testbench.u$0 "Testbench.u$0" 0 Testbench.v 13 19 1000 
2 27 0 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 28 15 15 15 c000f 1 0 21008 0 0 1 16 1 0
2 29 15 15 15 40008 0 1 1410 0 0 1 1 Reset
2 30 15 15 15 4000f 1 37 1a 28 29
2 31 16 16 16 50007 1 0 1008 0 0 32 48 64 0
2 32 16 16 16 40007 2 2c 900a 31 0 32 18 0 ffffffff 0 0 0 0
2 33 16 16 16 110014 1 0 21004 0 0 1 16 0 0
2 34 16 16 16 9000d 0 1 1410 0 0 1 1 Reset
2 35 16 16 16 90014 1 37 16 33 34
2 36 17 17 17 50008 1 0 1008 0 0 32 48 7d0 0
2 37 17 17 17 40008 2 2c 900a 36 0 32 18 0 ffffffff 0 0 0 0
2 38 17 17 17 120015 1 0 21008 0 0 1 16 1 0
2 39 17 17 17 a000e 0 1 1410 0 0 1 1 Reset
2 40 17 17 17 a0015 1 37 1a 38 39
2 41 18 18 18 50007 1 0 1008 0 0 32 48 190 0
2 42 18 18 18 40007 2 2c 900a 41 0 32 18 0 ffffffff 0 0 0 0
2 43 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 43 0 0 0 27
4 27 11 30 30 27
4 30 0 32 32 27
4 32 0 35 0 27
4 35 0 37 37 27
4 37 0 40 0 27
4 40 0 42 42 27
4 42 0 43 0 27
3 1 Testbench.u$1 "Testbench.u$1" 0 Testbench.v 25 29 1000 
2 44 0 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 45 0 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 46 0 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 46 0 0 0 44
4 45 0 46 46 44
4 44 11 45 45 44
