{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725439068544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725439068550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 16:37:48 2024 " "Processing started: Wed Sep 04 16:37:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725439068550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439068550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off amuntitled -c amuntitled " "Command: quartus_map --read_settings_files=on --write_settings_files=off amuntitled -c amuntitled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439068550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725439068866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725439068866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/amuntitled_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/amuntitled_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amuntitled_GN-rtl " "Found design unit 1: amuntitled_GN-rtl" {  } { { "hdl/amuntitled_GN.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075349 ""} { "Info" "ISGN_ENTITY_NAME" "1 amuntitled_GN " "Found entity 1: amuntitled_GN" {  } { { "hdl/amuntitled_GN.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_amuntitled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_amuntitled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_amuntitled-rtl " "Found design unit 1: tb_amuntitled-rtl" {  } { { "hdl/tb_amuntitled.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/tb_amuntitled.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075351 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_amuntitled " "Found entity 1: tb_amuntitled" {  } { { "hdl/tb_amuntitled.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/tb_amuntitled.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_build_gngck3jp43.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_build_gngck3jp43.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_build_GNGCK3JP43-rtl " "Found design unit 1: alt_dspbuilder_bus_build_GNGCK3JP43-rtl" {  } { { "hdl/alt_dspbuilder_bus_build_GNGCK3JP43.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_bus_build_GNGCK3JP43.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075353 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_build_GNGCK3JP43 " "Found entity 1: alt_dspbuilder_bus_build_GNGCK3JP43" {  } { { "hdl/alt_dspbuilder_bus_build_GNGCK3JP43.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_bus_build_GNGCK3JP43.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn2tl7hgv4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn2tl7hgv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN2TL7HGV4-rtl " "Found design unit 1: alt_dspbuilder_cast_GN2TL7HGV4-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN2TL7HGV4.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_cast_GN2TL7HGV4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075355 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN2TL7HGV4 " "Found entity 1: alt_dspbuilder_cast_GN2TL7HGV4" {  } { { "hdl/alt_dspbuilder_cast_GN2TL7HGV4.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_cast_GN2TL7HGV4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075357 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075361 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075362 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnyh4n5spj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnyh4n5spj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNYH4N5SPJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNYH4N5SPJ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNYH4N5SPJ.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_cast_GNYH4N5SPJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075364 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNYH4N5SPJ " "Found entity 1: alt_dspbuilder_cast_GNYH4N5SPJ" {  } { { "hdl/alt_dspbuilder_cast_GNYH4N5SPJ.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_cast_GNYH4N5SPJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gng36nz2pg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gng36nz2pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG-rtl " "Found design unit 1: alt_dspbuilder_delay_GNG36NZ2PG-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075368 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG " "Found entity 1: alt_dspbuilder_delay_GNG36NZ2PG" {  } { { "hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075370 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075371 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075373 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075374 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075376 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075378 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn5rjojihl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn5rjojihl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN5RJOJIHL-rtl " "Found design unit 1: alt_dspbuilder_port_GN5RJOJIHL-rtl" {  } { { "hdl/alt_dspbuilder_port_GN5RJOJIHL.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_port_GN5RJOJIHL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075380 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN5RJOJIHL " "Found entity 1: alt_dspbuilder_port_GN5RJOJIHL" {  } { { "hdl/alt_dspbuilder_port_GN5RJOJIHL.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_port_GN5RJOJIHL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnbo6omo5y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnbo6omo5y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y-rtl " "Found design unit 1: alt_dspbuilder_port_GNBO6OMO5Y-rtl" {  } { { "hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y " "Found entity 1: alt_dspbuilder_port_GNBO6OMO5Y" {  } { { "hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_product_gno6fdvqsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_product_gno6fdvqsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_product_GNO6FDVQSR-rtl " "Found design unit 1: alt_dspbuilder_product_GNO6FDVQSR-rtl" {  } { { "hdl/alt_dspbuilder_product_GNO6FDVQSR.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_product_GNO6FDVQSR.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075384 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_product_GNO6FDVQSR " "Found entity 1: alt_dspbuilder_product_GNO6FDVQSR" {  } { { "hdl/alt_dspbuilder_product_GNO6FDVQSR.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_product_GNO6FDVQSR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_BEXT-ax " "Found design unit 1: alt_dspbuilder_BEXT-ax" {  } { { "hdl/alt_dspbuilder_BEXT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075386 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_BEXT " "Found entity 1: alt_dspbuilder_BEXT" {  } { { "hdl/alt_dspbuilder_BEXT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_BEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_nbext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_nbext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_nBEXT-ax " "Found design unit 1: alt_dspbuilder_nBEXT-ax" {  } { { "hdl/alt_dspbuilder_nBEXT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_nBEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_nBEXT " "Found entity 1: alt_dspbuilder_nBEXT" {  } { { "hdl/alt_dspbuilder_nBEXT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_nBEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cst_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cst_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_CST_MULT-synth " "Found design unit 1: alt_dspbuilder_CST_MULT-synth" {  } { { "hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075389 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_CST_MULT " "Found entity 1: alt_dspbuilder_CST_MULT" {  } { { "hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_CST_MULT.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_altimult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_altimult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltiMult-AltMult_SYNTH " "Found design unit 1: alt_dspbuilder_AltiMult-AltMult_SYNTH" {  } { { "hdl/alt_dspbuilder_AltiMult.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_AltiMult.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075391 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltiMult " "Found entity 1: alt_dspbuilder_AltiMult" {  } { { "hdl/alt_dspbuilder_AltiMult.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_AltiMult.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnaxodevvw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnaxodevvw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNAXODEVVW-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNAXODEVVW-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNAXODEVVW.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNAXODEVVW.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075393 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNAXODEVVW " "Found entity 1: alt_dspbuilder_testbench_capture_GNAXODEVVW" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNAXODEVVW.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNAXODEVVW.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075395 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ " "Found entity 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnuhqbghyw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnuhqbghyw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNUHQBGHYW-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNUHQBGHYW-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNUHQBGHYW.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNUHQBGHYW.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNUHQBGHYW " "Found entity 1: alt_dspbuilder_testbench_capture_GNUHQBGHYW" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNUHQBGHYW.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNUHQBGHYW.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gncgufkhrr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gncgufkhrr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNCGUFKHRR-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075399 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNCGUFKHRR " "Found entity 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075401 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND " "Found entity 1: alt_dspbuilder_testbench_salt_GNDBMPYDND" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gnq2rndgbk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gnq2rndgbk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNQ2RNDGBK-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNQ2RNDGBK-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNQ2RNDGBK.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNQ2RNDGBK.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075403 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNQ2RNDGBK " "Found entity 1: alt_dspbuilder_testbench_salt_GNQ2RNDGBK" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNQ2RNDGBK.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNQ2RNDGBK.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075405 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_product.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_product.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_product-rtl " "Found design unit 1: alt_dspbuilder_product-rtl" {  } { { "hdl/alt_dspbuilder_product.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_product.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075407 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_product " "Found entity 1: alt_dspbuilder_product" {  } { { "hdl/alt_dspbuilder_product.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_product.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075409 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075411 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075412 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock " "Found entity 1: alt_dspbuilder_testbench_clock" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075414 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075416 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/amuntitled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/amuntitled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amuntitled-rtl " "Found design unit 1: amuntitled-rtl" {  } { { "hdl/amuntitled.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075417 ""} { "Info" "ISGN_ENTITY_NAME" "1 amuntitled " "Found entity 1: amuntitled" {  } { { "hdl/amuntitled.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "amuntitled " "Elaborating entity \"amuntitled\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725439075461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amuntitled_GN amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0 " "Elaborating entity \"amuntitled_GN\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\"" {  } { { "hdl/amuntitled.vhd" "\\amuntitled_GN_0:inst_amuntitled_GN_0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "hdl/amuntitled_GN.vhd" "clock_0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN5RJOJIHL amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_port_GN5RJOJIHL:streammod_0 " "Elaborating entity \"alt_dspbuilder_port_GN5RJOJIHL\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_port_GN5RJOJIHL:streammod_0\"" {  } { { "hdl/amuntitled_GN.vhd" "streammod_0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_port_GN37ALZBS4:noise_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_port_GN37ALZBS4:noise_0\"" {  } { { "hdl/amuntitled_GN.vhd" "noise_0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBO6OMO5Y amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_port_GNBO6OMO5Y:sinln2_0 " "Elaborating entity \"alt_dspbuilder_port_GNBO6OMO5Y\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_port_GNBO6OMO5Y:sinln2_0\"" {  } { { "hdl/amuntitled_GN.vhd" "sinln2_0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_product_GNO6FDVQSR amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product " "Elaborating entity \"alt_dspbuilder_product_GNO6FDVQSR\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\"" {  } { { "hdl/amuntitled_GN.vhd" "product" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AltiMult amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i " "Elaborating entity \"alt_dspbuilder_AltiMult\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i\"" {  } { { "hdl/alt_dspbuilder_product_GNO6FDVQSR.vhd" "Product1i" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_product_GNO6FDVQSR.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enadff alt_dspbuilder_AltiMult.vhd(80) " "Verilog HDL or VHDL warning at alt_dspbuilder_AltiMult.vhd(80): object \"enadff\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_AltiMult.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_AltiMult.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725439075472 "|amuntitled|amuntitled_GN:\amuntitled_GN_0:inst_amuntitled_GN_0|alt_dspbuilder_product_GNO6FDVQSR:product|alt_dspbuilder_AltiMult:Product1i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_AltiMult.vhd(85) " "Verilog HDL or VHDL warning at alt_dspbuilder_AltiMult.vhd(85): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_AltiMult.vhd" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_AltiMult.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725439075472 "|amuntitled|amuntitled_GN:\amuntitled_GN_0:inst_amuntitled_GN_0|alt_dspbuilder_product_GNO6FDVQSR:product|alt_dspbuilder_AltiMult:Product1i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_gnd_GN:productuser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_gnd_GN:productuser_aclrgnd\"" {  } { { "hdl/amuntitled_GN.vhd" "productuser_aclrgnd" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_vcc_GN:productenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_vcc_GN:productenavcc\"" {  } { { "hdl/amuntitled_GN.vhd" "productenavcc" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_build_GNGCK3JP43 amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_bus_build_GNGCK3JP43:bus_builder " "Elaborating entity \"alt_dspbuilder_bus_build_GNGCK3JP43\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_bus_build_GNGCK3JP43:bus_builder\"" {  } { { "hdl/amuntitled_GN.vhd" "bus_builder" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNG36NZ2PG amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay " "Elaborating entity \"alt_dspbuilder_delay_GNG36NZ2PG\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay\"" {  } { { "hdl/amuntitled_GN.vhd" "delay" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "Delay1i" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN2TL7HGV4 amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GN2TL7HGV4:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GN2TL7HGV4\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GN2TL7HGV4:cast0\"" {  } { { "hdl/amuntitled_GN.vhd" "cast0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GN2TL7HGV4:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GN2TL7HGV4:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN2TL7HGV4.vhd" "Outputi" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_cast_GN2TL7HGV4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GN2TL7HGV4:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GN2TL7HGV4:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNYH4N5SPJ amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GNYH4N5SPJ:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNYH4N5SPJ\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GNYH4N5SPJ:cast1\"" {  } { { "hdl/amuntitled_GN.vhd" "cast1" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/amuntitled_GN.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GNYH4N5SPJ:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GNYH4N5SPJ:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNYH4N5SPJ.vhd" "Outputi" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_cast_GNYH4N5SPJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GNYH4N5SPJ:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_cast_GNYH4N5SPJ:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075488 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "d:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725439075634 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725439075634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439075677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i\|lpm_mult:Mult0 " "Instantiated megafunction \"amuntitled_GN:\\amuntitled_GN_0:inst_amuntitled_GN_0\|alt_dspbuilder_product_GNO6FDVQSR:product\|alt_dspbuilder_AltiMult:Product1i\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725439075678 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725439075678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_or01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_or01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_or01 " "Found entity 1: mult_or01" {  } { { "db/mult_or01.tdf" "" { Text "D:/intelFPGA/18.0/quartus/dsp_builder/bin64/amuntitled_dspbuilder/db/mult_or01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725439075715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439075715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725439075874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725439076127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725439076127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725439076151 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725439076151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725439076151 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725439076151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725439076151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725439076162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 16:37:56 2024 " "Processing ended: Wed Sep 04 16:37:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725439076162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725439076162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725439076162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725439076162 ""}
