
canbus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000038c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000498  08000498  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000498  08000498  00010498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800049c  0800049c  0001049c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000040  20000000  080004a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000040  080004e0  00020040  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20000060  080004e0  00020060  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
  9 .debug_info   000015d3  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000003fb  00000000  00000000  0002163c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000000f0  00000000  00000000  00021a38  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000b8  00000000  00000000  00021b28  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000711  00000000  00000000  00021be0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000a40  00000000  00000000  000222f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00022d31  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000240  00000000  00000000  00022db0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00022ff0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	08000480 	.word	0x08000480

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	08000480 	.word	0x08000480

0800014c <main>:

extern uint8_t rfSettings[];
uint8_t spiReg;

int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	clockCoreInit();
 8000150:	f000 f80a 	bl	8000168 <_Z13clockCoreInitv>
  while (1)
  {
	spiReg=(uint8_t)(*(rfSettings+1));
 8000154:	4b02      	ldr	r3, [pc, #8]	; (8000160 <main+0x14>)
 8000156:	785a      	ldrb	r2, [r3, #1]
 8000158:	4b02      	ldr	r3, [pc, #8]	; (8000164 <main+0x18>)
 800015a:	701a      	strb	r2, [r3, #0]
 800015c:	e7fa      	b.n	8000154 <main+0x8>
 800015e:	bf00      	nop
 8000160:	20000000 	.word	0x20000000
 8000164:	2000005c 	.word	0x2000005c

08000168 <_Z13clockCoreInitv>:
  }
}

//core  clock init function, this a critical function
void clockCoreInit (void)
{
 8000168:	b480      	push	{r7}
 800016a:	af00      	add	r7, sp, #0
	FLASH->ACR |= FLASH_ACR_LATENCY_2;// flash latency delay 2t
 800016c:	4a29      	ldr	r2, [pc, #164]	; (8000214 <_Z13clockCoreInitv+0xac>)
 800016e:	4b29      	ldr	r3, [pc, #164]	; (8000214 <_Z13clockCoreInitv+0xac>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	f043 0302 	orr.w	r3, r3, #2
 8000176:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_PRFTBE;// Perfech enable
 8000178:	4a26      	ldr	r2, [pc, #152]	; (8000214 <_Z13clockCoreInitv+0xac>)
 800017a:	4b26      	ldr	r3, [pc, #152]	; (8000214 <_Z13clockCoreInitv+0xac>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	f043 0310 	orr.w	r3, r3, #16
 8000182:	6013      	str	r3, [r2, #0]
	RCC->CFGR|=(0xC<<18);// set mul x14
 8000184:	4a24      	ldr	r2, [pc, #144]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 8000186:	4b24      	ldr	r3, [pc, #144]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 8000188:	685b      	ldr	r3, [r3, #4]
 800018a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800018e:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=~0x00010000; // set pll clk hsi div 2
 8000190:	4a21      	ldr	r2, [pc, #132]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 8000192:	4b21      	ldr	r3, [pc, #132]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 8000194:	685b      	ldr	r3, [r3, #4]
 8000196:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800019a:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=0xfffffffc;
 800019c:	4a1e      	ldr	r2, [pc, #120]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 800019e:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001a0:	685b      	ldr	r3, [r3, #4]
 80001a2:	f023 0303 	bic.w	r3, r3, #3
 80001a6:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=0x2;// use pll1 from clock
 80001a8:	4a1b      	ldr	r2, [pc, #108]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001aa:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001ac:	685b      	ldr	r3, [r3, #4]
 80001ae:	f043 0302 	orr.w	r3, r3, #2
 80001b2:	6053      	str	r3, [r2, #4]
	RCC->CR|=0x1000000;// enable pll
 80001b4:	4a18      	ldr	r2, [pc, #96]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001b6:	4b18      	ldr	r3, [pc, #96]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001be:	6013      	str	r3, [r2, #0]
	RCC->CFGR|=(0<<13); //APB2 no div
 80001c0:	4a15      	ldr	r2, [pc, #84]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001c2:	4b15      	ldr	r3, [pc, #84]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001c4:	685b      	ldr	r3, [r3, #4]
 80001c6:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=(4<<10);  // APB1 /2 28  MHz
 80001c8:	4a13      	ldr	r2, [pc, #76]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001ca:	4b13      	ldr	r3, [pc, #76]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001cc:	685b      	ldr	r3, [r3, #4]
 80001ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80001d2:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=(0<<7); // AHB no div
 80001d4:	4a10      	ldr	r2, [pc, #64]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001d6:	4b10      	ldr	r3, [pc, #64]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001d8:	685b      	ldr	r3, [r3, #4]
 80001da:	6053      	str	r3, [r2, #4]
	while(!(RCC->CR & RCC_CR_PLLRDY));// wait stabilize pll
 80001dc:	4b0e      	ldr	r3, [pc, #56]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	bf0c      	ite	eq
 80001e8:	2301      	moveq	r3, #1
 80001ea:	2300      	movne	r3, #0
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d000      	beq.n	80001f4 <_Z13clockCoreInitv+0x8c>
 80001f2:	e7f3      	b.n	80001dc <_Z13clockCoreInitv+0x74>
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));//56 Mhz
 80001f4:	4b08      	ldr	r3, [pc, #32]	; (8000218 <_Z13clockCoreInitv+0xb0>)
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	f003 0308 	and.w	r3, r3, #8
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	bf0c      	ite	eq
 8000200:	2301      	moveq	r3, #1
 8000202:	2300      	movne	r3, #0
 8000204:	b2db      	uxtb	r3, r3
 8000206:	2b00      	cmp	r3, #0
 8000208:	d000      	beq.n	800020c <_Z13clockCoreInitv+0xa4>
 800020a:	e7f3      	b.n	80001f4 <_Z13clockCoreInitv+0x8c>
	/*RCC->APB1ENR=RCC_APB1ENR_CAN1EN;
		RCC->APB2ENR=RCC_APB2ENR_TIM1EN|RCC_APB2ENR_USART1EN;
		RCC->APB2ENR=RCC_APB2ENR_AFIOEN|RCC_APB2ENR_IOPAEN|RCC_APB2ENR_IOPBEN|RCC_APB2ENR_IOPCEN|
		RCC_APB2ENR_TIM1EN|RCC_APB2ENR_ADC1EN;// enable clk pereph here
		*/
}
 800020c:	bf00      	nop
 800020e:	46bd      	mov	sp, r7
 8000210:	bc80      	pop	{r7}
 8000212:	4770      	bx	lr
 8000214:	40022000 	.word	0x40022000
 8000218:	40021000 	.word	0x40021000

0800021c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800021c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000254 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000220:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000222:	e003      	b.n	800022c <LoopCopyDataInit>

08000224 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000226:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000228:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800022a:	3104      	adds	r1, #4

0800022c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800022c:	480b      	ldr	r0, [pc, #44]	; (800025c <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800022e:	4b0c      	ldr	r3, [pc, #48]	; (8000260 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000230:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000232:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000234:	d3f6      	bcc.n	8000224 <CopyDataInit>
	ldr	r2, =_sbss
 8000236:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000238:	e002      	b.n	8000240 <LoopFillZerobss>

0800023a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800023a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800023c:	f842 3b04 	str.w	r3, [r2], #4

08000240 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000242:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000244:	d3f9      	bcc.n	800023a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000246:	f000 f83d 	bl	80002c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800024a:	f000 f8f5 	bl	8000438 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800024e:	f7ff ff7d 	bl	800014c <main>
	bx	lr
 8000252:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000254:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000258:	080004a0 	.word	0x080004a0
	ldr	r0, =_sdata
 800025c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000260:	20000040 	.word	0x20000040
	ldr	r2, =_sbss
 8000264:	20000040 	.word	0x20000040
	ldr	r3, = _ebss
 8000268:	20000060 	.word	0x20000060

0800026c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800026c:	e7fe      	b.n	800026c <ADC1_2_IRQHandler>

0800026e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800026e:	b480      	push	{r7}
 8000270:	af00      	add	r7, sp, #0
}
 8000272:	bf00      	nop
 8000274:	46bd      	mov	sp, r7
 8000276:	bc80      	pop	{r7}
 8000278:	4770      	bx	lr

0800027a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800027a:	b480      	push	{r7}
 800027c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800027e:	e7fe      	b.n	800027e <HardFault_Handler+0x4>

08000280 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000284:	e7fe      	b.n	8000284 <MemManage_Handler+0x4>

08000286 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000286:	b480      	push	{r7}
 8000288:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800028a:	e7fe      	b.n	800028a <BusFault_Handler+0x4>

0800028c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000290:	e7fe      	b.n	8000290 <UsageFault_Handler+0x4>

08000292 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000292:	b480      	push	{r7}
 8000294:	af00      	add	r7, sp, #0
}
 8000296:	bf00      	nop
 8000298:	46bd      	mov	sp, r7
 800029a:	bc80      	pop	{r7}
 800029c:	4770      	bx	lr

0800029e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800029e:	b480      	push	{r7}
 80002a0:	af00      	add	r7, sp, #0
}
 80002a2:	bf00      	nop
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bc80      	pop	{r7}
 80002a8:	4770      	bx	lr

080002aa <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80002aa:	b480      	push	{r7}
 80002ac:	af00      	add	r7, sp, #0
}
 80002ae:	bf00      	nop
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr

080002b6 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80002b6:	b480      	push	{r7}
 80002b8:	af00      	add	r7, sp, #0
}
 80002ba:	bf00      	nop
 80002bc:	46bd      	mov	sp, r7
 80002be:	bc80      	pop	{r7}
 80002c0:	4770      	bx	lr
	...

080002c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002c8:	4a15      	ldr	r2, [pc, #84]	; (8000320 <SystemInit+0x5c>)
 80002ca:	4b15      	ldr	r3, [pc, #84]	; (8000320 <SystemInit+0x5c>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80002d4:	4912      	ldr	r1, [pc, #72]	; (8000320 <SystemInit+0x5c>)
 80002d6:	4b12      	ldr	r3, [pc, #72]	; (8000320 <SystemInit+0x5c>)
 80002d8:	685a      	ldr	r2, [r3, #4]
 80002da:	4b12      	ldr	r3, [pc, #72]	; (8000324 <SystemInit+0x60>)
 80002dc:	4013      	ands	r3, r2
 80002de:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002e0:	4a0f      	ldr	r2, [pc, #60]	; (8000320 <SystemInit+0x5c>)
 80002e2:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <SystemInit+0x5c>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80002ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80002ee:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002f0:	4a0b      	ldr	r2, [pc, #44]	; (8000320 <SystemInit+0x5c>)
 80002f2:	4b0b      	ldr	r3, [pc, #44]	; (8000320 <SystemInit+0x5c>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002fa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80002fc:	4a08      	ldr	r2, [pc, #32]	; (8000320 <SystemInit+0x5c>)
 80002fe:	4b08      	ldr	r3, [pc, #32]	; (8000320 <SystemInit+0x5c>)
 8000300:	685b      	ldr	r3, [r3, #4]
 8000302:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000306:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000308:	4b05      	ldr	r3, [pc, #20]	; (8000320 <SystemInit+0x5c>)
 800030a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800030e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000310:	f000 f80c 	bl	800032c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000314:	4b04      	ldr	r3, [pc, #16]	; (8000328 <SystemInit+0x64>)
 8000316:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800031a:	609a      	str	r2, [r3, #8]
#endif 
}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40021000 	.word	0x40021000
 8000324:	f8ff0000 	.word	0xf8ff0000
 8000328:	e000ed00 	.word	0xe000ed00

0800032c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000330:	f000 f802 	bl	8000338 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000334:	bf00      	nop
 8000336:	bd80      	pop	{r7, pc}

08000338 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800033e:	2300      	movs	r3, #0
 8000340:	607b      	str	r3, [r7, #4]
 8000342:	2300      	movs	r3, #0
 8000344:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000346:	4a3a      	ldr	r2, [pc, #232]	; (8000430 <SetSysClockTo72+0xf8>)
 8000348:	4b39      	ldr	r3, [pc, #228]	; (8000430 <SetSysClockTo72+0xf8>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000350:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000352:	4b37      	ldr	r3, [pc, #220]	; (8000430 <SetSysClockTo72+0xf8>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800035a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	3301      	adds	r3, #1
 8000360:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d103      	bne.n	8000370 <SetSysClockTo72+0x38>
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800036e:	d1f0      	bne.n	8000352 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000370:	4b2f      	ldr	r3, [pc, #188]	; (8000430 <SetSysClockTo72+0xf8>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000378:	2b00      	cmp	r3, #0
 800037a:	d002      	beq.n	8000382 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800037c:	2301      	movs	r3, #1
 800037e:	603b      	str	r3, [r7, #0]
 8000380:	e001      	b.n	8000386 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000382:	2300      	movs	r3, #0
 8000384:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	2b01      	cmp	r3, #1
 800038a:	d14b      	bne.n	8000424 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 800038c:	4a29      	ldr	r2, [pc, #164]	; (8000434 <SetSysClockTo72+0xfc>)
 800038e:	4b29      	ldr	r3, [pc, #164]	; (8000434 <SetSysClockTo72+0xfc>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f043 0310 	orr.w	r3, r3, #16
 8000396:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000398:	4a26      	ldr	r2, [pc, #152]	; (8000434 <SetSysClockTo72+0xfc>)
 800039a:	4b26      	ldr	r3, [pc, #152]	; (8000434 <SetSysClockTo72+0xfc>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f023 0303 	bic.w	r3, r3, #3
 80003a2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80003a4:	4a23      	ldr	r2, [pc, #140]	; (8000434 <SetSysClockTo72+0xfc>)
 80003a6:	4b23      	ldr	r3, [pc, #140]	; (8000434 <SetSysClockTo72+0xfc>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f043 0302 	orr.w	r3, r3, #2
 80003ae:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80003b0:	4a1f      	ldr	r2, [pc, #124]	; (8000430 <SetSysClockTo72+0xf8>)
 80003b2:	4b1f      	ldr	r3, [pc, #124]	; (8000430 <SetSysClockTo72+0xf8>)
 80003b4:	685b      	ldr	r3, [r3, #4]
 80003b6:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80003b8:	4a1d      	ldr	r2, [pc, #116]	; (8000430 <SetSysClockTo72+0xf8>)
 80003ba:	4b1d      	ldr	r3, [pc, #116]	; (8000430 <SetSysClockTo72+0xf8>)
 80003bc:	685b      	ldr	r3, [r3, #4]
 80003be:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80003c0:	4a1b      	ldr	r2, [pc, #108]	; (8000430 <SetSysClockTo72+0xf8>)
 80003c2:	4b1b      	ldr	r3, [pc, #108]	; (8000430 <SetSysClockTo72+0xf8>)
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003ca:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80003cc:	4a18      	ldr	r2, [pc, #96]	; (8000430 <SetSysClockTo72+0xf8>)
 80003ce:	4b18      	ldr	r3, [pc, #96]	; (8000430 <SetSysClockTo72+0xf8>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80003d6:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80003d8:	4a15      	ldr	r2, [pc, #84]	; (8000430 <SetSysClockTo72+0xf8>)
 80003da:	4b15      	ldr	r3, [pc, #84]	; (8000430 <SetSysClockTo72+0xf8>)
 80003dc:	685b      	ldr	r3, [r3, #4]
 80003de:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 80003e2:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003e4:	4a12      	ldr	r2, [pc, #72]	; (8000430 <SetSysClockTo72+0xf8>)
 80003e6:	4b12      	ldr	r3, [pc, #72]	; (8000430 <SetSysClockTo72+0xf8>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003ee:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003f0:	bf00      	nop
 80003f2:	4b0f      	ldr	r3, [pc, #60]	; (8000430 <SetSysClockTo72+0xf8>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d0f9      	beq.n	80003f2 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003fe:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <SetSysClockTo72+0xf8>)
 8000400:	4b0b      	ldr	r3, [pc, #44]	; (8000430 <SetSysClockTo72+0xf8>)
 8000402:	685b      	ldr	r3, [r3, #4]
 8000404:	f023 0303 	bic.w	r3, r3, #3
 8000408:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800040a:	4a09      	ldr	r2, [pc, #36]	; (8000430 <SetSysClockTo72+0xf8>)
 800040c:	4b08      	ldr	r3, [pc, #32]	; (8000430 <SetSysClockTo72+0xf8>)
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	f043 0302 	orr.w	r3, r3, #2
 8000414:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000416:	bf00      	nop
 8000418:	4b05      	ldr	r3, [pc, #20]	; (8000430 <SetSysClockTo72+0xf8>)
 800041a:	685b      	ldr	r3, [r3, #4]
 800041c:	f003 030c 	and.w	r3, r3, #12
 8000420:	2b08      	cmp	r3, #8
 8000422:	d1f9      	bne.n	8000418 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000424:	bf00      	nop
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	bc80      	pop	{r7}
 800042c:	4770      	bx	lr
 800042e:	bf00      	nop
 8000430:	40021000 	.word	0x40021000
 8000434:	40022000 	.word	0x40022000

08000438 <__libc_init_array>:
 8000438:	b570      	push	{r4, r5, r6, lr}
 800043a:	2500      	movs	r5, #0
 800043c:	4e0c      	ldr	r6, [pc, #48]	; (8000470 <__libc_init_array+0x38>)
 800043e:	4c0d      	ldr	r4, [pc, #52]	; (8000474 <__libc_init_array+0x3c>)
 8000440:	1ba4      	subs	r4, r4, r6
 8000442:	10a4      	asrs	r4, r4, #2
 8000444:	42a5      	cmp	r5, r4
 8000446:	d109      	bne.n	800045c <__libc_init_array+0x24>
 8000448:	f000 f81a 	bl	8000480 <_init>
 800044c:	2500      	movs	r5, #0
 800044e:	4e0a      	ldr	r6, [pc, #40]	; (8000478 <__libc_init_array+0x40>)
 8000450:	4c0a      	ldr	r4, [pc, #40]	; (800047c <__libc_init_array+0x44>)
 8000452:	1ba4      	subs	r4, r4, r6
 8000454:	10a4      	asrs	r4, r4, #2
 8000456:	42a5      	cmp	r5, r4
 8000458:	d105      	bne.n	8000466 <__libc_init_array+0x2e>
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000460:	4798      	blx	r3
 8000462:	3501      	adds	r5, #1
 8000464:	e7ee      	b.n	8000444 <__libc_init_array+0xc>
 8000466:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800046a:	4798      	blx	r3
 800046c:	3501      	adds	r5, #1
 800046e:	e7f2      	b.n	8000456 <__libc_init_array+0x1e>
 8000470:	08000498 	.word	0x08000498
 8000474:	08000498 	.word	0x08000498
 8000478:	08000498 	.word	0x08000498
 800047c:	0800049c 	.word	0x0800049c

08000480 <_init>:
 8000480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000482:	bf00      	nop
 8000484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000486:	bc08      	pop	{r3}
 8000488:	469e      	mov	lr, r3
 800048a:	4770      	bx	lr

0800048c <_fini>:
 800048c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048e:	bf00      	nop
 8000490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000492:	bc08      	pop	{r3}
 8000494:	469e      	mov	lr, r3
 8000496:	4770      	bx	lr
