set clock_constraint { \
    name clk \
    module sandbox \
    port ap_clk \
    period 6.66667 \
    uncertainty 0.833334 \
}

set all_path {}

set false_path {}

