# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AppelloFeb19.srcs/sources_1/new/Selector.vhd" \
"../../../../AppelloFeb19.srcs/sim_1/new/SimSel.vhd" \

# Do not sort compile order
nosort
