Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 30 19:32:06 2019
| Host         : DESKTOP-PET7N38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 246 register/latch pins with no clock driven by root clock pin: CLK_DIVIDER_ON_SET.CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1329 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.484        0.000                      0                  172        0.103        0.000                      0                  172        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.484        0.000                      0                  172        0.103        0.000                      0                  172        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.301     4.232    CLK_undiv_IBUF_BUFG
    SLICE_X79Y74         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y74         FDSE (Prop_fdse_C_Q)         0.341     4.573 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.122     4.694    RX_MSF1
    SLICE_X79Y74         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    E3                                                0.000     1.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     1.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263     2.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443     3.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.200     4.978    CLK_undiv_IBUF_BUFG
    SLICE_X79Y74         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism              0.254     5.232    
                         clock uncertainty           -0.035     5.196    
    SLICE_X79Y74         FDSE (Setup_fdse_C_D)       -0.018     5.178    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.888ns (42.678%)  route 2.536ns (57.322%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.121 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.937     7.058    Wrapper1/sel0[0]
    SLICE_X87Y82         LUT6 (Prop_lut6_I4_O)        0.234     7.292 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     7.292    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X87Y82         MUXF7 (Prop_muxf7_I0_O)      0.163     7.455 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.978     8.433    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.229     8.662 r  Wrapper1/SevenSegCat[1]_i_1/O
                         net (fo=1, routed)           0.000     8.662    Wrapper1_n_21
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.222    14.000    CLK_undiv_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[1]/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)        0.032    14.210    SevenSegCat_reg[1]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.890ns (42.704%)  route 2.536ns (57.296%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.121 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.937     7.058    Wrapper1/sel0[0]
    SLICE_X87Y82         LUT6 (Prop_lut6_I4_O)        0.234     7.292 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     7.292    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X87Y82         MUXF7 (Prop_muxf7_I0_O)      0.163     7.455 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.978     8.433    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.231     8.664 r  Wrapper1/SevenSegCat[3]_i_1/O
                         net (fo=1, routed)           0.000     8.664    Wrapper1_n_19
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.222    14.000    CLK_undiv_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[3]/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)        0.064    14.242    SevenSegCat_reg[3]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.888ns (43.962%)  route 2.407ns (56.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.121 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.937     7.058    Wrapper1/sel0[0]
    SLICE_X87Y82         LUT6 (Prop_lut6_I4_O)        0.234     7.292 f  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     7.292    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X87Y82         MUXF7 (Prop_muxf7_I0_O)      0.163     7.455 f  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.849     8.304    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.229     8.533 r  Wrapper1/SevenSegCat[4]_i_1/O
                         net (fo=1, routed)           0.000     8.533    Wrapper1_n_18
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.222    14.000    CLK_undiv_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[4]/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)        0.030    14.208    SevenSegCat_reg[4]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.888ns (43.962%)  route 2.407ns (56.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.121 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.937     7.058    Wrapper1/sel0[0]
    SLICE_X87Y82         LUT6 (Prop_lut6_I4_O)        0.234     7.292 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     7.292    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X87Y82         MUXF7 (Prop_muxf7_I0_O)      0.163     7.455 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.849     8.304    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.229     8.533 r  Wrapper1/SevenSegCat[0]_i_1/O
                         net (fo=1, routed)           0.000     8.533    Wrapper1_n_22
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.222    14.000    CLK_undiv_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[0]/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)        0.032    14.210    SevenSegCat_reg[0]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.888ns (43.962%)  route 2.407ns (56.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.121 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.937     7.058    Wrapper1/sel0[0]
    SLICE_X87Y82         LUT6 (Prop_lut6_I4_O)        0.234     7.292 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     7.292    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X87Y82         MUXF7 (Prop_muxf7_I0_O)      0.163     7.455 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           0.849     8.304    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.229     8.533 r  Wrapper1/SevenSegCat[5]_i_1/O
                         net (fo=1, routed)           0.000     8.533    Wrapper1_n_17
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.222    14.000    CLK_undiv_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[5]/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)        0.064    14.242    SevenSegCat_reg[5]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.907ns (44.984%)  route 2.332ns (55.016%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.976 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.976    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.206 r  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          0.884     7.090    Wrapper1/sel0[2]
    SLICE_X89Y82         MUXF7 (Prop_muxf7_S_O)       0.331     7.421 r  Wrapper1/SevenSegCat_reg[6]_i_3/O
                         net (fo=7, routed)           0.828     8.249    Wrapper1/SevenSegCat_reg[6]_i_3_n_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.229     8.478 r  Wrapper1/SevenSegCat[2]_i_1/O
                         net (fo=1, routed)           0.000     8.478    Wrapper1_n_20
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.222    14.000    CLK_undiv_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[2]/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)        0.033    14.211    SevenSegCat_reg[2]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.912ns (45.049%)  route 2.332ns (54.951%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.976 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.976    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.206 r  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          0.884     7.090    Wrapper1/sel0[2]
    SLICE_X89Y82         MUXF7 (Prop_muxf7_S_O)       0.331     7.421 r  Wrapper1/SevenSegCat_reg[6]_i_3/O
                         net (fo=7, routed)           0.828     8.249    Wrapper1/SevenSegCat_reg[6]_i_3_n_0
    SLICE_X89Y87         LUT4 (Prop_lut4_I1_O)        0.234     8.483 r  Wrapper1/SevenSegCat[6]_i_1/O
                         net (fo=1, routed)           0.000     8.483    Wrapper1_n_16
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.222    14.000    CLK_undiv_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  SevenSegCat_reg[6]/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)        0.064    14.242    SevenSegCat_reg[6]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.572ns (45.874%)  route 1.855ns (54.126%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.976 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.976    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.206 r  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          1.234     7.440    sel0[2]
    SLICE_X89Y83         LUT3 (Prop_lut3_I0_O)        0.225     7.665 r  SevenSegAn[3]_i_1/O
                         net (fo=1, routed)           0.000     7.665    SevenSegAn[3]_i_1_n_0
    SLICE_X89Y83         FDRE                                         r  SevenSegAn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.219    13.997    CLK_undiv_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  SevenSegAn_reg[3]/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)        0.032    14.207    SevenSegAn_reg[3]
  -------------------------------------------------------------------
                         required time                         14.207    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.572ns (45.874%)  route 1.855ns (54.126%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.308     4.239    CLK_undiv_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  sevenseg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.341     4.580 r  sevenseg_counter_reg[2]/Q
                         net (fo=2, routed)           0.613     5.193    sevenseg_counter_reg[2]
    SLICE_X86Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.702 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.007     5.709    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.798 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.798    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.887 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.887    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.976 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.976    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.206 f  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          1.234     7.440    sel0[2]
    SLICE_X89Y83         LUT3 (Prop_lut3_I2_O)        0.225     7.665 r  SevenSegAn[7]_i_1/O
                         net (fo=1, routed)           0.000     7.665    SevenSegAn[7]_i_1_n_0
    SLICE_X89Y83         FDRE                                         r  SevenSegAn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.219    13.997    CLK_undiv_IBUF_BUFG
    SLICE_X89Y83         FDRE                                         r  SevenSegAn_reg[7]/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)        0.064    14.239    SevenSegAn_reg[7]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  6.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart_data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.588     1.507    CLK_undiv_IBUF_BUFG
    SLICE_X79Y76         FDRE                                         r  uart_data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  uart_data_in_reg[1]/Q
                         net (fo=1, routed)           0.051     1.699    UART1/Q[1]
    SLICE_X78Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.744 r  UART1/uart_tx_data_block[1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    UART1/uart_tx_data_block[1]
    SLICE_X78Y76         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.857     2.022    UART1/CLK
    SLICE_X78Y76         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X78Y76         FDCE (Hold_fdce_C_D)         0.121     1.641    UART1/uart_tx_data_block_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.587     1.506    CLK_undiv_IBUF_BUFG
    SLICE_X79Y74         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y74         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.055     1.702    RX_MSF1
    SLICE_X79Y74         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.021    CLK_undiv_IBUF_BUFG
    SLICE_X79Y74         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism             -0.514     1.506    
    SLICE_X79Y74         FDSE (Hold_fdse_C_D)         0.078     1.584    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.588     1.507    CLK_undiv_IBUF_BUFG
    SLICE_X79Y76         FDRE                                         r  uart_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  uart_data_in_reg[0]/Q
                         net (fo=1, routed)           0.086     1.734    UART1/Q[0]
    SLICE_X78Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.779 r  UART1/uart_tx_data_block[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    UART1/uart_tx_data_block[0]
    SLICE_X78Y76         FDCE                                         r  UART1/uart_tx_data_block_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.857     2.022    UART1/CLK
    SLICE_X78Y76         FDCE                                         r  UART1/uart_tx_data_block_reg[0]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X78Y76         FDCE (Hold_fdce_C_D)         0.120     1.640    UART1/uart_tx_data_block_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.508    UART1/CLK
    SLICE_X81Y75         FDCE                                         r  UART1/uart_rx_data_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UART1/uart_rx_data_block_reg[0]/Q
                         net (fo=1, routed)           0.109     1.759    uart_rx_data_block[0]
    SLICE_X81Y76         FDRE                                         r  CONSOLE_IN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     2.024    CLK_undiv_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  CONSOLE_IN_reg[0]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.070     1.592    CONSOLE_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.188%)  route 0.119ns (45.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.508    UART1/CLK
    SLICE_X81Y75         FDCE                                         r  UART1/uart_rx_data_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UART1/uart_rx_data_block_reg[3]/Q
                         net (fo=2, routed)           0.119     1.769    uart_rx_data_block[3]
    SLICE_X81Y76         FDRE                                         r  CONSOLE_IN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     2.024    CLK_undiv_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  CONSOLE_IN_reg[3]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.072     1.594    CONSOLE_IN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.508    UART1/CLK
    SLICE_X81Y75         FDCE                                         r  UART1/uart_rx_data_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  UART1/uart_rx_data_block_reg[1]/Q
                         net (fo=2, routed)           0.121     1.770    uart_rx_data_block[1]
    SLICE_X81Y76         FDRE                                         r  CONSOLE_IN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.859     2.024    CLK_undiv_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  CONSOLE_IN_reg[1]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.066     1.588    CONSOLE_IN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CONSOLE_IN_ack_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.432%)  route 0.092ns (30.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.587     1.506    CLK_undiv_IBUF_BUFG
    SLICE_X78Y75         FDRE                                         r  CONSOLE_IN_ack_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  CONSOLE_IN_ack_prev_reg/Q
                         net (fo=2, routed)           0.092     1.762    Wrapper1/CONSOLE_IN_ack_prev
    SLICE_X79Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.807 r  Wrapper1/recv_state_i_1/O
                         net (fo=1, routed)           0.000     1.807    Wrapper1_n_26
    SLICE_X79Y75         FDRE                                         r  recv_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     2.021    CLK_undiv_IBUF_BUFG
    SLICE_X79Y75         FDRE                                         r  recv_state_reg/C
                         clock pessimism             -0.501     1.519    
    SLICE_X79Y75         FDRE (Hold_fdre_C_D)         0.092     1.611    recv_state_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.116%)  route 0.145ns (43.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.588     1.507    CLK_undiv_IBUF_BUFG
    SLICE_X79Y76         FDRE                                         r  uart_data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  uart_data_in_reg[2]/Q
                         net (fo=1, routed)           0.145     1.794    UART1/Q[2]
    SLICE_X78Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.839 r  UART1/uart_tx_data_block[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    UART1/uart_tx_data_block[2]
    SLICE_X78Y76         FDCE                                         r  UART1/uart_tx_data_block_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.857     2.022    UART1/CLK
    SLICE_X78Y76         FDCE                                         r  UART1/uart_tx_data_block_reg[2]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X78Y76         FDCE (Hold_fdce_C_D)         0.121     1.641    UART1/uart_tx_data_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.963%)  route 0.135ns (42.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.582     1.501    UART1/CLK
    SLICE_X72Y74         FDPE                                         r  UART1/oversample_baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.642 f  UART1/oversample_baud_counter_reg[9]/Q
                         net (fo=7, routed)           0.135     1.777    UART1/oversample_baud_counter[9]
    SLICE_X73Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.822 r  UART1/oversample_baud_tick_i_1/O
                         net (fo=1, routed)           0.000     1.822    UART1/oversample_baud_tick
    SLICE_X73Y74         FDCE                                         r  UART1/oversample_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.851     2.016    UART1/CLK
    SLICE_X73Y74         FDCE                                         r  UART1/oversample_baud_tick_reg/C
                         clock pessimism             -0.501     1.514    
    SLICE_X73Y74         FDCE (Hold_fdce_C_D)         0.092     1.606    UART1/oversample_baud_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_data_out_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_data_out_stb_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.521%)  route 0.155ns (45.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.587     1.506    CLK_undiv_IBUF_BUFG
    SLICE_X79Y75         FDRE                                         r  uart_data_out_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  uart_data_out_ack_reg/Q
                         net (fo=1, routed)           0.155     1.802    UART1/uart_data_out_ack
    SLICE_X77Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  UART1/uart_rx_data_out_stb_i_1/O
                         net (fo=1, routed)           0.000     1.847    UART1/uart_rx_data_out_stb_i_1_n_0
    SLICE_X77Y75         FDCE                                         r  UART1/uart_rx_data_out_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     2.019    UART1/CLK
    SLICE_X77Y75         FDCE                                         r  UART1/uart_rx_data_out_stb_reg/C
                         clock pessimism             -0.479     1.539    
    SLICE_X77Y75         FDCE (Hold_fdce_C_D)         0.092     1.631    UART1/uart_rx_data_out_stb_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_undiv }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK_undiv_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y111   CLK_DIVIDER_ON_SET.CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y111   CLK_DIVIDER_ON_SET.clk_counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y105   CLK_DIVIDER_ON_SET.clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y105   CLK_DIVIDER_ON_SET.clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y106   CLK_DIVIDER_ON_SET.clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y106   CLK_DIVIDER_ON_SET.clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y106   CLK_DIVIDER_ON_SET.clk_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y106   CLK_DIVIDER_ON_SET.clk_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y107   CLK_DIVIDER_ON_SET.clk_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    SevenSegAn_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    SevenSegAn_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y75    UART1/uart_rx_data_block_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y75    UART1/uart_rx_data_block_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y75    UART1/uart_rx_data_block_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y75    UART1/uart_rx_data_block_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y75    UART1/uart_rx_data_block_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y75    UART1/uart_rx_data_block_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y75    UART1/uart_rx_data_block_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y75    UART1/uart_rx_data_block_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y105   CLK_DIVIDER_ON_SET.clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y105   CLK_DIVIDER_ON_SET.clk_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y105   CLK_DIVIDER_ON_SET.clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y105   CLK_DIVIDER_ON_SET.clk_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X72Y74    UART1/oversample_baud_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y74    UART1/oversample_baud_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y74    UART1/oversample_baud_counter_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X73Y74    UART1/oversample_baud_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X72Y74    UART1/oversample_baud_counter_reg[8]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X72Y74    UART1/oversample_baud_counter_reg[9]/C



