// Seed: 3471827736
module module_0 (
    output wire id_0,
    input uwire id_1,
    output wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wire id_8,
    output wand id_9,
    output uwire id_10,
    input wire id_11,
    input supply0 id_12,
    output supply1 id_13,
    output tri id_14,
    input tri id_15,
    input supply1 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wand id_19,
    output uwire id_20,
    output tri1 id_21,
    input wire id_22,
    input supply1 id_23,
    input tri id_24,
    input supply0 id_25,
    output tri0 id_26,
    output tri1 id_27,
    input supply1 id_28,
    output wire id_29,
    output wand id_30
);
  assign id_21 = id_25 ==? id_16;
  assign module_1.id_3 = 0;
endmodule
module module_0 #(
    parameter id_8 = 32'd20
) (
    output tri0 id_0,
    output supply1 id_1
    , id_11,
    output uwire id_2,
    inout supply1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    input wand id_7,
    input supply0 _id_8,
    output tri1 id_9
);
  logic id_12 = id_7;
  always force id_1 = 1;
  wor [id_8 : -1] id_13 = -1;
  assign id_11 = id_8;
  assign id_12 = 1;
  logic id_14;
  logic id_15;
  ;
  logic module_1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_9,
      id_4,
      id_9,
      id_5,
      id_4,
      id_3,
      id_2,
      id_0,
      id_7,
      id_3,
      id_2,
      id_0,
      id_3,
      id_7,
      id_4,
      id_3,
      id_3,
      id_0,
      id_5,
      id_7,
      id_7,
      id_3,
      id_3,
      id_5,
      id_1,
      id_3,
      id_1,
      id_3
  );
  supply0 [-1 : 1] id_16 = -1'b0;
endmodule
