<stg><name>FloatvMultConst_Pipeline_cc</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_in_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %num_ite_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_ite

]]></Node>
<StgValue><ssdm name="num_ite_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:0 %i_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:1 %icmp_ln90 = icmp_slt  i32 %i_1, i32 %num_ite_read

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:2 %br_ln90 = br i1 %icmp_ln90, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:0 %specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 1, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln91"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:1 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="514" op_0_bw="514" op_1_bw="513">
<![CDATA[
for.body:2 %fifo_in_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %fifo_in_s

]]></Node>
<StgValue><ssdm name="fifo_in_s_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="514">
<![CDATA[
for.body:3 %p_vld = extractvalue i514 %fifo_in_s_read

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="513" op_0_bw="514">
<![CDATA[
for.body:4 %p_s = extractvalue i514 %fifo_in_s_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="513">
<![CDATA[
for.body:5 %trunc_ln78 = trunc i513 %p_s

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:6 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:7 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:8 %trunc_ln78_2 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:9 %br_ln78 = br i1 %p_vld, void %if.end, void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:1 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:3 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:5 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:7 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:9 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:11 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:13 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:15 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:17 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:19 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:21 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i:23 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:62 %i_2 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i:63 %store_ln98 = store i32 %i_2, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln90 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:0 %elem_val_M_elems = bitcast i32 %trunc_ln78

]]></Node>
<StgValue><ssdm name="elem_val_M_elems"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:2 %elem_val_M_elems_1 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="elem_val_M_elems_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:4 %bitcast_ln78 = bitcast i32 %tmp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:6 %bitcast_ln78_1 = bitcast i32 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln78_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:8 %bitcast_ln78_2 = bitcast i32 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln78_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:10 %bitcast_ln78_3 = bitcast i32 %tmp_5

]]></Node>
<StgValue><ssdm name="bitcast_ln78_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:12 %bitcast_ln78_4 = bitcast i32 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln78_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:14 %bitcast_ln78_5 = bitcast i32 %tmp_7

]]></Node>
<StgValue><ssdm name="bitcast_ln78_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:16 %bitcast_ln78_6 = bitcast i32 %tmp_8

]]></Node>
<StgValue><ssdm name="bitcast_ln78_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:18 %bitcast_ln78_7 = bitcast i32 %tmp_9

]]></Node>
<StgValue><ssdm name="bitcast_ln78_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:20 %bitcast_ln78_8 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln78_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:22 %bitcast_ln78_9 = bitcast i32 %tmp_10

]]></Node>
<StgValue><ssdm name="bitcast_ln78_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:24 %bitcast_ln78_10 = bitcast i32 %tmp_11

]]></Node>
<StgValue><ssdm name="bitcast_ln78_10"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:25 %bitcast_ln78_11 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln78_11"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:26 %bitcast_ln78_12 = bitcast i32 %trunc_ln1

]]></Node>
<StgValue><ssdm name="bitcast_ln78_12"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:27 %bitcast_ln78_13 = bitcast i32 %trunc_ln78_2

]]></Node>
<StgValue><ssdm name="bitcast_ln78_13"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:28 %mul_i = fmul i32 %elem_val_M_elems, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:29 %mul_i_1 = fmul i32 %elem_val_M_elems_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:30 %mul_i_2 = fmul i32 %bitcast_ln78, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:31 %mul_i_3 = fmul i32 %bitcast_ln78_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:32 %mul_i_4 = fmul i32 %bitcast_ln78_2, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:33 %mul_i_5 = fmul i32 %bitcast_ln78_3, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:34 %mul_i_6 = fmul i32 %bitcast_ln78_4, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:35 %mul_i_7 = fmul i32 %bitcast_ln78_5, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:36 %mul_i_8 = fmul i32 %bitcast_ln78_6, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:37 %mul_i_9 = fmul i32 %bitcast_ln78_7, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:38 %mul_i_s = fmul i32 %bitcast_ln78_8, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:39 %mul_i_10 = fmul i32 %bitcast_ln78_9, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:40 %mul_i_11 = fmul i32 %bitcast_ln78_10, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:41 %mul_i_12 = fmul i32 %bitcast_ln78_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:42 %mul_i_13 = fmul i32 %bitcast_ln78_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:43 %mul_i_14 = fmul i32 %bitcast_ln78_13, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="76" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:28 %mul_i = fmul i32 %elem_val_M_elems, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:29 %mul_i_1 = fmul i32 %elem_val_M_elems_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:30 %mul_i_2 = fmul i32 %bitcast_ln78, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:31 %mul_i_3 = fmul i32 %bitcast_ln78_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:32 %mul_i_4 = fmul i32 %bitcast_ln78_2, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:33 %mul_i_5 = fmul i32 %bitcast_ln78_3, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:34 %mul_i_6 = fmul i32 %bitcast_ln78_4, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:35 %mul_i_7 = fmul i32 %bitcast_ln78_5, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:36 %mul_i_8 = fmul i32 %bitcast_ln78_6, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:37 %mul_i_9 = fmul i32 %bitcast_ln78_7, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:38 %mul_i_s = fmul i32 %bitcast_ln78_8, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:39 %mul_i_10 = fmul i32 %bitcast_ln78_9, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:40 %mul_i_11 = fmul i32 %bitcast_ln78_10, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:41 %mul_i_12 = fmul i32 %bitcast_ln78_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:42 %mul_i_13 = fmul i32 %bitcast_ln78_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:43 %mul_i_14 = fmul i32 %bitcast_ln78_13, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="92" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:28 %mul_i = fmul i32 %elem_val_M_elems, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:29 %mul_i_1 = fmul i32 %elem_val_M_elems_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:30 %mul_i_2 = fmul i32 %bitcast_ln78, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:31 %mul_i_3 = fmul i32 %bitcast_ln78_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:32 %mul_i_4 = fmul i32 %bitcast_ln78_2, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:33 %mul_i_5 = fmul i32 %bitcast_ln78_3, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:34 %mul_i_6 = fmul i32 %bitcast_ln78_4, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:35 %mul_i_7 = fmul i32 %bitcast_ln78_5, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:36 %mul_i_8 = fmul i32 %bitcast_ln78_6, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:37 %mul_i_9 = fmul i32 %bitcast_ln78_7, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:38 %mul_i_s = fmul i32 %bitcast_ln78_8, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:39 %mul_i_10 = fmul i32 %bitcast_ln78_9, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:40 %mul_i_11 = fmul i32 %bitcast_ln78_10, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:41 %mul_i_12 = fmul i32 %bitcast_ln78_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:42 %mul_i_13 = fmul i32 %bitcast_ln78_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:43 %mul_i_14 = fmul i32 %bitcast_ln78_13, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="108" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:28 %mul_i = fmul i32 %elem_val_M_elems, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:29 %mul_i_1 = fmul i32 %elem_val_M_elems_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:30 %mul_i_2 = fmul i32 %bitcast_ln78, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:31 %mul_i_3 = fmul i32 %bitcast_ln78_1, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:32 %mul_i_4 = fmul i32 %bitcast_ln78_2, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:33 %mul_i_5 = fmul i32 %bitcast_ln78_3, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:34 %mul_i_6 = fmul i32 %bitcast_ln78_4, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:35 %mul_i_7 = fmul i32 %bitcast_ln78_5, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:36 %mul_i_8 = fmul i32 %bitcast_ln78_6, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_8"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:37 %mul_i_9 = fmul i32 %bitcast_ln78_7, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_9"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:38 %mul_i_s = fmul i32 %bitcast_ln78_8, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_s"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:39 %mul_i_10 = fmul i32 %bitcast_ln78_9, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_10"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:40 %mul_i_11 = fmul i32 %bitcast_ln78_10, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_11"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:41 %mul_i_12 = fmul i32 %bitcast_ln78_11, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_12"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:42 %mul_i_13 = fmul i32 %bitcast_ln78_12, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_13"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:43 %mul_i_14 = fmul i32 %bitcast_ln78_13, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_i_14"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:44 %bitcast_ln151 = bitcast i32 %mul_i

]]></Node>
<StgValue><ssdm name="bitcast_ln151"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:45 %bitcast_ln151_1 = bitcast i32 %mul_i_1

]]></Node>
<StgValue><ssdm name="bitcast_ln151_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:46 %bitcast_ln151_2 = bitcast i32 %mul_i_2

]]></Node>
<StgValue><ssdm name="bitcast_ln151_2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:47 %bitcast_ln151_3 = bitcast i32 %mul_i_3

]]></Node>
<StgValue><ssdm name="bitcast_ln151_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:48 %bitcast_ln151_4 = bitcast i32 %mul_i_4

]]></Node>
<StgValue><ssdm name="bitcast_ln151_4"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:49 %bitcast_ln151_5 = bitcast i32 %mul_i_5

]]></Node>
<StgValue><ssdm name="bitcast_ln151_5"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:50 %bitcast_ln151_6 = bitcast i32 %mul_i_6

]]></Node>
<StgValue><ssdm name="bitcast_ln151_6"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:51 %bitcast_ln151_7 = bitcast i32 %mul_i_7

]]></Node>
<StgValue><ssdm name="bitcast_ln151_7"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:52 %bitcast_ln151_8 = bitcast i32 %mul_i_8

]]></Node>
<StgValue><ssdm name="bitcast_ln151_8"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:53 %bitcast_ln151_9 = bitcast i32 %mul_i_9

]]></Node>
<StgValue><ssdm name="bitcast_ln151_9"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:54 %bitcast_ln151_10 = bitcast i32 %mul_i_s

]]></Node>
<StgValue><ssdm name="bitcast_ln151_10"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:55 %bitcast_ln151_11 = bitcast i32 %mul_i_10

]]></Node>
<StgValue><ssdm name="bitcast_ln151_11"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:56 %bitcast_ln151_12 = bitcast i32 %mul_i_11

]]></Node>
<StgValue><ssdm name="bitcast_ln151_12"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:57 %bitcast_ln151_13 = bitcast i32 %mul_i_12

]]></Node>
<StgValue><ssdm name="bitcast_ln151_13"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:58 %bitcast_ln151_14 = bitcast i32 %mul_i_13

]]></Node>
<StgValue><ssdm name="bitcast_ln151_14"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.body.i:59 %bitcast_ln151_15 = bitcast i32 %mul_i_14

]]></Node>
<StgValue><ssdm name="bitcast_ln151_15"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
for.body.i:60 %p_0 = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i1 0, i32 %bitcast_ln151_15, i32 %bitcast_ln151_14, i32 %bitcast_ln151_13, i32 %bitcast_ln151_12, i32 %bitcast_ln151_11, i32 %bitcast_ln151_10, i32 %bitcast_ln151_9, i32 %bitcast_ln151_8, i32 %bitcast_ln151_7, i32 %bitcast_ln151_6, i32 %bitcast_ln151_5, i32 %bitcast_ln151_4, i32 %bitcast_ln151_3, i32 %bitcast_ln151_2, i32 %bitcast_ln151_1, i32 %bitcast_ln151

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="513">
<![CDATA[
for.body.i:61 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i513P0A, i513 %fifo_out, i513 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.body.i:64 %br_ln98 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
