INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/DFlipFlop_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/ImmediateExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/MultiCycleCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/Multiplexer21_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer21_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/Multiplexer41_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer41_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/Multiplexer41_5bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer41_5bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27801/Desktop/918106840727_MultiCycleCpu/918106840727_MultiCycleCpu.srcs/sim_1/new/MultiCycleCpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCpu_tb
