<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: replication operator simulation test
rc: 10 (means success: 0)
should_fail: 0
tags: 11.4.12.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>
defines: 
time_elapsed: 1.052s
ram usage: 40568 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmphw91sut4/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-11 <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:7</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:20
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:21, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:22
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:23
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:24
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:25
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:26, file:<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>, line:7, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:13
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:6, line:14
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (a), id:2, line:14
          |vpiName:a
          |vpiFullName:work@top.a
        |vpiRhs:
        \_operation: , id:3, line:14
          |vpiOpType:34
          |vpiOperand:
          \_constant: , id:4, line:14
            |vpiConstType:7
            |vpiSize:32
            |INT:8
          |vpiOperand:
          \_ref_obj: (b), id:5, line:14
            |vpiName:b
      |vpiStmt:
      \_sys_func_call: ($display), id:7, line:15
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:8, line:15
          |vpiConstType:6
          |vpiSize:37
          |STRING:&#34;:assert: (0b1010101010101010 == %d)&#34;
        |vpiArgument:
        \_ref_obj: (a), id:9, line:15
          |vpiName:a
  |vpiNet:
  \_logic_net: (a), id:27, line:9
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (b), id:28, line:11
    |vpiName:b
    |vpiFullName:work@top.b
|uhdmtopModules:
\_module: work@top (work@top), id:29, file:<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>, line:7
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (a), id:13, line:9, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiRange:
    \_range: , id:12
      |vpiLeftRange:
      \_constant: , id:10
        |INT:15
      |vpiRightRange:
      \_constant: , id:11
        |INT:0
  |vpiRegArray:
  \_array_var: , id:14
    |vpiReg:
    \_logic_var: (b), id:18, line:11
      |vpiName:b
      |vpiRange:
      \_range: , id:17
        |vpiLeftRange:
        \_constant: , id:15
          |INT:1
        |vpiRightRange:
        \_constant: , id:16
          |INT:0
      |vpiExpr:
      \_constant: , id:19, line:11
        |vpiConstType:3
        |vpiSize:2
        |BIN:2&#39;b10

Object: work_top of type 32 @ 7
Object:  of type 24 @ 0
Object: work_top of type 4 @ 13
Object:  of type 3 @ 14
Object:  of type 39 @ 14
Object:  of type 7 @ 14
Object: b of type 608 @ 14
Object: a of type 608 @ 14
Object: $display of type 56 @ 15
Object:  of type 7 @ 15
Object: a of type 608 @ 15
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 7
Object: a of type 36 @ 9
%Error: 	! Unhandled net type: 0
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>