module ALU(
	input	[15:0] A,B;
	input [2:0] ALU_Sel;
	output [15:0] ALU_Out;
);
//data type
reg[15:0] Result;
assign ALU_Out = Result;
always @1(*)
begin
	case(ALU_Sel)
	3'b000:
		Result = A+B;
	3'b001:
		Result = A+1'b1;
	3'b010
		Result = A-B;
	3'b011
		Result = A-1'b1;
	3'b100
		Result = A&B;
	3'b101
		Result = A|B;
	3'b110
		Result = ~A;
	3'b111
		Result = A^B;
	default: Result = 1'b0;
	endcase
	end
endmodule
