===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6404 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2987 ( 15.7%)    0.2987 ( 18.2%)  FIR Parser
    1.2510 ( 65.8%)    1.0042 ( 61.2%)  'firrtl.circuit' Pipeline
    0.6122 ( 32.2%)    0.6122 ( 37.3%)    LowerFIRRTLTypes
    0.5392 ( 28.4%)    0.2935 ( 17.9%)    'firrtl.module' Pipeline
    0.0783 (  4.1%)    0.0438 (  2.7%)      ExpandWhens
    0.0961 (  5.1%)    0.0518 (  3.2%)      CSE
    0.0018 (  0.1%)    0.0010 (  0.1%)        (A) DominanceInfo
    0.3648 ( 19.2%)    0.1978 ( 12.1%)      SimpleCanonicalizer
    0.0266 (  1.4%)    0.0266 (  1.6%)    IMConstProp
    0.0108 (  0.6%)    0.0108 (  0.7%)    BlackBoxReader
    0.0129 (  0.7%)    0.0117 (  0.7%)    'firrtl.module' Pipeline
    0.0128 (  0.7%)    0.0117 (  0.7%)      CheckWidths
    0.0821 (  4.3%)    0.0821 (  5.0%)  LowerFIRRTLToHW
    0.0190 (  1.0%)    0.0190 (  1.2%)  HWMemSimImpl
    0.1254 (  6.6%)    0.1116 (  6.8%)  'hw.module' Pipeline
    0.0187 (  1.0%)    0.0166 (  1.0%)    HWCleanup
    0.0584 (  3.1%)    0.0514 (  3.1%)    CSE
    0.0019 (  0.1%)    0.0018 (  0.1%)      (A) DominanceInfo
    0.0482 (  2.5%)    0.0436 (  2.7%)    SimpleCanonicalizer
    0.0206 (  1.1%)    0.0206 (  1.3%)  HWLegalizeNames
    0.0137 (  0.7%)    0.0128 (  0.8%)  'hw.module' Pipeline
    0.0137 (  0.7%)    0.0128 (  0.8%)    PrettifyVerilog
    0.0529 (  2.8%)    0.0529 (  3.2%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    1.9020 (100.0%)    1.6404 (100.0%)  Total

{
  totalTime: 1.654,
  maxMemory: 141643776
}
