|LAB2
clk_0 => uart_com:uart_com_inst.clk_0
reset_n => uart_com:uart_com_inst.reset_n
in_port_to_the_pio_0 => uart_com:uart_com_inst.in_port_to_the_pio_0


|LAB2|uart_com:uart_com_inst
clk_0 => cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module.clk
clk_0 => cpu_0_data_master_arbitrator:the_cpu_0_data_master.clk
clk_0 => cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master.clk
clk_0 => cpu_0:the_cpu_0.clk
clk_0 => jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave.clk
clk_0 => jtag_uart_0:the_jtag_uart_0.clk
clk_0 => onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1.clk
clk_0 => onchip_memory2_0:the_onchip_memory2_0.clk
clk_0 => pio_0_s1_arbitrator:the_pio_0_s1.clk
clk_0 => pio_0:the_pio_0.clk
clk_0 => pio_1_s1_arbitrator:the_pio_1_s1.clk
clk_0 => pio_1:the_pio_1.clk
clk_0 => pio_2_s1_arbitrator:the_pio_2_s1.clk
clk_0 => pio_2:the_pio_2.clk
clk_0 => pio_3_s1_arbitrator:the_pio_3_s1.clk
clk_0 => pio_3:the_pio_3.clk
clk_0 => timer_0_s1_arbitrator:the_timer_0_s1.clk
clk_0 => timer_0:the_timer_0.clk
clk_0 => uart_com_reset_clk_0_domain_synch_module:uart_com_reset_clk_0_domain_synch.clk
reset_n => reset_n_sources.IN1
in_port_to_the_pio_0 => pio_0:the_pio_0.in_port


|LAB2|uart_com:uart_com_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN35
cpu_0_data_master_address_to_slave[12] => Equal0.IN34
cpu_0_data_master_address_to_slave[13] => Equal0.IN33
cpu_0_data_master_address_to_slave[14] => Equal0.IN32
cpu_0_data_master_address_to_slave[15] => Equal0.IN31
cpu_0_data_master_address_to_slave[16] => Equal0.IN30
cpu_0_data_master_address_to_slave[17] => Equal0.IN29
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_debugaccess => A_WE_StdLogicVector.DATAB
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN35
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN34
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN33
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN32
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN31
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN30
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN29
cpu_0_instruction_master_latency_counter => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter.ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET


|LAB2|uart_com:uart_com_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master
clk => internal_cpu_0_data_master_latency_counter.CLK
clk => cpu_0_data_master_read_but_no_slave_selected.CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_byteenable[0] => ~NO_FANOUT~
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => cpu_0_data_master_is_granted_some_slave.IN0
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_onchip_memory2_0_s1 => r_0.IN0
cpu_0_data_master_granted_onchip_memory2_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_1_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_2_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pio_3_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_timer_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_0.IN0
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_0.IN1
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_0.IN1
cpu_0_data_master_qualified_request_pio_0_s1 => r_0.IN0
cpu_0_data_master_qualified_request_pio_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_0_s1 => r_0.IN0
cpu_0_data_master_qualified_request_pio_0_s1 => r_0.IN0
cpu_0_data_master_qualified_request_pio_1_s1 => r_0.IN0
cpu_0_data_master_qualified_request_pio_1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_1_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pio_1_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pio_2_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pio_2_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_2_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pio_2_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pio_3_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pio_3_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_pio_3_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pio_3_s1 => r_1.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_1.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => p1_cpu_0_data_master_latency_counter.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pio_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_1_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_2_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pio_3_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_timer_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_requests_onchip_memory2_0_s1 => p1_cpu_0_data_master_latency_counter.DATAB
cpu_0_data_master_requests_onchip_memory2_0_s1 => r_0.IN1
cpu_0_data_master_requests_pio_0_s1 => r_0.IN1
cpu_0_data_master_requests_pio_1_s1 => r_0.IN1
cpu_0_data_master_requests_pio_2_s1 => r_1.IN1
cpu_0_data_master_requests_pio_3_s1 => r_1.IN1
cpu_0_data_master_requests_timer_0_s1 => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_writedata[0] => ~NO_FANOUT~
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_onchip_memory2_0_s1_end_xfer => ~NO_FANOUT~
d1_pio_0_s1_end_xfer => r_0.IN1
d1_pio_1_s1_end_xfer => r_1.IN1
d1_pio_2_s1_end_xfer => r_1.IN1
d1_pio_3_s1_end_xfer => r_1.IN1
d1_timer_0_s1_end_xfer => r_1.IN1
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_0.IN1
onchip_memory2_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
pio_0_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
pio_1_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
pio_2_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
pio_3_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
reset_n => internal_cpu_0_data_master_latency_counter.ACLR
reset_n => cpu_0_data_master_read_but_no_slave_selected.ACLR
timer_0_s1_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
timer_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1


|LAB2|uart_com:uart_com_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => internal_cpu_0_instruction_master_latency_counter.CLK
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_onchip_memory2_0_s1 => r_0.IN0
cpu_0_instruction_master_granted_onchip_memory2_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_0.IN0
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_0.IN1
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_0.IN0
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => p1_cpu_0_instruction_master_latency_counter.DATAB
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => r_0.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_onchip_memory2_0_s1_end_xfer => ~NO_FANOUT~
onchip_memory2_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
reset_n => internal_cpu_0_instruction_master_latency_counter.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0
clk => cpu_0_test_bench:the_cpu_0_test_bench.clk
clk => M_ctrl_late_result.CLK
clk => E_ctrl_late_result.CLK
clk => E_ctrl_flush_pipe_always.CLK
clk => M_ctrl_rdctl_inst.CLK
clk => M_ctrl_wrctl_inst.CLK
clk => D_ctrl_src2_choose_imm.CLK
clk => D_ctrl_ignore_dst.CLK
clk => D_ctrl_b_is_dst.CLK
clk => D_ctrl_b_not_src.CLK
clk => D_ctrl_a_not_src.CLK
clk => A_ctrl_dc_nowb_inv.CLK
clk => M_ctrl_dc_nowb_inv.CLK
clk => A_ctrl_dc_addr_inv.CLK
clk => M_ctrl_dc_addr_inv.CLK
clk => A_ctrl_dc_index_inv.CLK
clk => M_ctrl_dc_index_inv.CLK
clk => A_ctrl_dc_addr_wb_inv.CLK
clk => M_ctrl_dc_addr_wb_inv.CLK
clk => A_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_mem.CLK
clk => M_ctrl_ld_st.CLK
clk => A_ctrl_st.CLK
clk => M_ctrl_st.CLK
clk => A_ctrl_ld.CLK
clk => M_ctrl_ld.CLK
clk => E_ctrl_ld.CLK
clk => A_ctrl_ld_signed.CLK
clk => M_ctrl_ld_signed.CLK
clk => M_ctrl_ld8_ld16.CLK
clk => A_ctrl_ld16.CLK
clk => M_ctrl_ld16.CLK
clk => M_ctrl_ld8.CLK
clk => E_ctrl_alu_signed_comparison.CLK
clk => E_ctrl_alu_subtract.CLK
clk => D_ctrl_br.CLK
clk => M_ctrl_br_always_pred_taken.CLK
clk => E_ctrl_br_always_pred_taken.CLK
clk => D_ctrl_br_uncond.CLK
clk => M_ctrl_br_cond.CLK
clk => E_ctrl_br_cond.CLK
clk => E_ctrl_cmp.CLK
clk => D_ctrl_unsigned_lo_imm16.CLK
clk => D_ctrl_hi_imm16.CLK
clk => E_ctrl_logic.CLK
clk => E_ctrl_rot.CLK
clk => A_ctrl_shift_rot.CLK
clk => M_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot_right.CLK
clk => E_ctrl_shift_right_arith.CLK
clk => E_ctrl_shift_rot_left.CLK
clk => E_ctrl_retaddr.CLK
clk => M_ctrl_crst.CLK
clk => E_ctrl_crst.CLK
clk => M_ctrl_break.CLK
clk => E_ctrl_break.CLK
clk => A_ctrl_exception.CLK
clk => M_ctrl_exception.CLK
clk => E_ctrl_exception.CLK
clk => D_ctrl_implicit_dst_eretaddr.CLK
clk => D_ctrl_implicit_dst_retaddr.CLK
clk => A_ctrl_mul_lsw.CLK
clk => M_ctrl_mul_lsw.CLK
clk => E_ctrl_mul_lsw.CLK
clk => D_ctrl_jmp_direct.CLK
clk => E_ctrl_jmp_indirect.CLK
clk => M_ctrl_invalidate_i.CLK
clk => M_ctrl_ld_st_non_bypass.CLK
clk => M_ctrl_st_non_bypass.CLK
clk => A_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_st_bypass_or_dcache_management.CLK
clk => A_ctrl_ld_st_bypass.CLK
clk => M_ctrl_ld_st_bypass.CLK
clk => A_ctrl_st_bypass.CLK
clk => M_ctrl_st_bypass.CLK
clk => A_ctrl_ld_bypass.CLK
clk => M_ctrl_ld_bypass.CLK
clk => A_mul_stall_d3.CLK
clk => A_mul_stall_d2.CLK
clk => A_mul_stall_d1.CLK
clk => A_mul_stall.CLK
clk => A_mul_cnt[0].CLK
clk => A_mul_cnt[1].CLK
clk => A_mul_cnt[2].CLK
clk => A_mul_result[0].CLK
clk => A_mul_result[1].CLK
clk => A_mul_result[2].CLK
clk => A_mul_result[3].CLK
clk => A_mul_result[4].CLK
clk => A_mul_result[5].CLK
clk => A_mul_result[6].CLK
clk => A_mul_result[7].CLK
clk => A_mul_result[8].CLK
clk => A_mul_result[9].CLK
clk => A_mul_result[10].CLK
clk => A_mul_result[11].CLK
clk => A_mul_result[12].CLK
clk => A_mul_result[13].CLK
clk => A_mul_result[14].CLK
clk => A_mul_result[15].CLK
clk => A_mul_result[16].CLK
clk => A_mul_result[17].CLK
clk => A_mul_result[18].CLK
clk => A_mul_result[19].CLK
clk => A_mul_result[20].CLK
clk => A_mul_result[21].CLK
clk => A_mul_result[22].CLK
clk => A_mul_result[23].CLK
clk => A_mul_result[24].CLK
clk => A_mul_result[25].CLK
clk => A_mul_result[26].CLK
clk => A_mul_result[27].CLK
clk => A_mul_result[28].CLK
clk => A_mul_result[29].CLK
clk => A_mul_result[30].CLK
clk => A_mul_result[31].CLK
clk => A_mul_partial_prod[0].CLK
clk => A_mul_partial_prod[1].CLK
clk => A_mul_partial_prod[2].CLK
clk => A_mul_partial_prod[3].CLK
clk => A_mul_partial_prod[4].CLK
clk => A_mul_partial_prod[5].CLK
clk => A_mul_partial_prod[6].CLK
clk => A_mul_partial_prod[7].CLK
clk => A_mul_partial_prod[8].CLK
clk => A_mul_partial_prod[9].CLK
clk => A_mul_partial_prod[10].CLK
clk => A_mul_partial_prod[11].CLK
clk => A_mul_partial_prod[12].CLK
clk => A_mul_partial_prod[13].CLK
clk => A_mul_partial_prod[14].CLK
clk => A_mul_partial_prod[15].CLK
clk => A_mul_partial_prod[16].CLK
clk => A_mul_partial_prod[17].CLK
clk => A_mul_partial_prod[18].CLK
clk => A_mul_partial_prod[19].CLK
clk => A_mul_partial_prod[20].CLK
clk => A_mul_partial_prod[21].CLK
clk => A_mul_partial_prod[22].CLK
clk => A_mul_partial_prod[23].CLK
clk => A_mul_partial_prod[24].CLK
clk => A_mul_partial_prod[25].CLK
clk => A_mul_partial_prod[26].CLK
clk => A_mul_partial_prod[27].CLK
clk => A_mul_partial_prod[28].CLK
clk => A_mul_partial_prod[29].CLK
clk => A_mul_partial_prod[30].CLK
clk => A_mul_partial_prod[31].CLK
clk => A_mul_src2[0].CLK
clk => A_mul_src2[1].CLK
clk => A_mul_src2[2].CLK
clk => A_mul_src2[3].CLK
clk => A_mul_src2[4].CLK
clk => A_mul_src2[5].CLK
clk => A_mul_src2[6].CLK
clk => A_mul_src2[7].CLK
clk => A_mul_src2[8].CLK
clk => A_mul_src2[9].CLK
clk => A_mul_src2[10].CLK
clk => A_mul_src2[11].CLK
clk => A_mul_src2[12].CLK
clk => A_mul_src2[13].CLK
clk => A_mul_src2[14].CLK
clk => A_mul_src2[15].CLK
clk => A_mul_src2[16].CLK
clk => A_mul_src2[17].CLK
clk => A_mul_src2[18].CLK
clk => A_mul_src2[19].CLK
clk => A_mul_src2[20].CLK
clk => A_mul_src2[21].CLK
clk => A_mul_src2[22].CLK
clk => A_mul_src2[23].CLK
clk => A_mul_src2[24].CLK
clk => A_mul_src2[25].CLK
clk => A_mul_src2[26].CLK
clk => A_mul_src2[27].CLK
clk => A_mul_src2[28].CLK
clk => A_mul_src2[29].CLK
clk => A_mul_src2[30].CLK
clk => A_mul_src2[31].CLK
clk => A_mul_src1[0].CLK
clk => A_mul_src1[1].CLK
clk => A_mul_src1[2].CLK
clk => A_mul_src1[3].CLK
clk => A_mul_src1[4].CLK
clk => A_mul_src1[5].CLK
clk => A_mul_src1[6].CLK
clk => A_mul_src1[7].CLK
clk => A_mul_src1[8].CLK
clk => A_mul_src1[9].CLK
clk => A_mul_src1[10].CLK
clk => A_mul_src1[11].CLK
clk => A_mul_src1[12].CLK
clk => A_mul_src1[13].CLK
clk => A_mul_src1[14].CLK
clk => A_mul_src1[15].CLK
clk => A_mul_src1[16].CLK
clk => A_mul_src1[17].CLK
clk => A_mul_src1[18].CLK
clk => A_mul_src1[19].CLK
clk => A_mul_src1[20].CLK
clk => A_mul_src1[21].CLK
clk => A_mul_src1[22].CLK
clk => A_mul_src1[23].CLK
clk => A_mul_src1[24].CLK
clk => A_mul_src1[25].CLK
clk => A_mul_src1[26].CLK
clk => A_mul_src1[27].CLK
clk => A_mul_src1[28].CLK
clk => A_mul_src1[29].CLK
clk => A_mul_src1[30].CLK
clk => A_mul_src1[31].CLK
clk => A_valid_wrctl_ienable.CLK
clk => E_compare_op[0].CLK
clk => E_compare_op[1].CLK
clk => E_logic_op[0].CLK
clk => E_logic_op[1].CLK
clk => M_src2[0].CLK
clk => M_src2[1].CLK
clk => M_src2[2].CLK
clk => M_src2[3].CLK
clk => M_src2[4].CLK
clk => M_src2[5].CLK
clk => M_src2[6].CLK
clk => M_src2[7].CLK
clk => M_src2[8].CLK
clk => M_src2[9].CLK
clk => M_src2[10].CLK
clk => M_src2[11].CLK
clk => M_src2[12].CLK
clk => M_src2[13].CLK
clk => M_src2[14].CLK
clk => M_src2[15].CLK
clk => M_src2[16].CLK
clk => M_src2[17].CLK
clk => M_src2[18].CLK
clk => M_src2[19].CLK
clk => M_src2[20].CLK
clk => M_src2[21].CLK
clk => M_src2[22].CLK
clk => M_src2[23].CLK
clk => M_src2[24].CLK
clk => M_src2[25].CLK
clk => M_src2[26].CLK
clk => M_src2[27].CLK
clk => M_src2[28].CLK
clk => M_src2[29].CLK
clk => M_src2[30].CLK
clk => M_src2[31].CLK
clk => M_src1[0].CLK
clk => M_src1[1].CLK
clk => M_src1[2].CLK
clk => M_src1[3].CLK
clk => M_src1[4].CLK
clk => M_src1[5].CLK
clk => M_src1[6].CLK
clk => M_src1[7].CLK
clk => M_src1[8].CLK
clk => M_src1[9].CLK
clk => M_src1[10].CLK
clk => M_src1[11].CLK
clk => M_src1[12].CLK
clk => M_src1[13].CLK
clk => M_src1[14].CLK
clk => M_src1[15].CLK
clk => M_src1[16].CLK
clk => M_src1[17].CLK
clk => M_src1[18].CLK
clk => M_src1[19].CLK
clk => M_src1[20].CLK
clk => M_src1[21].CLK
clk => M_src1[22].CLK
clk => M_src1[23].CLK
clk => M_src1[24].CLK
clk => M_src1[25].CLK
clk => M_src1[26].CLK
clk => M_src1[27].CLK
clk => M_src1[28].CLK
clk => M_src1[29].CLK
clk => M_src1[30].CLK
clk => M_src1[31].CLK
clk => E_src2_reg[0].CLK
clk => E_src2_reg[1].CLK
clk => E_src2_reg[2].CLK
clk => E_src2_reg[3].CLK
clk => E_src2_reg[4].CLK
clk => E_src2_reg[5].CLK
clk => E_src2_reg[6].CLK
clk => E_src2_reg[7].CLK
clk => E_src2_reg[8].CLK
clk => E_src2_reg[9].CLK
clk => E_src2_reg[10].CLK
clk => E_src2_reg[11].CLK
clk => E_src2_reg[12].CLK
clk => E_src2_reg[13].CLK
clk => E_src2_reg[14].CLK
clk => E_src2_reg[15].CLK
clk => E_src2_reg[16].CLK
clk => E_src2_reg[17].CLK
clk => E_src2_reg[18].CLK
clk => E_src2_reg[19].CLK
clk => E_src2_reg[20].CLK
clk => E_src2_reg[21].CLK
clk => E_src2_reg[22].CLK
clk => E_src2_reg[23].CLK
clk => E_src2_reg[24].CLK
clk => E_src2_reg[25].CLK
clk => E_src2_reg[26].CLK
clk => E_src2_reg[27].CLK
clk => E_src2_reg[28].CLK
clk => E_src2_reg[29].CLK
clk => E_src2_reg[30].CLK
clk => E_src2_reg[31].CLK
clk => E_src2[0].CLK
clk => E_src2[1].CLK
clk => E_src2[2].CLK
clk => E_src2[3].CLK
clk => E_src2[4].CLK
clk => E_src2[5].CLK
clk => E_src2[6].CLK
clk => E_src2[7].CLK
clk => E_src2[8].CLK
clk => E_src2[9].CLK
clk => E_src2[10].CLK
clk => E_src2[11].CLK
clk => E_src2[12].CLK
clk => E_src2[13].CLK
clk => E_src2[14].CLK
clk => E_src2[15].CLK
clk => E_src2[16].CLK
clk => E_src2[17].CLK
clk => E_src2[18].CLK
clk => E_src2[19].CLK
clk => E_src2[20].CLK
clk => E_src2[21].CLK
clk => E_src2[22].CLK
clk => E_src2[23].CLK
clk => E_src2[24].CLK
clk => E_src2[25].CLK
clk => E_src2[26].CLK
clk => E_src2[27].CLK
clk => E_src2[28].CLK
clk => E_src2[29].CLK
clk => E_src2[30].CLK
clk => E_src2[31].CLK
clk => E_src1[0].CLK
clk => E_src1[1].CLK
clk => E_src1[2].CLK
clk => E_src1[3].CLK
clk => E_src1[4].CLK
clk => E_src1[5].CLK
clk => E_src1[6].CLK
clk => E_src1[7].CLK
clk => E_src1[8].CLK
clk => E_src1[9].CLK
clk => E_src1[10].CLK
clk => E_src1[11].CLK
clk => E_src1[12].CLK
clk => E_src1[13].CLK
clk => E_src1[14].CLK
clk => E_src1[15].CLK
clk => E_src1[16].CLK
clk => E_src1[17].CLK
clk => E_src1[18].CLK
clk => E_src1[19].CLK
clk => E_src1[20].CLK
clk => E_src1[21].CLK
clk => E_src1[22].CLK
clk => E_src1[23].CLK
clk => E_src1[24].CLK
clk => E_src1[25].CLK
clk => E_src1[26].CLK
clk => E_src1[27].CLK
clk => E_src1[28].CLK
clk => E_src1[29].CLK
clk => E_src1[30].CLK
clk => E_src1[31].CLK
clk => W_regnum_b_cmp_D.CLK
clk => A_regnum_b_cmp_D.CLK
clk => M_regnum_b_cmp_D.CLK
clk => E_regnum_b_cmp_D.CLK
clk => W_regnum_a_cmp_D.CLK
clk => A_regnum_a_cmp_D.CLK
clk => M_regnum_a_cmp_D.CLK
clk => E_regnum_a_cmp_D.CLK
clk => W_dst_regnum[0].CLK
clk => W_dst_regnum[1].CLK
clk => W_dst_regnum[2].CLK
clk => W_dst_regnum[3].CLK
clk => W_dst_regnum[4].CLK
clk => W_wr_dst_reg.CLK
clk => W_valid.CLK
clk => W_iw[0].CLK
clk => W_iw[1].CLK
clk => W_iw[2].CLK
clk => W_iw[3].CLK
clk => W_iw[4].CLK
clk => W_iw[5].CLK
clk => W_iw[6].CLK
clk => W_iw[7].CLK
clk => W_iw[8].CLK
clk => W_iw[9].CLK
clk => W_iw[10].CLK
clk => W_iw[11].CLK
clk => W_iw[12].CLK
clk => W_iw[13].CLK
clk => W_iw[14].CLK
clk => W_iw[15].CLK
clk => W_iw[16].CLK
clk => W_iw[17].CLK
clk => W_iw[18].CLK
clk => W_iw[19].CLK
clk => W_iw[20].CLK
clk => W_iw[21].CLK
clk => W_iw[22].CLK
clk => W_iw[23].CLK
clk => W_iw[24].CLK
clk => W_iw[25].CLK
clk => W_iw[26].CLK
clk => W_iw[27].CLK
clk => W_iw[28].CLK
clk => W_iw[29].CLK
clk => W_iw[30].CLK
clk => W_iw[31].CLK
clk => W_wr_data[0].CLK
clk => W_wr_data[1].CLK
clk => W_wr_data[2].CLK
clk => W_wr_data[3].CLK
clk => W_wr_data[4].CLK
clk => W_wr_data[5].CLK
clk => W_wr_data[6].CLK
clk => W_wr_data[7].CLK
clk => W_wr_data[8].CLK
clk => W_wr_data[9].CLK
clk => W_wr_data[10].CLK
clk => W_wr_data[11].CLK
clk => W_wr_data[12].CLK
clk => W_wr_data[13].CLK
clk => W_wr_data[14].CLK
clk => W_wr_data[15].CLK
clk => W_wr_data[16].CLK
clk => W_wr_data[17].CLK
clk => W_wr_data[18].CLK
clk => W_wr_data[19].CLK
clk => W_wr_data[20].CLK
clk => W_wr_data[21].CLK
clk => W_wr_data[22].CLK
clk => W_wr_data[23].CLK
clk => W_wr_data[24].CLK
clk => W_wr_data[25].CLK
clk => W_wr_data[26].CLK
clk => W_wr_data[27].CLK
clk => W_wr_data[28].CLK
clk => W_wr_data[29].CLK
clk => W_wr_data[30].CLK
clk => W_wr_data[31].CLK
clk => A_slow_inst_result[0].CLK
clk => A_slow_inst_result[1].CLK
clk => A_slow_inst_result[2].CLK
clk => A_slow_inst_result[3].CLK
clk => A_slow_inst_result[4].CLK
clk => A_slow_inst_result[5].CLK
clk => A_slow_inst_result[6].CLK
clk => A_slow_inst_result[7].CLK
clk => A_slow_inst_result[8].CLK
clk => A_slow_inst_result[9].CLK
clk => A_slow_inst_result[10].CLK
clk => A_slow_inst_result[11].CLK
clk => A_slow_inst_result[12].CLK
clk => A_slow_inst_result[13].CLK
clk => A_slow_inst_result[14].CLK
clk => A_slow_inst_result[15].CLK
clk => A_slow_inst_result[16].CLK
clk => A_slow_inst_result[17].CLK
clk => A_slow_inst_result[18].CLK
clk => A_slow_inst_result[19].CLK
clk => A_slow_inst_result[20].CLK
clk => A_slow_inst_result[21].CLK
clk => A_slow_inst_result[22].CLK
clk => A_slow_inst_result[23].CLK
clk => A_slow_inst_result[24].CLK
clk => A_slow_inst_result[25].CLK
clk => A_slow_inst_result[26].CLK
clk => A_slow_inst_result[27].CLK
clk => A_slow_inst_result[28].CLK
clk => A_slow_inst_result[29].CLK
clk => A_slow_inst_result[30].CLK
clk => A_slow_inst_result[31].CLK
clk => A_slow_inst_sel.CLK
clk => A_wr_dst_reg_from_M.CLK
clk => A_mem_baddr[0].CLK
clk => A_mem_baddr[1].CLK
clk => A_mem_baddr[2].CLK
clk => A_mem_baddr[3].CLK
clk => A_mem_baddr[4].CLK
clk => A_mem_baddr[5].CLK
clk => A_mem_baddr[6].CLK
clk => A_mem_baddr[7].CLK
clk => A_mem_baddr[8].CLK
clk => A_mem_baddr[9].CLK
clk => A_mem_baddr[10].CLK
clk => A_mem_baddr[11].CLK
clk => A_mem_baddr[12].CLK
clk => A_mem_baddr[13].CLK
clk => A_mem_baddr[14].CLK
clk => A_mem_baddr[15].CLK
clk => A_mem_baddr[16].CLK
clk => A_mem_baddr[17].CLK
clk => A_cmp_result.CLK
clk => A_ld_align_byte2_byte3_fill.CLK
clk => A_ld_align_byte1_fill.CLK
clk => A_ld_align_sh8.CLK
clk => A_ld_align_sh16.CLK
clk => A_dst_regnum_from_M[0].CLK
clk => A_dst_regnum_from_M[1].CLK
clk => A_dst_regnum_from_M[2].CLK
clk => A_dst_regnum_from_M[3].CLK
clk => A_dst_regnum_from_M[4].CLK
clk => A_st_data[0].CLK
clk => A_st_data[1].CLK
clk => A_st_data[2].CLK
clk => A_st_data[3].CLK
clk => A_st_data[4].CLK
clk => A_st_data[5].CLK
clk => A_st_data[6].CLK
clk => A_st_data[7].CLK
clk => A_st_data[8].CLK
clk => A_st_data[9].CLK
clk => A_st_data[10].CLK
clk => A_st_data[11].CLK
clk => A_st_data[12].CLK
clk => A_st_data[13].CLK
clk => A_st_data[14].CLK
clk => A_st_data[15].CLK
clk => A_st_data[16].CLK
clk => A_st_data[17].CLK
clk => A_st_data[18].CLK
clk => A_st_data[19].CLK
clk => A_st_data[20].CLK
clk => A_st_data[21].CLK
clk => A_st_data[22].CLK
clk => A_st_data[23].CLK
clk => A_st_data[24].CLK
clk => A_st_data[25].CLK
clk => A_st_data[26].CLK
clk => A_st_data[27].CLK
clk => A_st_data[28].CLK
clk => A_st_data[29].CLK
clk => A_st_data[30].CLK
clk => A_st_data[31].CLK
clk => A_mem_byte_en[0].CLK
clk => A_mem_byte_en[1].CLK
clk => A_mem_byte_en[2].CLK
clk => A_mem_byte_en[3].CLK
clk => A_inst_result[0].CLK
clk => A_inst_result[1].CLK
clk => A_inst_result[2].CLK
clk => A_inst_result[3].CLK
clk => A_inst_result[4].CLK
clk => A_inst_result[5].CLK
clk => A_inst_result[6].CLK
clk => A_inst_result[7].CLK
clk => A_inst_result[8].CLK
clk => A_inst_result[9].CLK
clk => A_inst_result[10].CLK
clk => A_inst_result[11].CLK
clk => A_inst_result[12].CLK
clk => A_inst_result[13].CLK
clk => A_inst_result[14].CLK
clk => A_inst_result[15].CLK
clk => A_inst_result[16].CLK
clk => A_inst_result[17].CLK
clk => A_inst_result[18].CLK
clk => A_inst_result[19].CLK
clk => A_inst_result[20].CLK
clk => A_inst_result[21].CLK
clk => A_inst_result[22].CLK
clk => A_inst_result[23].CLK
clk => A_inst_result[24].CLK
clk => A_inst_result[25].CLK
clk => A_inst_result[26].CLK
clk => A_inst_result[27].CLK
clk => A_inst_result[28].CLK
clk => A_inst_result[29].CLK
clk => A_inst_result[30].CLK
clk => A_inst_result[31].CLK
clk => A_iw[0].CLK
clk => A_iw[1].CLK
clk => A_iw[2].CLK
clk => A_iw[3].CLK
clk => A_iw[4].CLK
clk => A_iw[5].CLK
clk => A_iw[6].CLK
clk => A_iw[7].CLK
clk => A_iw[8].CLK
clk => A_iw[9].CLK
clk => A_iw[10].CLK
clk => A_iw[11].CLK
clk => A_iw[12].CLK
clk => A_iw[13].CLK
clk => A_iw[14].CLK
clk => A_iw[15].CLK
clk => A_iw[16].CLK
clk => A_iw[17].CLK
clk => A_iw[18].CLK
clk => A_iw[19].CLK
clk => A_iw[20].CLK
clk => A_iw[21].CLK
clk => A_iw[22].CLK
clk => A_iw[23].CLK
clk => A_iw[24].CLK
clk => A_iw[25].CLK
clk => A_iw[26].CLK
clk => A_iw[27].CLK
clk => A_iw[28].CLK
clk => A_iw[29].CLK
clk => A_iw[30].CLK
clk => A_iw[31].CLK
clk => A_valid.CLK
clk => M_sel_data_master.CLK
clk => M_pipe_flush_waddr[0].CLK
clk => M_pipe_flush_waddr[1].CLK
clk => M_pipe_flush_waddr[2].CLK
clk => M_pipe_flush_waddr[3].CLK
clk => M_pipe_flush_waddr[4].CLK
clk => M_pipe_flush_waddr[5].CLK
clk => M_pipe_flush_waddr[6].CLK
clk => M_pipe_flush_waddr[7].CLK
clk => M_pipe_flush_waddr[8].CLK
clk => M_pipe_flush_waddr[9].CLK
clk => M_pipe_flush_waddr[10].CLK
clk => M_pipe_flush_waddr[11].CLK
clk => M_pipe_flush_waddr[12].CLK
clk => M_pipe_flush_waddr[13].CLK
clk => M_pipe_flush_waddr[14].CLK
clk => M_pipe_flush_waddr[15].CLK
clk => M_pipe_flush.CLK
clk => M_target_pcb[0].CLK
clk => M_target_pcb[1].CLK
clk => M_target_pcb[2].CLK
clk => M_target_pcb[3].CLK
clk => M_target_pcb[4].CLK
clk => M_target_pcb[5].CLK
clk => M_target_pcb[6].CLK
clk => M_target_pcb[7].CLK
clk => M_target_pcb[8].CLK
clk => M_target_pcb[9].CLK
clk => M_target_pcb[10].CLK
clk => M_target_pcb[11].CLK
clk => M_target_pcb[12].CLK
clk => M_target_pcb[13].CLK
clk => M_target_pcb[14].CLK
clk => M_target_pcb[15].CLK
clk => M_target_pcb[16].CLK
clk => M_target_pcb[17].CLK
clk => M_wr_dst_reg_from_E.CLK
clk => M_cmp_result.CLK
clk => M_dst_regnum[0].CLK
clk => M_dst_regnum[1].CLK
clk => M_dst_regnum[2].CLK
clk => M_dst_regnum[3].CLK
clk => M_dst_regnum[4].CLK
clk => M_st_data[0].CLK
clk => M_st_data[1].CLK
clk => M_st_data[2].CLK
clk => M_st_data[3].CLK
clk => M_st_data[4].CLK
clk => M_st_data[5].CLK
clk => M_st_data[6].CLK
clk => M_st_data[7].CLK
clk => M_st_data[8].CLK
clk => M_st_data[9].CLK
clk => M_st_data[10].CLK
clk => M_st_data[11].CLK
clk => M_st_data[12].CLK
clk => M_st_data[13].CLK
clk => M_st_data[14].CLK
clk => M_st_data[15].CLK
clk => M_st_data[16].CLK
clk => M_st_data[17].CLK
clk => M_st_data[18].CLK
clk => M_st_data[19].CLK
clk => M_st_data[20].CLK
clk => M_st_data[21].CLK
clk => M_st_data[22].CLK
clk => M_st_data[23].CLK
clk => M_st_data[24].CLK
clk => M_st_data[25].CLK
clk => M_st_data[26].CLK
clk => M_st_data[27].CLK
clk => M_st_data[28].CLK
clk => M_st_data[29].CLK
clk => M_st_data[30].CLK
clk => M_st_data[31].CLK
clk => M_alu_result[0].CLK
clk => M_alu_result[1].CLK
clk => M_alu_result[2].CLK
clk => M_alu_result[3].CLK
clk => M_alu_result[4].CLK
clk => M_alu_result[5].CLK
clk => M_alu_result[6].CLK
clk => M_alu_result[7].CLK
clk => M_alu_result[8].CLK
clk => M_alu_result[9].CLK
clk => M_alu_result[10].CLK
clk => M_alu_result[11].CLK
clk => M_alu_result[12].CLK
clk => M_alu_result[13].CLK
clk => M_alu_result[14].CLK
clk => M_alu_result[15].CLK
clk => M_alu_result[16].CLK
clk => M_alu_result[17].CLK
clk => M_alu_result[18].CLK
clk => M_alu_result[19].CLK
clk => M_alu_result[20].CLK
clk => M_alu_result[21].CLK
clk => M_alu_result[22].CLK
clk => M_alu_result[23].CLK
clk => M_alu_result[24].CLK
clk => M_alu_result[25].CLK
clk => M_alu_result[26].CLK
clk => M_alu_result[27].CLK
clk => M_alu_result[28].CLK
clk => M_alu_result[29].CLK
clk => M_alu_result[30].CLK
clk => M_alu_result[31].CLK
clk => M_mem_byte_en[0].CLK
clk => M_mem_byte_en[1].CLK
clk => M_mem_byte_en[2].CLK
clk => M_mem_byte_en[3].CLK
clk => M_iw[0].CLK
clk => M_iw[1].CLK
clk => M_iw[2].CLK
clk => M_iw[3].CLK
clk => M_iw[4].CLK
clk => M_iw[5].CLK
clk => M_iw[6].CLK
clk => M_iw[7].CLK
clk => M_iw[8].CLK
clk => M_iw[9].CLK
clk => M_iw[10].CLK
clk => M_iw[11].CLK
clk => M_iw[12].CLK
clk => M_iw[13].CLK
clk => M_iw[14].CLK
clk => M_iw[15].CLK
clk => M_iw[16].CLK
clk => M_iw[17].CLK
clk => M_iw[18].CLK
clk => M_iw[19].CLK
clk => M_iw[20].CLK
clk => M_iw[21].CLK
clk => M_iw[22].CLK
clk => M_iw[23].CLK
clk => M_iw[24].CLK
clk => M_iw[25].CLK
clk => M_iw[26].CLK
clk => M_iw[27].CLK
clk => M_iw[28].CLK
clk => M_iw[29].CLK
clk => M_iw[30].CLK
clk => M_iw[31].CLK
clk => M_valid_from_E.CLK
clk => E_valid_jmp_indirect.CLK
clk => E_pc[0].CLK
clk => E_pc[1].CLK
clk => E_pc[2].CLK
clk => E_pc[3].CLK
clk => E_pc[4].CLK
clk => E_pc[5].CLK
clk => E_pc[6].CLK
clk => E_pc[7].CLK
clk => E_pc[8].CLK
clk => E_pc[9].CLK
clk => E_pc[10].CLK
clk => E_pc[11].CLK
clk => E_pc[12].CLK
clk => E_pc[13].CLK
clk => E_pc[14].CLK
clk => E_pc[15].CLK
clk => E_extra_pc[0].CLK
clk => E_extra_pc[1].CLK
clk => E_extra_pc[2].CLK
clk => E_extra_pc[3].CLK
clk => E_extra_pc[4].CLK
clk => E_extra_pc[5].CLK
clk => E_extra_pc[6].CLK
clk => E_extra_pc[7].CLK
clk => E_extra_pc[8].CLK
clk => E_extra_pc[9].CLK
clk => E_extra_pc[10].CLK
clk => E_extra_pc[11].CLK
clk => E_extra_pc[12].CLK
clk => E_extra_pc[13].CLK
clk => E_extra_pc[14].CLK
clk => E_extra_pc[15].CLK
clk => E_wr_dst_reg_from_D.CLK
clk => E_dst_regnum[0].CLK
clk => E_dst_regnum[1].CLK
clk => E_dst_regnum[2].CLK
clk => E_dst_regnum[3].CLK
clk => E_dst_regnum[4].CLK
clk => E_iw[0].CLK
clk => E_iw[1].CLK
clk => E_iw[2].CLK
clk => E_iw[3].CLK
clk => E_iw[4].CLK
clk => E_iw[5].CLK
clk => E_iw[6].CLK
clk => E_iw[7].CLK
clk => E_iw[8].CLK
clk => E_iw[9].CLK
clk => E_iw[10].CLK
clk => E_iw[11].CLK
clk => E_iw[12].CLK
clk => E_iw[13].CLK
clk => E_iw[14].CLK
clk => E_iw[15].CLK
clk => E_iw[16].CLK
clk => E_iw[17].CLK
clk => E_iw[18].CLK
clk => E_iw[19].CLK
clk => E_iw[20].CLK
clk => E_iw[21].CLK
clk => E_iw[22].CLK
clk => E_iw[23].CLK
clk => E_iw[24].CLK
clk => E_iw[25].CLK
clk => E_iw[26].CLK
clk => E_iw[27].CLK
clk => E_iw[28].CLK
clk => E_iw[29].CLK
clk => E_iw[30].CLK
clk => E_iw[31].CLK
clk => E_valid_from_D.CLK
clk => D_pc_plus_one[0].CLK
clk => D_pc_plus_one[1].CLK
clk => D_pc_plus_one[2].CLK
clk => D_pc_plus_one[3].CLK
clk => D_pc_plus_one[4].CLK
clk => D_pc_plus_one[5].CLK
clk => D_pc_plus_one[6].CLK
clk => D_pc_plus_one[7].CLK
clk => D_pc_plus_one[8].CLK
clk => D_pc_plus_one[9].CLK
clk => D_pc_plus_one[10].CLK
clk => D_pc_plus_one[11].CLK
clk => D_pc_plus_one[12].CLK
clk => D_pc_plus_one[13].CLK
clk => D_pc_plus_one[14].CLK
clk => D_pc_plus_one[15].CLK
clk => D_pc[0].CLK
clk => D_pc[1].CLK
clk => D_pc[2].CLK
clk => D_pc[3].CLK
clk => D_pc[4].CLK
clk => D_pc[5].CLK
clk => D_pc[6].CLK
clk => D_pc[7].CLK
clk => D_pc[8].CLK
clk => D_pc[9].CLK
clk => D_pc[10].CLK
clk => D_pc[11].CLK
clk => D_pc[12].CLK
clk => D_pc[13].CLK
clk => D_pc[14].CLK
clk => D_pc[15].CLK
clk => D_iw[0].CLK
clk => D_iw[1].CLK
clk => D_iw[2].CLK
clk => D_iw[3].CLK
clk => D_iw[4].CLK
clk => D_iw[5].CLK
clk => D_iw[6].CLK
clk => D_iw[7].CLK
clk => D_iw[8].CLK
clk => D_iw[9].CLK
clk => D_iw[10].CLK
clk => D_iw[11].CLK
clk => D_iw[12].CLK
clk => D_iw[13].CLK
clk => D_iw[14].CLK
clk => D_iw[15].CLK
clk => D_iw[16].CLK
clk => D_iw[17].CLK
clk => D_iw[18].CLK
clk => D_iw[19].CLK
clk => D_iw[20].CLK
clk => D_iw[21].CLK
clk => D_iw[22].CLK
clk => D_iw[23].CLK
clk => D_iw[24].CLK
clk => D_iw[25].CLK
clk => D_iw[26].CLK
clk => D_iw[27].CLK
clk => D_iw[28].CLK
clk => D_iw[29].CLK
clk => D_iw[30].CLK
clk => D_iw[31].CLK
clk => W_pcb[0].CLK
clk => W_pcb[1].CLK
clk => W_pcb[2].CLK
clk => W_pcb[3].CLK
clk => W_pcb[4].CLK
clk => W_pcb[5].CLK
clk => W_pcb[6].CLK
clk => W_pcb[7].CLK
clk => W_pcb[8].CLK
clk => W_pcb[9].CLK
clk => W_pcb[10].CLK
clk => W_pcb[11].CLK
clk => W_pcb[12].CLK
clk => W_pcb[13].CLK
clk => W_pcb[14].CLK
clk => W_pcb[15].CLK
clk => W_pcb[16].CLK
clk => W_pcb[17].CLK
clk => A_pcb[0].CLK
clk => A_pcb[1].CLK
clk => A_pcb[2].CLK
clk => A_pcb[3].CLK
clk => A_pcb[4].CLK
clk => A_pcb[5].CLK
clk => A_pcb[6].CLK
clk => A_pcb[7].CLK
clk => A_pcb[8].CLK
clk => A_pcb[9].CLK
clk => A_pcb[10].CLK
clk => A_pcb[11].CLK
clk => A_pcb[12].CLK
clk => A_pcb[13].CLK
clk => A_pcb[14].CLK
clk => A_pcb[15].CLK
clk => A_pcb[16].CLK
clk => A_pcb[17].CLK
clk => M_pcb[0].CLK
clk => M_pcb[1].CLK
clk => M_pcb[2].CLK
clk => M_pcb[3].CLK
clk => M_pcb[4].CLK
clk => M_pcb[5].CLK
clk => M_pcb[6].CLK
clk => M_pcb[7].CLK
clk => M_pcb[8].CLK
clk => M_pcb[9].CLK
clk => M_pcb[10].CLK
clk => M_pcb[11].CLK
clk => M_pcb[12].CLK
clk => M_pcb[13].CLK
clk => M_pcb[14].CLK
clk => M_pcb[15].CLK
clk => M_pcb[16].CLK
clk => M_pcb[17].CLK
clk => E_pcb[0].CLK
clk => E_pcb[1].CLK
clk => E_pcb[2].CLK
clk => E_pcb[3].CLK
clk => E_pcb[4].CLK
clk => E_pcb[5].CLK
clk => E_pcb[6].CLK
clk => E_pcb[7].CLK
clk => E_pcb[8].CLK
clk => E_pcb[9].CLK
clk => E_pcb[10].CLK
clk => E_pcb[11].CLK
clk => E_pcb[12].CLK
clk => E_pcb[13].CLK
clk => E_pcb[14].CLK
clk => E_pcb[15].CLK
clk => E_pcb[16].CLK
clk => E_pcb[17].CLK
clk => wait_for_one_post_bret_inst.CLK
clk => latched_oci_tb_hbreak_req.CLK
clk => hbreak_enabled.CLK
clk => M_control_reg_rddata[0].CLK
clk => M_control_reg_rddata[1].CLK
clk => M_control_reg_rddata[2].CLK
clk => M_control_reg_rddata[3].CLK
clk => M_control_reg_rddata[4].CLK
clk => M_control_reg_rddata[5].CLK
clk => M_control_reg_rddata[6].CLK
clk => M_control_reg_rddata[7].CLK
clk => M_control_reg_rddata[8].CLK
clk => M_control_reg_rddata[9].CLK
clk => M_control_reg_rddata[10].CLK
clk => M_control_reg_rddata[11].CLK
clk => M_control_reg_rddata[12].CLK
clk => M_control_reg_rddata[13].CLK
clk => M_control_reg_rddata[14].CLK
clk => M_control_reg_rddata[15].CLK
clk => M_control_reg_rddata[16].CLK
clk => M_control_reg_rddata[17].CLK
clk => M_control_reg_rddata[18].CLK
clk => M_control_reg_rddata[19].CLK
clk => M_control_reg_rddata[20].CLK
clk => M_control_reg_rddata[21].CLK
clk => M_control_reg_rddata[22].CLK
clk => M_control_reg_rddata[23].CLK
clk => M_control_reg_rddata[24].CLK
clk => M_control_reg_rddata[25].CLK
clk => M_control_reg_rddata[26].CLK
clk => M_control_reg_rddata[27].CLK
clk => M_control_reg_rddata[28].CLK
clk => M_control_reg_rddata[29].CLK
clk => M_control_reg_rddata[30].CLK
clk => M_control_reg_rddata[31].CLK
clk => E_control_reg_rddata[0].CLK
clk => E_control_reg_rddata[1].CLK
clk => E_control_reg_rddata[2].CLK
clk => E_control_reg_rddata[3].CLK
clk => E_control_reg_rddata[4].CLK
clk => E_control_reg_rddata[5].CLK
clk => E_control_reg_rddata[6].CLK
clk => E_control_reg_rddata[7].CLK
clk => E_control_reg_rddata[8].CLK
clk => E_control_reg_rddata[9].CLK
clk => E_control_reg_rddata[10].CLK
clk => E_control_reg_rddata[11].CLK
clk => E_control_reg_rddata[12].CLK
clk => E_control_reg_rddata[13].CLK
clk => E_control_reg_rddata[14].CLK
clk => E_control_reg_rddata[15].CLK
clk => E_control_reg_rddata[16].CLK
clk => E_control_reg_rddata[17].CLK
clk => E_control_reg_rddata[18].CLK
clk => E_control_reg_rddata[19].CLK
clk => E_control_reg_rddata[20].CLK
clk => E_control_reg_rddata[21].CLK
clk => E_control_reg_rddata[22].CLK
clk => E_control_reg_rddata[23].CLK
clk => E_control_reg_rddata[24].CLK
clk => E_control_reg_rddata[25].CLK
clk => E_control_reg_rddata[26].CLK
clk => E_control_reg_rddata[27].CLK
clk => E_control_reg_rddata[28].CLK
clk => E_control_reg_rddata[29].CLK
clk => E_control_reg_rddata[30].CLK
clk => E_control_reg_rddata[31].CLK
clk => A_ipending_reg_irq1.CLK
clk => A_ipending_reg_irq0.CLK
clk => A_ienable_reg_irq1.CLK
clk => A_ienable_reg_irq0.CLK
clk => A_bstatus_reg_pie.CLK
clk => A_estatus_reg_pie.CLK
clk => A_status_reg_pie.CLK
clk => A_data_ram_ld_align_sign_bit.CLK
clk => M_data_ram_ld_align_sign_bit_16_hi.CLK
clk => d_readdatavalid_d1.CLK
clk => internal_d_read.CLK
clk => internal_d_write.CLK
clk => d_readdata_d1[0].CLK
clk => d_readdata_d1[1].CLK
clk => d_readdata_d1[2].CLK
clk => d_readdata_d1[3].CLK
clk => d_readdata_d1[4].CLK
clk => d_readdata_d1[5].CLK
clk => d_readdata_d1[6].CLK
clk => d_readdata_d1[7].CLK
clk => d_readdata_d1[8].CLK
clk => d_readdata_d1[9].CLK
clk => d_readdata_d1[10].CLK
clk => d_readdata_d1[11].CLK
clk => d_readdata_d1[12].CLK
clk => d_readdata_d1[13].CLK
clk => d_readdata_d1[14].CLK
clk => d_readdata_d1[15].CLK
clk => d_readdata_d1[16].CLK
clk => d_readdata_d1[17].CLK
clk => d_readdata_d1[18].CLK
clk => d_readdata_d1[19].CLK
clk => d_readdata_d1[20].CLK
clk => d_readdata_d1[21].CLK
clk => d_readdata_d1[22].CLK
clk => d_readdata_d1[23].CLK
clk => d_readdata_d1[24].CLK
clk => d_readdata_d1[25].CLK
clk => d_readdata_d1[26].CLK
clk => d_readdata_d1[27].CLK
clk => d_readdata_d1[28].CLK
clk => d_readdata_d1[29].CLK
clk => d_readdata_d1[30].CLK
clk => d_readdata_d1[31].CLK
clk => A_dc_wr_data_cnt[0].CLK
clk => A_dc_wr_data_cnt[1].CLK
clk => A_dc_wr_data_cnt[2].CLK
clk => A_dc_wr_data_cnt[3].CLK
clk => A_dc_rd_data_cnt[0].CLK
clk => A_dc_rd_data_cnt[1].CLK
clk => A_dc_rd_data_cnt[2].CLK
clk => A_dc_rd_data_cnt[3].CLK
clk => A_mem_stall.CLK
clk => internal_d_writedata[0].CLK
clk => internal_d_writedata[1].CLK
clk => internal_d_writedata[2].CLK
clk => internal_d_writedata[3].CLK
clk => internal_d_writedata[4].CLK
clk => internal_d_writedata[5].CLK
clk => internal_d_writedata[6].CLK
clk => internal_d_writedata[7].CLK
clk => internal_d_writedata[8].CLK
clk => internal_d_writedata[9].CLK
clk => internal_d_writedata[10].CLK
clk => internal_d_writedata[11].CLK
clk => internal_d_writedata[12].CLK
clk => internal_d_writedata[13].CLK
clk => internal_d_writedata[14].CLK
clk => internal_d_writedata[15].CLK
clk => internal_d_writedata[16].CLK
clk => internal_d_writedata[17].CLK
clk => internal_d_writedata[18].CLK
clk => internal_d_writedata[19].CLK
clk => internal_d_writedata[20].CLK
clk => internal_d_writedata[21].CLK
clk => internal_d_writedata[22].CLK
clk => internal_d_writedata[23].CLK
clk => internal_d_writedata[24].CLK
clk => internal_d_writedata[25].CLK
clk => internal_d_writedata[26].CLK
clk => internal_d_writedata[27].CLK
clk => internal_d_writedata[28].CLK
clk => internal_d_writedata[29].CLK
clk => internal_d_writedata[30].CLK
clk => internal_d_writedata[31].CLK
clk => internal_d_byteenable[0].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[3].CLK
clk => d_address_byte_field[0].CLK
clk => d_address_byte_field[1].CLK
clk => d_address_offset_field[0].CLK
clk => d_address_offset_field[1].CLK
clk => d_address_offset_field[2].CLK
clk => d_address_line_field[0].CLK
clk => d_address_line_field[1].CLK
clk => d_address_line_field[2].CLK
clk => d_address_line_field[3].CLK
clk => d_address_line_field[4].CLK
clk => d_address_line_field[5].CLK
clk => d_address_tag_field[0].CLK
clk => d_address_tag_field[1].CLK
clk => d_address_tag_field[2].CLK
clk => d_address_tag_field[3].CLK
clk => d_address_tag_field[4].CLK
clk => d_address_tag_field[5].CLK
clk => d_address_tag_field[6].CLK
clk => A_dc_rd_addr_cnt[0].CLK
clk => A_dc_rd_addr_cnt[1].CLK
clk => A_dc_rd_addr_cnt[2].CLK
clk => A_dc_rd_addr_cnt[3].CLK
clk => A_en_d1.CLK
clk => A_st_bypass_transfer_done_d1.CLK
clk => A_st_bypass_delayed_started.CLK
clk => A_ld_bypass_delayed_started.CLK
clk => A_st_bypass_delayed.CLK
clk => A_ld_bypass_delayed.CLK
clk => A_dc_dcache_management_done.CLK
clk => A_dc_wb_rd_data_first.CLK
clk => A_dc_wb_wr_active.CLK
clk => A_dc_wb_rd_data_starting.CLK
clk => A_dc_wb_rd_addr_offset[0].CLK
clk => A_dc_wb_rd_addr_offset[1].CLK
clk => A_dc_wb_rd_addr_offset[2].CLK
clk => A_dc_wb_rd_addr_starting.CLK
clk => A_dc_wb_line[0].CLK
clk => A_dc_wb_line[1].CLK
clk => A_dc_wb_line[2].CLK
clk => A_dc_wb_line[3].CLK
clk => A_dc_wb_line[4].CLK
clk => A_dc_wb_line[5].CLK
clk => A_dc_wb_tag[0].CLK
clk => A_dc_wb_tag[1].CLK
clk => A_dc_wb_tag[2].CLK
clk => A_dc_wb_tag[3].CLK
clk => A_dc_wb_tag[4].CLK
clk => A_dc_wb_tag[5].CLK
clk => A_dc_wb_tag[6].CLK
clk => A_dc_xfer_wr_offset[0].CLK
clk => A_dc_xfer_wr_offset[1].CLK
clk => A_dc_xfer_wr_offset[2].CLK
clk => A_dc_xfer_wr_data[0].CLK
clk => A_dc_xfer_wr_data[1].CLK
clk => A_dc_xfer_wr_data[2].CLK
clk => A_dc_xfer_wr_data[3].CLK
clk => A_dc_xfer_wr_data[4].CLK
clk => A_dc_xfer_wr_data[5].CLK
clk => A_dc_xfer_wr_data[6].CLK
clk => A_dc_xfer_wr_data[7].CLK
clk => A_dc_xfer_wr_data[8].CLK
clk => A_dc_xfer_wr_data[9].CLK
clk => A_dc_xfer_wr_data[10].CLK
clk => A_dc_xfer_wr_data[11].CLK
clk => A_dc_xfer_wr_data[12].CLK
clk => A_dc_xfer_wr_data[13].CLK
clk => A_dc_xfer_wr_data[14].CLK
clk => A_dc_xfer_wr_data[15].CLK
clk => A_dc_xfer_wr_data[16].CLK
clk => A_dc_xfer_wr_data[17].CLK
clk => A_dc_xfer_wr_data[18].CLK
clk => A_dc_xfer_wr_data[19].CLK
clk => A_dc_xfer_wr_data[20].CLK
clk => A_dc_xfer_wr_data[21].CLK
clk => A_dc_xfer_wr_data[22].CLK
clk => A_dc_xfer_wr_data[23].CLK
clk => A_dc_xfer_wr_data[24].CLK
clk => A_dc_xfer_wr_data[25].CLK
clk => A_dc_xfer_wr_data[26].CLK
clk => A_dc_xfer_wr_data[27].CLK
clk => A_dc_xfer_wr_data[28].CLK
clk => A_dc_xfer_wr_data[29].CLK
clk => A_dc_xfer_wr_data[30].CLK
clk => A_dc_xfer_wr_data[31].CLK
clk => A_dc_xfer_wr_active.CLK
clk => A_dc_xfer_wr_starting.CLK
clk => A_dc_xfer_rd_data_offset[0].CLK
clk => A_dc_xfer_rd_data_offset[1].CLK
clk => A_dc_xfer_rd_data_offset[2].CLK
clk => A_dc_xfer_rd_data_offset_match.CLK
clk => A_dc_xfer_rd_data_active.CLK
clk => A_dc_xfer_rd_data_starting.CLK
clk => A_dc_xfer_rd_addr_offset[0].CLK
clk => A_dc_xfer_rd_addr_offset[1].CLK
clk => A_dc_xfer_rd_addr_offset[2].CLK
clk => A_dc_xfer_rd_addr_done.CLK
clk => A_dc_xfer_rd_addr_active.CLK
clk => A_dc_xfer_rd_addr_has_started.CLK
clk => A_dc_dirty.CLK
clk => A_dc_wb_active.CLK
clk => A_dc_rd_last_transfer_d1.CLK
clk => A_dc_fill_need_extra_stall.CLK
clk => M_A_dc_line_match_d1.CLK
clk => M_valid_mem_d1.CLK
clk => A_dc_fill_starting_d1.CLK
clk => A_dc_fill_dp_offset[0].CLK
clk => A_dc_fill_dp_offset[1].CLK
clk => A_dc_fill_dp_offset[2].CLK
clk => A_dc_fill_active.CLK
clk => A_dc_fill_has_started.CLK
clk => A_dc_want_fill.CLK
clk => A_dc_potential_hazard_after_st.CLK
clk => A_dc_valid_st_bypass_hit.CLK
clk => A_dc_valid_st_cache_hit.CLK
clk => A_dc_hit.CLK
clk => A_dc_actual_tag[0].CLK
clk => A_dc_actual_tag[1].CLK
clk => A_dc_actual_tag[2].CLK
clk => A_dc_actual_tag[3].CLK
clk => A_dc_actual_tag[4].CLK
clk => A_dc_actual_tag[5].CLK
clk => A_dc_actual_tag[6].CLK
clk => A_dc_rd_data[0].CLK
clk => A_dc_rd_data[1].CLK
clk => A_dc_rd_data[2].CLK
clk => A_dc_rd_data[3].CLK
clk => A_dc_rd_data[4].CLK
clk => A_dc_rd_data[5].CLK
clk => A_dc_rd_data[6].CLK
clk => A_dc_rd_data[7].CLK
clk => A_dc_rd_data[8].CLK
clk => A_dc_rd_data[9].CLK
clk => A_dc_rd_data[10].CLK
clk => A_dc_rd_data[11].CLK
clk => A_dc_rd_data[12].CLK
clk => A_dc_rd_data[13].CLK
clk => A_dc_rd_data[14].CLK
clk => A_dc_rd_data[15].CLK
clk => A_dc_rd_data[16].CLK
clk => A_dc_rd_data[17].CLK
clk => A_dc_rd_data[18].CLK
clk => A_dc_rd_data[19].CLK
clk => A_dc_rd_data[20].CLK
clk => A_dc_rd_data[21].CLK
clk => A_dc_rd_data[22].CLK
clk => A_dc_rd_data[23].CLK
clk => A_dc_rd_data[24].CLK
clk => A_dc_rd_data[25].CLK
clk => A_dc_rd_data[26].CLK
clk => A_dc_rd_data[27].CLK
clk => A_dc_rd_data[28].CLK
clk => A_dc_rd_data[29].CLK
clk => A_dc_rd_data[30].CLK
clk => A_dc_rd_data[31].CLK
clk => A_shift_rot_result[24].CLK
clk => A_shift_rot_result[25].CLK
clk => A_shift_rot_result[26].CLK
clk => A_shift_rot_result[27].CLK
clk => A_shift_rot_result[28].CLK
clk => A_shift_rot_result[29].CLK
clk => A_shift_rot_result[30].CLK
clk => A_shift_rot_result[31].CLK
clk => A_shift_rot_result[16].CLK
clk => A_shift_rot_result[17].CLK
clk => A_shift_rot_result[18].CLK
clk => A_shift_rot_result[19].CLK
clk => A_shift_rot_result[20].CLK
clk => A_shift_rot_result[21].CLK
clk => A_shift_rot_result[22].CLK
clk => A_shift_rot_result[23].CLK
clk => A_shift_rot_result[8].CLK
clk => A_shift_rot_result[9].CLK
clk => A_shift_rot_result[10].CLK
clk => A_shift_rot_result[11].CLK
clk => A_shift_rot_result[12].CLK
clk => A_shift_rot_result[13].CLK
clk => A_shift_rot_result[14].CLK
clk => A_shift_rot_result[15].CLK
clk => A_shift_rot_result[0].CLK
clk => A_shift_rot_result[1].CLK
clk => A_shift_rot_result[2].CLK
clk => A_shift_rot_result[3].CLK
clk => A_shift_rot_result[4].CLK
clk => A_shift_rot_result[5].CLK
clk => A_shift_rot_result[6].CLK
clk => A_shift_rot_result[7].CLK
clk => A_rot[0].CLK
clk => A_rot[1].CLK
clk => A_rot[2].CLK
clk => A_rot[3].CLK
clk => A_rot[4].CLK
clk => A_rot[5].CLK
clk => A_rot[6].CLK
clk => A_rot[7].CLK
clk => A_rot[8].CLK
clk => A_rot[9].CLK
clk => A_rot[10].CLK
clk => A_rot[11].CLK
clk => A_rot[12].CLK
clk => A_rot[13].CLK
clk => A_rot[14].CLK
clk => A_rot[15].CLK
clk => A_rot[16].CLK
clk => A_rot[17].CLK
clk => A_rot[18].CLK
clk => A_rot[19].CLK
clk => A_rot[20].CLK
clk => A_rot[21].CLK
clk => A_rot[22].CLK
clk => A_rot[23].CLK
clk => A_rot[24].CLK
clk => A_rot[25].CLK
clk => A_rot[26].CLK
clk => A_rot[27].CLK
clk => A_rot[28].CLK
clk => A_rot[29].CLK
clk => A_rot[30].CLK
clk => A_rot[31].CLK
clk => M_rot_rn[2].CLK
clk => M_rot_rn[3].CLK
clk => M_rot_rn[4].CLK
clk => M_rot_step1[0].CLK
clk => M_rot_step1[1].CLK
clk => M_rot_step1[2].CLK
clk => M_rot_step1[3].CLK
clk => M_rot_step1[4].CLK
clk => M_rot_step1[5].CLK
clk => M_rot_step1[6].CLK
clk => M_rot_step1[7].CLK
clk => M_rot_step1[8].CLK
clk => M_rot_step1[9].CLK
clk => M_rot_step1[10].CLK
clk => M_rot_step1[11].CLK
clk => M_rot_step1[12].CLK
clk => M_rot_step1[13].CLK
clk => M_rot_step1[14].CLK
clk => M_rot_step1[15].CLK
clk => M_rot_step1[16].CLK
clk => M_rot_step1[17].CLK
clk => M_rot_step1[18].CLK
clk => M_rot_step1[19].CLK
clk => M_rot_step1[20].CLK
clk => M_rot_step1[21].CLK
clk => M_rot_step1[22].CLK
clk => M_rot_step1[23].CLK
clk => M_rot_step1[24].CLK
clk => M_rot_step1[25].CLK
clk => M_rot_step1[26].CLK
clk => M_rot_step1[27].CLK
clk => M_rot_step1[28].CLK
clk => M_rot_step1[29].CLK
clk => M_rot_step1[30].CLK
clk => M_rot_step1[31].CLK
clk => A_rot_sel_fill3.CLK
clk => A_rot_sel_fill2.CLK
clk => A_rot_sel_fill1.CLK
clk => A_rot_sel_fill0.CLK
clk => A_rot_pass3.CLK
clk => A_rot_pass2.CLK
clk => A_rot_pass1.CLK
clk => A_rot_pass0.CLK
clk => A_rot_mask[0].CLK
clk => A_rot_mask[1].CLK
clk => A_rot_mask[2].CLK
clk => A_rot_mask[3].CLK
clk => A_rot_mask[4].CLK
clk => A_rot_mask[5].CLK
clk => A_rot_mask[6].CLK
clk => A_rot_mask[7].CLK
clk => A_rot_fill_bit.CLK
clk => M_rot_sel_fill3.CLK
clk => M_rot_sel_fill2.CLK
clk => M_rot_sel_fill1.CLK
clk => M_rot_sel_fill0.CLK
clk => M_rot_pass3.CLK
clk => M_rot_pass2.CLK
clk => M_rot_pass1.CLK
clk => M_rot_pass0.CLK
clk => M_rot_mask[0].CLK
clk => M_rot_mask[1].CLK
clk => M_rot_mask[2].CLK
clk => M_rot_mask[3].CLK
clk => M_rot_mask[4].CLK
clk => M_rot_mask[5].CLK
clk => M_rot_mask[6].CLK
clk => M_rot_mask[7].CLK
clk => M_rot_fill_bit.CLK
clk => A_shift_rot_stall.CLK
clk => A_shift_rot_cnt.CLK
clk => M_br_cond_taken_history[0].CLK
clk => M_br_cond_taken_history[1].CLK
clk => M_br_cond_taken_history[2].CLK
clk => M_br_cond_taken_history[3].CLK
clk => M_br_cond_taken_history[4].CLK
clk => M_br_cond_taken_history[5].CLK
clk => M_br_cond_taken_history[6].CLK
clk => M_br_cond_taken_history[7].CLK
clk => M_br_mispredict.CLK
clk => M_bht_ptr_unfiltered[0].CLK
clk => M_bht_ptr_unfiltered[1].CLK
clk => M_bht_ptr_unfiltered[2].CLK
clk => M_bht_ptr_unfiltered[3].CLK
clk => M_bht_ptr_unfiltered[4].CLK
clk => M_bht_ptr_unfiltered[5].CLK
clk => M_bht_ptr_unfiltered[6].CLK
clk => M_bht_ptr_unfiltered[7].CLK
clk => M_bht_data[0].CLK
clk => M_bht_data[1].CLK
clk => E_bht_ptr[0].CLK
clk => E_bht_ptr[1].CLK
clk => E_bht_ptr[2].CLK
clk => E_bht_ptr[3].CLK
clk => E_bht_ptr[4].CLK
clk => E_bht_ptr[5].CLK
clk => E_bht_ptr[6].CLK
clk => E_bht_ptr[7].CLK
clk => E_bht_data[0].CLK
clk => E_bht_data[1].CLK
clk => D_bht_ptr[0].CLK
clk => D_bht_ptr[1].CLK
clk => D_bht_ptr[2].CLK
clk => D_bht_ptr[3].CLK
clk => D_bht_ptr[4].CLK
clk => D_bht_ptr[5].CLK
clk => D_bht_ptr[6].CLK
clk => D_bht_ptr[7].CLK
clk => F_bht_ptr[0].CLK
clk => F_bht_ptr[1].CLK
clk => F_bht_ptr[2].CLK
clk => F_bht_ptr[3].CLK
clk => F_bht_ptr[4].CLK
clk => F_bht_ptr[5].CLK
clk => F_bht_ptr[6].CLK
clk => F_bht_ptr[7].CLK
clk => D_bht_data[0].CLK
clk => D_bht_data[1].CLK
clk => i_readdata_d1[0].CLK
clk => i_readdata_d1[1].CLK
clk => i_readdata_d1[2].CLK
clk => i_readdata_d1[3].CLK
clk => i_readdata_d1[4].CLK
clk => i_readdata_d1[5].CLK
clk => i_readdata_d1[6].CLK
clk => i_readdata_d1[7].CLK
clk => i_readdata_d1[8].CLK
clk => i_readdata_d1[9].CLK
clk => i_readdata_d1[10].CLK
clk => i_readdata_d1[11].CLK
clk => i_readdata_d1[12].CLK
clk => i_readdata_d1[13].CLK
clk => i_readdata_d1[14].CLK
clk => i_readdata_d1[15].CLK
clk => i_readdata_d1[16].CLK
clk => i_readdata_d1[17].CLK
clk => i_readdata_d1[18].CLK
clk => i_readdata_d1[19].CLK
clk => i_readdata_d1[20].CLK
clk => i_readdata_d1[21].CLK
clk => i_readdata_d1[22].CLK
clk => i_readdata_d1[23].CLK
clk => i_readdata_d1[24].CLK
clk => i_readdata_d1[25].CLK
clk => i_readdata_d1[26].CLK
clk => i_readdata_d1[27].CLK
clk => i_readdata_d1[28].CLK
clk => i_readdata_d1[29].CLK
clk => i_readdata_d1[30].CLK
clk => i_readdata_d1[31].CLK
clk => internal_i_read.CLK
clk => i_readdatavalid_d1.CLK
clk => ic_fill_dp_offset[0].CLK
clk => ic_fill_dp_offset[1].CLK
clk => ic_fill_dp_offset[2].CLK
clk => ic_fill_initial_offset[0].CLK
clk => ic_fill_initial_offset[1].CLK
clk => ic_fill_initial_offset[2].CLK
clk => ic_fill_line[0].CLK
clk => ic_fill_line[1].CLK
clk => ic_fill_line[2].CLK
clk => ic_fill_line[3].CLK
clk => ic_fill_line[4].CLK
clk => ic_fill_line[5].CLK
clk => ic_fill_line[6].CLK
clk => ic_fill_tag[0].CLK
clk => ic_fill_tag[1].CLK
clk => ic_fill_tag[2].CLK
clk => ic_fill_tag[3].CLK
clk => ic_fill_tag[4].CLK
clk => ic_fill_tag[5].CLK
clk => ic_fill_prevent_refill.CLK
clk => ic_fill_active.CLK
clk => D_ic_fill_same_tag_line.CLK
clk => D_ic_fill_starting_d1.CLK
clk => ic_fill_ap_cnt[0].CLK
clk => ic_fill_ap_cnt[1].CLK
clk => ic_fill_ap_cnt[2].CLK
clk => ic_fill_ap_cnt[3].CLK
clk => ic_fill_ap_offset[0].CLK
clk => ic_fill_ap_offset[1].CLK
clk => ic_fill_ap_offset[2].CLK
clk => ic_tag_wraddress[0].CLK
clk => ic_tag_wraddress[1].CLK
clk => ic_tag_wraddress[2].CLK
clk => ic_tag_wraddress[3].CLK
clk => ic_tag_wraddress[4].CLK
clk => ic_tag_wraddress[5].CLK
clk => ic_tag_wraddress[6].CLK
clk => ic_fill_valid_bits[0].CLK
clk => ic_fill_valid_bits[1].CLK
clk => ic_fill_valid_bits[2].CLK
clk => ic_fill_valid_bits[3].CLK
clk => ic_fill_valid_bits[4].CLK
clk => ic_fill_valid_bits[5].CLK
clk => ic_fill_valid_bits[6].CLK
clk => ic_fill_valid_bits[7].CLK
clk => ic_tag_clr_valid_bits.CLK
clk => clr_break_line.CLK
clk => F_pc[0].CLK
clk => F_pc[1].CLK
clk => F_pc[2].CLK
clk => F_pc[3].CLK
clk => F_pc[4].CLK
clk => F_pc[5].CLK
clk => F_pc[6].CLK
clk => F_pc[7].CLK
clk => F_pc[8].CLK
clk => F_pc[9].CLK
clk => F_pc[10].CLK
clk => F_pc[11].CLK
clk => F_pc[12].CLK
clk => F_pc[13].CLK
clk => F_pc[14].CLK
clk => F_pc[15].CLK
clk => D_br_taken_waddr_partial[0].CLK
clk => D_br_taken_waddr_partial[1].CLK
clk => D_br_taken_waddr_partial[2].CLK
clk => D_br_taken_waddr_partial[3].CLK
clk => D_br_taken_waddr_partial[4].CLK
clk => D_br_taken_waddr_partial[5].CLK
clk => D_br_taken_waddr_partial[6].CLK
clk => D_br_taken_waddr_partial[7].CLK
clk => D_br_taken_waddr_partial[8].CLK
clk => D_br_taken_waddr_partial[9].CLK
clk => D_br_taken_waddr_partial[10].CLK
clk => D_kill.CLK
clk => D_issue.CLK
clk => D_iw_valid.CLK
clk => cpu_0_ic_data_module:cpu_0_ic_data.clock
clk => cpu_0_ic_tag_module:cpu_0_ic_tag.clock
clk => cpu_0_bht_module:cpu_0_bht.clock
clk => cpu_0_register_bank_a_module:cpu_0_register_bank_a.clock
clk => cpu_0_register_bank_b_module:cpu_0_register_bank_b.clock
clk => cpu_0_dc_tag_module:cpu_0_dc_tag.clock
clk => cpu_0_dc_data_module:cpu_0_dc_data.clock
clk => cpu_0_dc_victim_module:cpu_0_dc_victim.clock
clk => cpu_0_mult_cell:the_cpu_0_mult_cell.clk
clk => cpu_0_nios2_oci:the_cpu_0_nios2_oci.clk
clk => Mn_rot_step2[0].CLK
clk => Mn_rot_step2[1].CLK
clk => Mn_rot_step2[2].CLK
clk => Mn_rot_step2[3].CLK
clk => Mn_rot_step2[4].CLK
clk => Mn_rot_step2[5].CLK
clk => Mn_rot_step2[6].CLK
clk => Mn_rot_step2[7].CLK
clk => Mn_rot_step2[8].CLK
clk => Mn_rot_step2[9].CLK
clk => Mn_rot_step2[10].CLK
clk => Mn_rot_step2[11].CLK
clk => Mn_rot_step2[12].CLK
clk => Mn_rot_step2[13].CLK
clk => Mn_rot_step2[14].CLK
clk => Mn_rot_step2[15].CLK
clk => Mn_rot_step2[16].CLK
clk => Mn_rot_step2[17].CLK
clk => Mn_rot_step2[18].CLK
clk => Mn_rot_step2[19].CLK
clk => Mn_rot_step2[20].CLK
clk => Mn_rot_step2[21].CLK
clk => Mn_rot_step2[22].CLK
clk => Mn_rot_step2[23].CLK
clk => Mn_rot_step2[24].CLK
clk => Mn_rot_step2[25].CLK
clk => Mn_rot_step2[26].CLK
clk => Mn_rot_step2[27].CLK
clk => Mn_rot_step2[28].CLK
clk => Mn_rot_step2[29].CLK
clk => Mn_rot_step2[30].CLK
clk => Mn_rot_step2[31].CLK
d_irq[0] => A_ipending_reg_irq0_nxt.IN1
d_irq[1] => A_ipending_reg_irq1_nxt.IN1
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => av_addr_accepted.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN1
d_waitrequest => av_rd_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => cpu_0_test_bench:the_cpu_0_test_bench.i_readdatavalid
i_readdatavalid => i_readdatavalid_d1.DATAIN
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_0_nios2_oci:the_cpu_0_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.byteenable[3]
jtag_debug_module_debugaccess => cpu_0_nios2_oci:the_cpu_0_nios2_oci.debugaccess
jtag_debug_module_select => cpu_0_nios2_oci:the_cpu_0_nios2_oci.chipselect
jtag_debug_module_write => cpu_0_nios2_oci:the_cpu_0_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_0_nios2_oci:the_cpu_0_nios2_oci.writedata[31]
reset_n => cpu_0_test_bench:the_cpu_0_test_bench.reset_n
reset_n => cpu_0_mult_cell:the_cpu_0_mult_cell.reset_n
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset_n
reset_n => internal_d_writedata[0].ACLR
reset_n => internal_d_writedata[1].ACLR
reset_n => internal_d_writedata[2].ACLR
reset_n => internal_d_writedata[3].ACLR
reset_n => internal_d_writedata[4].ACLR
reset_n => internal_d_writedata[5].ACLR
reset_n => internal_d_writedata[6].ACLR
reset_n => internal_d_writedata[7].ACLR
reset_n => internal_d_writedata[8].ACLR
reset_n => internal_d_writedata[9].ACLR
reset_n => internal_d_writedata[10].ACLR
reset_n => internal_d_writedata[11].ACLR
reset_n => internal_d_writedata[12].ACLR
reset_n => internal_d_writedata[13].ACLR
reset_n => internal_d_writedata[14].ACLR
reset_n => internal_d_writedata[15].ACLR
reset_n => internal_d_writedata[16].ACLR
reset_n => internal_d_writedata[17].ACLR
reset_n => internal_d_writedata[18].ACLR
reset_n => internal_d_writedata[19].ACLR
reset_n => internal_d_writedata[20].ACLR
reset_n => internal_d_writedata[21].ACLR
reset_n => internal_d_writedata[22].ACLR
reset_n => internal_d_writedata[23].ACLR
reset_n => internal_d_writedata[24].ACLR
reset_n => internal_d_writedata[25].ACLR
reset_n => internal_d_writedata[26].ACLR
reset_n => internal_d_writedata[27].ACLR
reset_n => internal_d_writedata[28].ACLR
reset_n => internal_d_writedata[29].ACLR
reset_n => internal_d_writedata[30].ACLR
reset_n => internal_d_writedata[31].ACLR
reset_n => d_address_tag_field[0].ACLR
reset_n => d_address_tag_field[1].ACLR
reset_n => d_address_tag_field[2].ACLR
reset_n => d_address_tag_field[3].ACLR
reset_n => d_address_tag_field[4].ACLR
reset_n => d_address_tag_field[5].ACLR
reset_n => d_address_tag_field[6].ACLR
reset_n => d_address_line_field[0].ACLR
reset_n => d_address_line_field[1].ACLR
reset_n => d_address_line_field[2].ACLR
reset_n => d_address_line_field[3].ACLR
reset_n => d_address_line_field[4].ACLR
reset_n => d_address_line_field[5].ACLR
reset_n => d_address_offset_field[0].ACLR
reset_n => d_address_offset_field[1].ACLR
reset_n => d_address_offset_field[2].ACLR
reset_n => d_address_byte_field[0].ACLR
reset_n => d_address_byte_field[1].ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_write.ACLR
reset_n => ic_fill_tag[0].ACLR
reset_n => ic_fill_tag[1].ACLR
reset_n => ic_fill_tag[2].ACLR
reset_n => ic_fill_tag[3].ACLR
reset_n => ic_fill_tag[4].ACLR
reset_n => ic_fill_tag[5].ACLR
reset_n => ic_fill_line[0].ACLR
reset_n => ic_fill_line[1].ACLR
reset_n => ic_fill_line[2].ACLR
reset_n => ic_fill_line[3].ACLR
reset_n => ic_fill_line[4].ACLR
reset_n => ic_fill_line[5].ACLR
reset_n => ic_fill_line[6].ACLR
reset_n => ic_fill_ap_offset[0].ACLR
reset_n => ic_fill_ap_offset[1].ACLR
reset_n => ic_fill_ap_offset[2].ACLR
reset_n => internal_i_read.ACLR
reset_n => D_iw_valid.ACLR
reset_n => D_issue.ACLR
reset_n => D_kill.ACLR
reset_n => D_br_taken_waddr_partial[0].ACLR
reset_n => D_br_taken_waddr_partial[1].ACLR
reset_n => D_br_taken_waddr_partial[2].ACLR
reset_n => D_br_taken_waddr_partial[3].ACLR
reset_n => D_br_taken_waddr_partial[4].ACLR
reset_n => D_br_taken_waddr_partial[5].ACLR
reset_n => D_br_taken_waddr_partial[6].ACLR
reset_n => D_br_taken_waddr_partial[7].ACLR
reset_n => D_br_taken_waddr_partial[8].ACLR
reset_n => D_br_taken_waddr_partial[9].ACLR
reset_n => D_br_taken_waddr_partial[10].ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => clr_break_line.PRESET
reset_n => ic_tag_clr_valid_bits.PRESET
reset_n => ic_fill_valid_bits[0].ACLR
reset_n => ic_fill_valid_bits[1].ACLR
reset_n => ic_fill_valid_bits[2].ACLR
reset_n => ic_fill_valid_bits[3].ACLR
reset_n => ic_fill_valid_bits[4].ACLR
reset_n => ic_fill_valid_bits[5].ACLR
reset_n => ic_fill_valid_bits[6].ACLR
reset_n => ic_fill_valid_bits[7].ACLR
reset_n => ic_tag_wraddress[0].ACLR
reset_n => ic_tag_wraddress[1].ACLR
reset_n => ic_tag_wraddress[2].ACLR
reset_n => ic_tag_wraddress[3].ACLR
reset_n => ic_tag_wraddress[4].ACLR
reset_n => ic_tag_wraddress[5].ACLR
reset_n => ic_tag_wraddress[6].ACLR
reset_n => ic_fill_ap_cnt[0].ACLR
reset_n => ic_fill_ap_cnt[1].ACLR
reset_n => ic_fill_ap_cnt[2].ACLR
reset_n => ic_fill_ap_cnt[3].ACLR
reset_n => D_ic_fill_starting_d1.ACLR
reset_n => D_ic_fill_same_tag_line.ACLR
reset_n => ic_fill_active.ACLR
reset_n => ic_fill_prevent_refill.ACLR
reset_n => ic_fill_initial_offset[0].ACLR
reset_n => ic_fill_initial_offset[1].ACLR
reset_n => ic_fill_initial_offset[2].ACLR
reset_n => ic_fill_dp_offset[0].ACLR
reset_n => ic_fill_dp_offset[1].ACLR
reset_n => ic_fill_dp_offset[2].ACLR
reset_n => i_readdatavalid_d1.ACLR
reset_n => i_readdata_d1[0].ACLR
reset_n => i_readdata_d1[1].ACLR
reset_n => i_readdata_d1[2].ACLR
reset_n => i_readdata_d1[3].ACLR
reset_n => i_readdata_d1[4].ACLR
reset_n => i_readdata_d1[5].ACLR
reset_n => i_readdata_d1[6].ACLR
reset_n => i_readdata_d1[7].ACLR
reset_n => i_readdata_d1[8].ACLR
reset_n => i_readdata_d1[9].ACLR
reset_n => i_readdata_d1[10].ACLR
reset_n => i_readdata_d1[11].ACLR
reset_n => i_readdata_d1[12].ACLR
reset_n => i_readdata_d1[13].ACLR
reset_n => i_readdata_d1[14].ACLR
reset_n => i_readdata_d1[15].ACLR
reset_n => i_readdata_d1[16].ACLR
reset_n => i_readdata_d1[17].ACLR
reset_n => i_readdata_d1[18].ACLR
reset_n => i_readdata_d1[19].ACLR
reset_n => i_readdata_d1[20].ACLR
reset_n => i_readdata_d1[21].ACLR
reset_n => i_readdata_d1[22].ACLR
reset_n => i_readdata_d1[23].ACLR
reset_n => i_readdata_d1[24].ACLR
reset_n => i_readdata_d1[25].ACLR
reset_n => i_readdata_d1[26].ACLR
reset_n => i_readdata_d1[27].ACLR
reset_n => i_readdata_d1[28].ACLR
reset_n => i_readdata_d1[29].ACLR
reset_n => i_readdata_d1[30].ACLR
reset_n => i_readdata_d1[31].ACLR
reset_n => D_bht_data[0].ACLR
reset_n => D_bht_data[1].ACLR
reset_n => F_bht_ptr[0].ACLR
reset_n => F_bht_ptr[1].ACLR
reset_n => F_bht_ptr[2].ACLR
reset_n => F_bht_ptr[3].ACLR
reset_n => F_bht_ptr[4].ACLR
reset_n => F_bht_ptr[5].ACLR
reset_n => F_bht_ptr[6].ACLR
reset_n => F_bht_ptr[7].ACLR
reset_n => D_bht_ptr[0].ACLR
reset_n => D_bht_ptr[1].ACLR
reset_n => D_bht_ptr[2].ACLR
reset_n => D_bht_ptr[3].ACLR
reset_n => D_bht_ptr[4].ACLR
reset_n => D_bht_ptr[5].ACLR
reset_n => D_bht_ptr[6].ACLR
reset_n => D_bht_ptr[7].ACLR
reset_n => E_bht_data[0].ACLR
reset_n => E_bht_data[1].ACLR
reset_n => E_bht_ptr[0].ACLR
reset_n => E_bht_ptr[1].ACLR
reset_n => E_bht_ptr[2].ACLR
reset_n => E_bht_ptr[3].ACLR
reset_n => E_bht_ptr[4].ACLR
reset_n => E_bht_ptr[5].ACLR
reset_n => E_bht_ptr[6].ACLR
reset_n => E_bht_ptr[7].ACLR
reset_n => M_bht_data[0].ACLR
reset_n => M_bht_data[1].ACLR
reset_n => M_bht_ptr_unfiltered[0].ACLR
reset_n => M_bht_ptr_unfiltered[1].ACLR
reset_n => M_bht_ptr_unfiltered[2].ACLR
reset_n => M_bht_ptr_unfiltered[3].ACLR
reset_n => M_bht_ptr_unfiltered[4].ACLR
reset_n => M_bht_ptr_unfiltered[5].ACLR
reset_n => M_bht_ptr_unfiltered[6].ACLR
reset_n => M_bht_ptr_unfiltered[7].ACLR
reset_n => M_br_mispredict.ACLR
reset_n => M_br_cond_taken_history[0].ACLR
reset_n => M_br_cond_taken_history[1].ACLR
reset_n => M_br_cond_taken_history[2].ACLR
reset_n => M_br_cond_taken_history[3].ACLR
reset_n => M_br_cond_taken_history[4].ACLR
reset_n => M_br_cond_taken_history[5].ACLR
reset_n => M_br_cond_taken_history[6].ACLR
reset_n => M_br_cond_taken_history[7].ACLR
reset_n => A_shift_rot_cnt.ACLR
reset_n => A_shift_rot_stall.ACLR
reset_n => M_rot_fill_bit.ACLR
reset_n => M_rot_mask[0].ACLR
reset_n => M_rot_mask[1].ACLR
reset_n => M_rot_mask[2].ACLR
reset_n => M_rot_mask[3].ACLR
reset_n => M_rot_mask[4].ACLR
reset_n => M_rot_mask[5].ACLR
reset_n => M_rot_mask[6].ACLR
reset_n => M_rot_mask[7].ACLR
reset_n => M_rot_pass0.ACLR
reset_n => M_rot_pass1.ACLR
reset_n => M_rot_pass2.ACLR
reset_n => M_rot_pass3.ACLR
reset_n => M_rot_sel_fill0.ACLR
reset_n => M_rot_sel_fill1.ACLR
reset_n => M_rot_sel_fill2.ACLR
reset_n => M_rot_sel_fill3.ACLR
reset_n => A_rot_fill_bit.ACLR
reset_n => A_rot_mask[0].ACLR
reset_n => A_rot_mask[1].ACLR
reset_n => A_rot_mask[2].ACLR
reset_n => A_rot_mask[3].ACLR
reset_n => A_rot_mask[4].ACLR
reset_n => A_rot_mask[5].ACLR
reset_n => A_rot_mask[6].ACLR
reset_n => A_rot_mask[7].ACLR
reset_n => A_rot_pass0.ACLR
reset_n => A_rot_pass1.ACLR
reset_n => A_rot_pass2.ACLR
reset_n => A_rot_pass3.ACLR
reset_n => A_rot_sel_fill0.ACLR
reset_n => A_rot_sel_fill1.ACLR
reset_n => A_rot_sel_fill2.ACLR
reset_n => A_rot_sel_fill3.ACLR
reset_n => M_rot_step1[0].ACLR
reset_n => M_rot_step1[1].ACLR
reset_n => M_rot_step1[2].ACLR
reset_n => M_rot_step1[3].ACLR
reset_n => M_rot_step1[4].ACLR
reset_n => M_rot_step1[5].ACLR
reset_n => M_rot_step1[6].ACLR
reset_n => M_rot_step1[7].ACLR
reset_n => M_rot_step1[8].ACLR
reset_n => M_rot_step1[9].ACLR
reset_n => M_rot_step1[10].ACLR
reset_n => M_rot_step1[11].ACLR
reset_n => M_rot_step1[12].ACLR
reset_n => M_rot_step1[13].ACLR
reset_n => M_rot_step1[14].ACLR
reset_n => M_rot_step1[15].ACLR
reset_n => M_rot_step1[16].ACLR
reset_n => M_rot_step1[17].ACLR
reset_n => M_rot_step1[18].ACLR
reset_n => M_rot_step1[19].ACLR
reset_n => M_rot_step1[20].ACLR
reset_n => M_rot_step1[21].ACLR
reset_n => M_rot_step1[22].ACLR
reset_n => M_rot_step1[23].ACLR
reset_n => M_rot_step1[24].ACLR
reset_n => M_rot_step1[25].ACLR
reset_n => M_rot_step1[26].ACLR
reset_n => M_rot_step1[27].ACLR
reset_n => M_rot_step1[28].ACLR
reset_n => M_rot_step1[29].ACLR
reset_n => M_rot_step1[30].ACLR
reset_n => M_rot_step1[31].ACLR
reset_n => M_rot_rn[2].ACLR
reset_n => M_rot_rn[3].ACLR
reset_n => M_rot_rn[4].ACLR
reset_n => Mn_rot_step2[0].ACLR
reset_n => Mn_rot_step2[1].ACLR
reset_n => Mn_rot_step2[2].ACLR
reset_n => Mn_rot_step2[3].ACLR
reset_n => Mn_rot_step2[4].ACLR
reset_n => Mn_rot_step2[5].ACLR
reset_n => Mn_rot_step2[6].ACLR
reset_n => Mn_rot_step2[7].ACLR
reset_n => Mn_rot_step2[8].ACLR
reset_n => Mn_rot_step2[9].ACLR
reset_n => Mn_rot_step2[10].ACLR
reset_n => Mn_rot_step2[11].ACLR
reset_n => Mn_rot_step2[12].ACLR
reset_n => Mn_rot_step2[13].ACLR
reset_n => Mn_rot_step2[14].ACLR
reset_n => Mn_rot_step2[15].ACLR
reset_n => Mn_rot_step2[16].ACLR
reset_n => Mn_rot_step2[17].ACLR
reset_n => Mn_rot_step2[18].ACLR
reset_n => Mn_rot_step2[19].ACLR
reset_n => Mn_rot_step2[20].ACLR
reset_n => Mn_rot_step2[21].ACLR
reset_n => Mn_rot_step2[22].ACLR
reset_n => Mn_rot_step2[23].ACLR
reset_n => Mn_rot_step2[24].ACLR
reset_n => Mn_rot_step2[25].ACLR
reset_n => Mn_rot_step2[26].ACLR
reset_n => Mn_rot_step2[27].ACLR
reset_n => Mn_rot_step2[28].ACLR
reset_n => Mn_rot_step2[29].ACLR
reset_n => Mn_rot_step2[30].ACLR
reset_n => Mn_rot_step2[31].ACLR
reset_n => A_rot[0].ACLR
reset_n => A_rot[1].ACLR
reset_n => A_rot[2].ACLR
reset_n => A_rot[3].ACLR
reset_n => A_rot[4].ACLR
reset_n => A_rot[5].ACLR
reset_n => A_rot[6].ACLR
reset_n => A_rot[7].ACLR
reset_n => A_rot[8].ACLR
reset_n => A_rot[9].ACLR
reset_n => A_rot[10].ACLR
reset_n => A_rot[11].ACLR
reset_n => A_rot[12].ACLR
reset_n => A_rot[13].ACLR
reset_n => A_rot[14].ACLR
reset_n => A_rot[15].ACLR
reset_n => A_rot[16].ACLR
reset_n => A_rot[17].ACLR
reset_n => A_rot[18].ACLR
reset_n => A_rot[19].ACLR
reset_n => A_rot[20].ACLR
reset_n => A_rot[21].ACLR
reset_n => A_rot[22].ACLR
reset_n => A_rot[23].ACLR
reset_n => A_rot[24].ACLR
reset_n => A_rot[25].ACLR
reset_n => A_rot[26].ACLR
reset_n => A_rot[27].ACLR
reset_n => A_rot[28].ACLR
reset_n => A_rot[29].ACLR
reset_n => A_rot[30].ACLR
reset_n => A_rot[31].ACLR
reset_n => A_shift_rot_result[0].ACLR
reset_n => A_shift_rot_result[1].ACLR
reset_n => A_shift_rot_result[2].ACLR
reset_n => A_shift_rot_result[3].ACLR
reset_n => A_shift_rot_result[4].ACLR
reset_n => A_shift_rot_result[5].ACLR
reset_n => A_shift_rot_result[6].ACLR
reset_n => A_shift_rot_result[7].ACLR
reset_n => A_shift_rot_result[8].ACLR
reset_n => A_shift_rot_result[9].ACLR
reset_n => A_shift_rot_result[10].ACLR
reset_n => A_shift_rot_result[11].ACLR
reset_n => A_shift_rot_result[12].ACLR
reset_n => A_shift_rot_result[13].ACLR
reset_n => A_shift_rot_result[14].ACLR
reset_n => A_shift_rot_result[15].ACLR
reset_n => A_shift_rot_result[16].ACLR
reset_n => A_shift_rot_result[17].ACLR
reset_n => A_shift_rot_result[18].ACLR
reset_n => A_shift_rot_result[19].ACLR
reset_n => A_shift_rot_result[20].ACLR
reset_n => A_shift_rot_result[21].ACLR
reset_n => A_shift_rot_result[22].ACLR
reset_n => A_shift_rot_result[23].ACLR
reset_n => A_shift_rot_result[24].ACLR
reset_n => A_shift_rot_result[25].ACLR
reset_n => A_shift_rot_result[26].ACLR
reset_n => A_shift_rot_result[27].ACLR
reset_n => A_shift_rot_result[28].ACLR
reset_n => A_shift_rot_result[29].ACLR
reset_n => A_shift_rot_result[30].ACLR
reset_n => A_shift_rot_result[31].ACLR
reset_n => A_dc_rd_data[0].ACLR
reset_n => A_dc_rd_data[1].ACLR
reset_n => A_dc_rd_data[2].ACLR
reset_n => A_dc_rd_data[3].ACLR
reset_n => A_dc_rd_data[4].ACLR
reset_n => A_dc_rd_data[5].ACLR
reset_n => A_dc_rd_data[6].ACLR
reset_n => A_dc_rd_data[7].ACLR
reset_n => A_dc_rd_data[8].ACLR
reset_n => A_dc_rd_data[9].ACLR
reset_n => A_dc_rd_data[10].ACLR
reset_n => A_dc_rd_data[11].ACLR
reset_n => A_dc_rd_data[12].ACLR
reset_n => A_dc_rd_data[13].ACLR
reset_n => A_dc_rd_data[14].ACLR
reset_n => A_dc_rd_data[15].ACLR
reset_n => A_dc_rd_data[16].ACLR
reset_n => A_dc_rd_data[17].ACLR
reset_n => A_dc_rd_data[18].ACLR
reset_n => A_dc_rd_data[19].ACLR
reset_n => A_dc_rd_data[20].ACLR
reset_n => A_dc_rd_data[21].ACLR
reset_n => A_dc_rd_data[22].ACLR
reset_n => A_dc_rd_data[23].ACLR
reset_n => A_dc_rd_data[24].ACLR
reset_n => A_dc_rd_data[25].ACLR
reset_n => A_dc_rd_data[26].ACLR
reset_n => A_dc_rd_data[27].ACLR
reset_n => A_dc_rd_data[28].ACLR
reset_n => A_dc_rd_data[29].ACLR
reset_n => A_dc_rd_data[30].ACLR
reset_n => A_dc_rd_data[31].ACLR
reset_n => A_dc_actual_tag[0].ACLR
reset_n => A_dc_actual_tag[1].ACLR
reset_n => A_dc_actual_tag[2].ACLR
reset_n => A_dc_actual_tag[3].ACLR
reset_n => A_dc_actual_tag[4].ACLR
reset_n => A_dc_actual_tag[5].ACLR
reset_n => A_dc_actual_tag[6].ACLR
reset_n => A_dc_hit.ACLR
reset_n => A_dc_valid_st_cache_hit.ACLR
reset_n => A_dc_valid_st_bypass_hit.ACLR
reset_n => A_dc_potential_hazard_after_st.ACLR
reset_n => A_dc_want_fill.ACLR
reset_n => A_dc_fill_has_started.ACLR
reset_n => A_dc_fill_active.ACLR
reset_n => A_dc_fill_dp_offset[0].ACLR
reset_n => A_dc_fill_dp_offset[1].ACLR
reset_n => A_dc_fill_dp_offset[2].ACLR
reset_n => A_dc_fill_starting_d1.ACLR
reset_n => M_valid_mem_d1.ACLR
reset_n => M_A_dc_line_match_d1.ACLR
reset_n => A_dc_fill_need_extra_stall.ACLR
reset_n => A_dc_rd_last_transfer_d1.ACLR
reset_n => A_dc_wb_active.ACLR
reset_n => A_dc_dirty.ACLR
reset_n => A_dc_xfer_rd_addr_has_started.ACLR
reset_n => A_dc_xfer_rd_addr_active.ACLR
reset_n => A_dc_xfer_rd_addr_done.ACLR
reset_n => A_dc_xfer_rd_addr_offset[0].ACLR
reset_n => A_dc_xfer_rd_addr_offset[1].ACLR
reset_n => A_dc_xfer_rd_addr_offset[2].ACLR
reset_n => A_dc_xfer_rd_data_starting.ACLR
reset_n => A_dc_xfer_rd_data_active.ACLR
reset_n => A_dc_xfer_rd_data_offset_match.ACLR
reset_n => A_dc_xfer_rd_data_offset[0].ACLR
reset_n => A_dc_xfer_rd_data_offset[1].ACLR
reset_n => A_dc_xfer_rd_data_offset[2].ACLR
reset_n => A_dc_xfer_wr_starting.ACLR
reset_n => A_dc_xfer_wr_active.ACLR
reset_n => A_dc_xfer_wr_data[0].ACLR
reset_n => A_dc_xfer_wr_data[1].ACLR
reset_n => A_dc_xfer_wr_data[2].ACLR
reset_n => A_dc_xfer_wr_data[3].ACLR
reset_n => A_dc_xfer_wr_data[4].ACLR
reset_n => A_dc_xfer_wr_data[5].ACLR
reset_n => A_dc_xfer_wr_data[6].ACLR
reset_n => A_dc_xfer_wr_data[7].ACLR
reset_n => A_dc_xfer_wr_data[8].ACLR
reset_n => A_dc_xfer_wr_data[9].ACLR
reset_n => A_dc_xfer_wr_data[10].ACLR
reset_n => A_dc_xfer_wr_data[11].ACLR
reset_n => A_dc_xfer_wr_data[12].ACLR
reset_n => A_dc_xfer_wr_data[13].ACLR
reset_n => A_dc_xfer_wr_data[14].ACLR
reset_n => A_dc_xfer_wr_data[15].ACLR
reset_n => A_dc_xfer_wr_data[16].ACLR
reset_n => A_dc_xfer_wr_data[17].ACLR
reset_n => A_dc_xfer_wr_data[18].ACLR
reset_n => A_dc_xfer_wr_data[19].ACLR
reset_n => A_dc_xfer_wr_data[20].ACLR
reset_n => A_dc_xfer_wr_data[21].ACLR
reset_n => A_dc_xfer_wr_data[22].ACLR
reset_n => A_dc_xfer_wr_data[23].ACLR
reset_n => A_dc_xfer_wr_data[24].ACLR
reset_n => A_dc_xfer_wr_data[25].ACLR
reset_n => A_dc_xfer_wr_data[26].ACLR
reset_n => A_dc_xfer_wr_data[27].ACLR
reset_n => A_dc_xfer_wr_data[28].ACLR
reset_n => A_dc_xfer_wr_data[29].ACLR
reset_n => A_dc_xfer_wr_data[30].ACLR
reset_n => A_dc_xfer_wr_data[31].ACLR
reset_n => A_dc_xfer_wr_offset[0].ACLR
reset_n => A_dc_xfer_wr_offset[1].ACLR
reset_n => A_dc_xfer_wr_offset[2].ACLR
reset_n => A_dc_wb_tag[0].ACLR
reset_n => A_dc_wb_tag[1].ACLR
reset_n => A_dc_wb_tag[2].ACLR
reset_n => A_dc_wb_tag[3].ACLR
reset_n => A_dc_wb_tag[4].ACLR
reset_n => A_dc_wb_tag[5].ACLR
reset_n => A_dc_wb_tag[6].ACLR
reset_n => A_dc_wb_line[0].ACLR
reset_n => A_dc_wb_line[1].ACLR
reset_n => A_dc_wb_line[2].ACLR
reset_n => A_dc_wb_line[3].ACLR
reset_n => A_dc_wb_line[4].ACLR
reset_n => A_dc_wb_line[5].ACLR
reset_n => A_dc_wb_rd_addr_starting.ACLR
reset_n => A_dc_wb_rd_addr_offset[0].ACLR
reset_n => A_dc_wb_rd_addr_offset[1].ACLR
reset_n => A_dc_wb_rd_addr_offset[2].ACLR
reset_n => A_dc_wb_rd_data_starting.ACLR
reset_n => A_dc_wb_wr_active.ACLR
reset_n => A_dc_wb_rd_data_first.ACLR
reset_n => A_dc_dcache_management_done.ACLR
reset_n => A_ld_bypass_delayed.ACLR
reset_n => A_st_bypass_delayed.ACLR
reset_n => A_ld_bypass_delayed_started.ACLR
reset_n => A_st_bypass_delayed_started.ACLR
reset_n => A_st_bypass_transfer_done_d1.ACLR
reset_n => A_en_d1.ACLR
reset_n => A_dc_rd_addr_cnt[0].ACLR
reset_n => A_dc_rd_addr_cnt[1].ACLR
reset_n => A_dc_rd_addr_cnt[2].ACLR
reset_n => A_dc_rd_addr_cnt[3].ACLR
reset_n => A_mem_stall.ACLR
reset_n => A_dc_rd_data_cnt[0].ACLR
reset_n => A_dc_rd_data_cnt[1].ACLR
reset_n => A_dc_rd_data_cnt[2].ACLR
reset_n => A_dc_rd_data_cnt[3].ACLR
reset_n => A_dc_wr_data_cnt[0].ACLR
reset_n => A_dc_wr_data_cnt[1].ACLR
reset_n => A_dc_wr_data_cnt[2].ACLR
reset_n => A_dc_wr_data_cnt[3].ACLR
reset_n => d_readdata_d1[0].ACLR
reset_n => d_readdata_d1[1].ACLR
reset_n => d_readdata_d1[2].ACLR
reset_n => d_readdata_d1[3].ACLR
reset_n => d_readdata_d1[4].ACLR
reset_n => d_readdata_d1[5].ACLR
reset_n => d_readdata_d1[6].ACLR
reset_n => d_readdata_d1[7].ACLR
reset_n => d_readdata_d1[8].ACLR
reset_n => d_readdata_d1[9].ACLR
reset_n => d_readdata_d1[10].ACLR
reset_n => d_readdata_d1[11].ACLR
reset_n => d_readdata_d1[12].ACLR
reset_n => d_readdata_d1[13].ACLR
reset_n => d_readdata_d1[14].ACLR
reset_n => d_readdata_d1[15].ACLR
reset_n => d_readdata_d1[16].ACLR
reset_n => d_readdata_d1[17].ACLR
reset_n => d_readdata_d1[18].ACLR
reset_n => d_readdata_d1[19].ACLR
reset_n => d_readdata_d1[20].ACLR
reset_n => d_readdata_d1[21].ACLR
reset_n => d_readdata_d1[22].ACLR
reset_n => d_readdata_d1[23].ACLR
reset_n => d_readdata_d1[24].ACLR
reset_n => d_readdata_d1[25].ACLR
reset_n => d_readdata_d1[26].ACLR
reset_n => d_readdata_d1[27].ACLR
reset_n => d_readdata_d1[28].ACLR
reset_n => d_readdata_d1[29].ACLR
reset_n => d_readdata_d1[30].ACLR
reset_n => d_readdata_d1[31].ACLR
reset_n => d_readdatavalid_d1.ACLR
reset_n => M_data_ram_ld_align_sign_bit_16_hi.ACLR
reset_n => A_data_ram_ld_align_sign_bit.ACLR
reset_n => A_status_reg_pie.ACLR
reset_n => A_estatus_reg_pie.ACLR
reset_n => A_bstatus_reg_pie.ACLR
reset_n => A_ienable_reg_irq0.ACLR
reset_n => A_ienable_reg_irq1.ACLR
reset_n => A_ipending_reg_irq0.ACLR
reset_n => A_ipending_reg_irq1.ACLR
reset_n => E_control_reg_rddata[0].ACLR
reset_n => E_control_reg_rddata[1].ACLR
reset_n => E_control_reg_rddata[2].ACLR
reset_n => E_control_reg_rddata[3].ACLR
reset_n => E_control_reg_rddata[4].ACLR
reset_n => E_control_reg_rddata[5].ACLR
reset_n => E_control_reg_rddata[6].ACLR
reset_n => E_control_reg_rddata[7].ACLR
reset_n => E_control_reg_rddata[8].ACLR
reset_n => E_control_reg_rddata[9].ACLR
reset_n => E_control_reg_rddata[10].ACLR
reset_n => E_control_reg_rddata[11].ACLR
reset_n => E_control_reg_rddata[12].ACLR
reset_n => E_control_reg_rddata[13].ACLR
reset_n => E_control_reg_rddata[14].ACLR
reset_n => E_control_reg_rddata[15].ACLR
reset_n => E_control_reg_rddata[16].ACLR
reset_n => E_control_reg_rddata[17].ACLR
reset_n => E_control_reg_rddata[18].ACLR
reset_n => E_control_reg_rddata[19].ACLR
reset_n => E_control_reg_rddata[20].ACLR
reset_n => E_control_reg_rddata[21].ACLR
reset_n => E_control_reg_rddata[22].ACLR
reset_n => E_control_reg_rddata[23].ACLR
reset_n => E_control_reg_rddata[24].ACLR
reset_n => E_control_reg_rddata[25].ACLR
reset_n => E_control_reg_rddata[26].ACLR
reset_n => E_control_reg_rddata[27].ACLR
reset_n => E_control_reg_rddata[28].ACLR
reset_n => E_control_reg_rddata[29].ACLR
reset_n => E_control_reg_rddata[30].ACLR
reset_n => E_control_reg_rddata[31].ACLR
reset_n => M_control_reg_rddata[0].ACLR
reset_n => M_control_reg_rddata[1].ACLR
reset_n => M_control_reg_rddata[2].ACLR
reset_n => M_control_reg_rddata[3].ACLR
reset_n => M_control_reg_rddata[4].ACLR
reset_n => M_control_reg_rddata[5].ACLR
reset_n => M_control_reg_rddata[6].ACLR
reset_n => M_control_reg_rddata[7].ACLR
reset_n => M_control_reg_rddata[8].ACLR
reset_n => M_control_reg_rddata[9].ACLR
reset_n => M_control_reg_rddata[10].ACLR
reset_n => M_control_reg_rddata[11].ACLR
reset_n => M_control_reg_rddata[12].ACLR
reset_n => M_control_reg_rddata[13].ACLR
reset_n => M_control_reg_rddata[14].ACLR
reset_n => M_control_reg_rddata[15].ACLR
reset_n => M_control_reg_rddata[16].ACLR
reset_n => M_control_reg_rddata[17].ACLR
reset_n => M_control_reg_rddata[18].ACLR
reset_n => M_control_reg_rddata[19].ACLR
reset_n => M_control_reg_rddata[20].ACLR
reset_n => M_control_reg_rddata[21].ACLR
reset_n => M_control_reg_rddata[22].ACLR
reset_n => M_control_reg_rddata[23].ACLR
reset_n => M_control_reg_rddata[24].ACLR
reset_n => M_control_reg_rddata[25].ACLR
reset_n => M_control_reg_rddata[26].ACLR
reset_n => M_control_reg_rddata[27].ACLR
reset_n => M_control_reg_rddata[28].ACLR
reset_n => M_control_reg_rddata[29].ACLR
reset_n => M_control_reg_rddata[30].ACLR
reset_n => M_control_reg_rddata[31].ACLR
reset_n => hbreak_enabled.PRESET
reset_n => latched_oci_tb_hbreak_req.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => E_pcb[0].ACLR
reset_n => E_pcb[1].ACLR
reset_n => E_pcb[2].ACLR
reset_n => E_pcb[3].ACLR
reset_n => E_pcb[4].ACLR
reset_n => E_pcb[5].ACLR
reset_n => E_pcb[6].ACLR
reset_n => E_pcb[7].ACLR
reset_n => E_pcb[8].ACLR
reset_n => E_pcb[9].ACLR
reset_n => E_pcb[10].ACLR
reset_n => E_pcb[11].ACLR
reset_n => E_pcb[12].ACLR
reset_n => E_pcb[13].ACLR
reset_n => E_pcb[14].ACLR
reset_n => E_pcb[15].ACLR
reset_n => E_pcb[16].ACLR
reset_n => E_pcb[17].ACLR
reset_n => M_pcb[0].ACLR
reset_n => M_pcb[1].ACLR
reset_n => M_pcb[2].ACLR
reset_n => M_pcb[3].ACLR
reset_n => M_pcb[4].ACLR
reset_n => M_pcb[5].ACLR
reset_n => M_pcb[6].ACLR
reset_n => M_pcb[7].ACLR
reset_n => M_pcb[8].ACLR
reset_n => M_pcb[9].ACLR
reset_n => M_pcb[10].ACLR
reset_n => M_pcb[11].ACLR
reset_n => M_pcb[12].ACLR
reset_n => M_pcb[13].ACLR
reset_n => M_pcb[14].ACLR
reset_n => M_pcb[15].ACLR
reset_n => M_pcb[16].ACLR
reset_n => M_pcb[17].ACLR
reset_n => A_pcb[0].ACLR
reset_n => A_pcb[1].ACLR
reset_n => A_pcb[2].ACLR
reset_n => A_pcb[3].ACLR
reset_n => A_pcb[4].ACLR
reset_n => A_pcb[5].ACLR
reset_n => A_pcb[6].ACLR
reset_n => A_pcb[7].ACLR
reset_n => A_pcb[8].ACLR
reset_n => A_pcb[9].ACLR
reset_n => A_pcb[10].ACLR
reset_n => A_pcb[11].ACLR
reset_n => A_pcb[12].ACLR
reset_n => A_pcb[13].ACLR
reset_n => A_pcb[14].ACLR
reset_n => A_pcb[15].ACLR
reset_n => A_pcb[16].ACLR
reset_n => A_pcb[17].ACLR
reset_n => W_pcb[0].ACLR
reset_n => W_pcb[1].ACLR
reset_n => W_pcb[2].ACLR
reset_n => W_pcb[3].ACLR
reset_n => W_pcb[4].ACLR
reset_n => W_pcb[5].ACLR
reset_n => W_pcb[6].ACLR
reset_n => W_pcb[7].ACLR
reset_n => W_pcb[8].ACLR
reset_n => W_pcb[9].ACLR
reset_n => W_pcb[10].ACLR
reset_n => W_pcb[11].ACLR
reset_n => W_pcb[12].ACLR
reset_n => W_pcb[13].ACLR
reset_n => W_pcb[14].ACLR
reset_n => W_pcb[15].ACLR
reset_n => W_pcb[16].ACLR
reset_n => W_pcb[17].ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => D_pc[0].ACLR
reset_n => D_pc[1].ACLR
reset_n => D_pc[2].ACLR
reset_n => D_pc[3].ACLR
reset_n => D_pc[4].ACLR
reset_n => D_pc[5].ACLR
reset_n => D_pc[6].ACLR
reset_n => D_pc[7].ACLR
reset_n => D_pc[8].ACLR
reset_n => D_pc[9].ACLR
reset_n => D_pc[10].ACLR
reset_n => D_pc[11].ACLR
reset_n => D_pc[12].ACLR
reset_n => D_pc[13].ACLR
reset_n => D_pc[14].ACLR
reset_n => D_pc[15].ACLR
reset_n => D_pc_plus_one[0].ACLR
reset_n => D_pc_plus_one[1].ACLR
reset_n => D_pc_plus_one[2].ACLR
reset_n => D_pc_plus_one[3].ACLR
reset_n => D_pc_plus_one[4].ACLR
reset_n => D_pc_plus_one[5].ACLR
reset_n => D_pc_plus_one[6].ACLR
reset_n => D_pc_plus_one[7].ACLR
reset_n => D_pc_plus_one[8].ACLR
reset_n => D_pc_plus_one[9].ACLR
reset_n => D_pc_plus_one[10].ACLR
reset_n => D_pc_plus_one[11].ACLR
reset_n => D_pc_plus_one[12].ACLR
reset_n => D_pc_plus_one[13].ACLR
reset_n => D_pc_plus_one[14].ACLR
reset_n => D_pc_plus_one[15].ACLR
reset_n => E_valid_from_D.ACLR
reset_n => E_iw[0].ACLR
reset_n => E_iw[1].ACLR
reset_n => E_iw[2].ACLR
reset_n => E_iw[3].ACLR
reset_n => E_iw[4].ACLR
reset_n => E_iw[5].ACLR
reset_n => E_iw[6].ACLR
reset_n => E_iw[7].ACLR
reset_n => E_iw[8].ACLR
reset_n => E_iw[9].ACLR
reset_n => E_iw[10].ACLR
reset_n => E_iw[11].ACLR
reset_n => E_iw[12].ACLR
reset_n => E_iw[13].ACLR
reset_n => E_iw[14].ACLR
reset_n => E_iw[15].ACLR
reset_n => E_iw[16].ACLR
reset_n => E_iw[17].ACLR
reset_n => E_iw[18].ACLR
reset_n => E_iw[19].ACLR
reset_n => E_iw[20].ACLR
reset_n => E_iw[21].ACLR
reset_n => E_iw[22].ACLR
reset_n => E_iw[23].ACLR
reset_n => E_iw[24].ACLR
reset_n => E_iw[25].ACLR
reset_n => E_iw[26].ACLR
reset_n => E_iw[27].ACLR
reset_n => E_iw[28].ACLR
reset_n => E_iw[29].ACLR
reset_n => E_iw[30].ACLR
reset_n => E_iw[31].ACLR
reset_n => E_dst_regnum[0].ACLR
reset_n => E_dst_regnum[1].ACLR
reset_n => E_dst_regnum[2].ACLR
reset_n => E_dst_regnum[3].ACLR
reset_n => E_dst_regnum[4].ACLR
reset_n => E_wr_dst_reg_from_D.ACLR
reset_n => E_extra_pc[0].ACLR
reset_n => E_extra_pc[1].ACLR
reset_n => E_extra_pc[2].ACLR
reset_n => E_extra_pc[3].ACLR
reset_n => E_extra_pc[4].ACLR
reset_n => E_extra_pc[5].ACLR
reset_n => E_extra_pc[6].ACLR
reset_n => E_extra_pc[7].ACLR
reset_n => E_extra_pc[8].ACLR
reset_n => E_extra_pc[9].ACLR
reset_n => E_extra_pc[10].ACLR
reset_n => E_extra_pc[11].ACLR
reset_n => E_extra_pc[12].ACLR
reset_n => E_extra_pc[13].ACLR
reset_n => E_extra_pc[14].ACLR
reset_n => E_extra_pc[15].ACLR
reset_n => E_pc[0].ACLR
reset_n => E_pc[1].ACLR
reset_n => E_pc[2].ACLR
reset_n => E_pc[3].ACLR
reset_n => E_pc[4].ACLR
reset_n => E_pc[5].ACLR
reset_n => E_pc[6].ACLR
reset_n => E_pc[7].ACLR
reset_n => E_pc[8].ACLR
reset_n => E_pc[9].ACLR
reset_n => E_pc[10].ACLR
reset_n => E_pc[11].ACLR
reset_n => E_pc[12].ACLR
reset_n => E_pc[13].ACLR
reset_n => E_pc[14].ACLR
reset_n => E_pc[15].ACLR
reset_n => E_valid_jmp_indirect.ACLR
reset_n => M_valid_from_E.ACLR
reset_n => M_iw[0].ACLR
reset_n => M_iw[1].ACLR
reset_n => M_iw[2].ACLR
reset_n => M_iw[3].ACLR
reset_n => M_iw[4].ACLR
reset_n => M_iw[5].ACLR
reset_n => M_iw[6].ACLR
reset_n => M_iw[7].ACLR
reset_n => M_iw[8].ACLR
reset_n => M_iw[9].ACLR
reset_n => M_iw[10].ACLR
reset_n => M_iw[11].ACLR
reset_n => M_iw[12].ACLR
reset_n => M_iw[13].ACLR
reset_n => M_iw[14].ACLR
reset_n => M_iw[15].ACLR
reset_n => M_iw[16].ACLR
reset_n => M_iw[17].ACLR
reset_n => M_iw[18].ACLR
reset_n => M_iw[19].ACLR
reset_n => M_iw[20].ACLR
reset_n => M_iw[21].ACLR
reset_n => M_iw[22].ACLR
reset_n => M_iw[23].ACLR
reset_n => M_iw[24].ACLR
reset_n => M_iw[25].ACLR
reset_n => M_iw[26].ACLR
reset_n => M_iw[27].ACLR
reset_n => M_iw[28].ACLR
reset_n => M_iw[29].ACLR
reset_n => M_iw[30].ACLR
reset_n => M_iw[31].ACLR
reset_n => M_mem_byte_en[0].ACLR
reset_n => M_mem_byte_en[1].ACLR
reset_n => M_mem_byte_en[2].ACLR
reset_n => M_mem_byte_en[3].ACLR
reset_n => M_alu_result[0].ACLR
reset_n => M_alu_result[1].ACLR
reset_n => M_alu_result[2].ACLR
reset_n => M_alu_result[3].ACLR
reset_n => M_alu_result[4].ACLR
reset_n => M_alu_result[5].ACLR
reset_n => M_alu_result[6].ACLR
reset_n => M_alu_result[7].ACLR
reset_n => M_alu_result[8].ACLR
reset_n => M_alu_result[9].ACLR
reset_n => M_alu_result[10].ACLR
reset_n => M_alu_result[11].ACLR
reset_n => M_alu_result[12].ACLR
reset_n => M_alu_result[13].ACLR
reset_n => M_alu_result[14].ACLR
reset_n => M_alu_result[15].ACLR
reset_n => M_alu_result[16].ACLR
reset_n => M_alu_result[17].ACLR
reset_n => M_alu_result[18].ACLR
reset_n => M_alu_result[19].ACLR
reset_n => M_alu_result[20].ACLR
reset_n => M_alu_result[21].ACLR
reset_n => M_alu_result[22].ACLR
reset_n => M_alu_result[23].ACLR
reset_n => M_alu_result[24].ACLR
reset_n => M_alu_result[25].ACLR
reset_n => M_alu_result[26].ACLR
reset_n => M_alu_result[27].ACLR
reset_n => M_alu_result[28].ACLR
reset_n => M_alu_result[29].ACLR
reset_n => M_alu_result[30].ACLR
reset_n => M_alu_result[31].ACLR
reset_n => M_st_data[0].ACLR
reset_n => M_st_data[1].ACLR
reset_n => M_st_data[2].ACLR
reset_n => M_st_data[3].ACLR
reset_n => M_st_data[4].ACLR
reset_n => M_st_data[5].ACLR
reset_n => M_st_data[6].ACLR
reset_n => M_st_data[7].ACLR
reset_n => M_st_data[8].ACLR
reset_n => M_st_data[9].ACLR
reset_n => M_st_data[10].ACLR
reset_n => M_st_data[11].ACLR
reset_n => M_st_data[12].ACLR
reset_n => M_st_data[13].ACLR
reset_n => M_st_data[14].ACLR
reset_n => M_st_data[15].ACLR
reset_n => M_st_data[16].ACLR
reset_n => M_st_data[17].ACLR
reset_n => M_st_data[18].ACLR
reset_n => M_st_data[19].ACLR
reset_n => M_st_data[20].ACLR
reset_n => M_st_data[21].ACLR
reset_n => M_st_data[22].ACLR
reset_n => M_st_data[23].ACLR
reset_n => M_st_data[24].ACLR
reset_n => M_st_data[25].ACLR
reset_n => M_st_data[26].ACLR
reset_n => M_st_data[27].ACLR
reset_n => M_st_data[28].ACLR
reset_n => M_st_data[29].ACLR
reset_n => M_st_data[30].ACLR
reset_n => M_st_data[31].ACLR
reset_n => M_dst_regnum[0].ACLR
reset_n => M_dst_regnum[1].ACLR
reset_n => M_dst_regnum[2].ACLR
reset_n => M_dst_regnum[3].ACLR
reset_n => M_dst_regnum[4].ACLR
reset_n => M_cmp_result.ACLR
reset_n => M_wr_dst_reg_from_E.ACLR
reset_n => M_target_pcb[0].ACLR
reset_n => M_target_pcb[1].ACLR
reset_n => M_target_pcb[2].ACLR
reset_n => M_target_pcb[3].ACLR
reset_n => M_target_pcb[4].ACLR
reset_n => M_target_pcb[5].ACLR
reset_n => M_target_pcb[6].ACLR
reset_n => M_target_pcb[7].ACLR
reset_n => M_target_pcb[8].ACLR
reset_n => M_target_pcb[9].ACLR
reset_n => M_target_pcb[10].ACLR
reset_n => M_target_pcb[11].ACLR
reset_n => M_target_pcb[12].ACLR
reset_n => M_target_pcb[13].ACLR
reset_n => M_target_pcb[14].ACLR
reset_n => M_target_pcb[15].ACLR
reset_n => M_target_pcb[16].ACLR
reset_n => M_target_pcb[17].ACLR
reset_n => M_pipe_flush.PRESET
reset_n => M_pipe_flush_waddr[0].ACLR
reset_n => M_pipe_flush_waddr[1].ACLR
reset_n => M_pipe_flush_waddr[2].ACLR
reset_n => M_pipe_flush_waddr[3].ACLR
reset_n => M_pipe_flush_waddr[4].ACLR
reset_n => M_pipe_flush_waddr[5].ACLR
reset_n => M_pipe_flush_waddr[6].ACLR
reset_n => M_pipe_flush_waddr[7].ACLR
reset_n => M_pipe_flush_waddr[8].ACLR
reset_n => M_pipe_flush_waddr[9].ACLR
reset_n => M_pipe_flush_waddr[10].ACLR
reset_n => M_pipe_flush_waddr[11].ACLR
reset_n => M_pipe_flush_waddr[12].ACLR
reset_n => M_pipe_flush_waddr[13].ACLR
reset_n => M_pipe_flush_waddr[14].PRESET
reset_n => M_pipe_flush_waddr[15].ACLR
reset_n => M_sel_data_master.ACLR
reset_n => A_valid.ACLR
reset_n => A_iw[0].ACLR
reset_n => A_iw[1].ACLR
reset_n => A_iw[2].ACLR
reset_n => A_iw[3].ACLR
reset_n => A_iw[4].ACLR
reset_n => A_iw[5].ACLR
reset_n => A_iw[6].ACLR
reset_n => A_iw[7].ACLR
reset_n => A_iw[8].ACLR
reset_n => A_iw[9].ACLR
reset_n => A_iw[10].ACLR
reset_n => A_iw[11].ACLR
reset_n => A_iw[12].ACLR
reset_n => A_iw[13].ACLR
reset_n => A_iw[14].ACLR
reset_n => A_iw[15].ACLR
reset_n => A_iw[16].ACLR
reset_n => A_iw[17].ACLR
reset_n => A_iw[18].ACLR
reset_n => A_iw[19].ACLR
reset_n => A_iw[20].ACLR
reset_n => A_iw[21].ACLR
reset_n => A_iw[22].ACLR
reset_n => A_iw[23].ACLR
reset_n => A_iw[24].ACLR
reset_n => A_iw[25].ACLR
reset_n => A_iw[26].ACLR
reset_n => A_iw[27].ACLR
reset_n => A_iw[28].ACLR
reset_n => A_iw[29].ACLR
reset_n => A_iw[30].ACLR
reset_n => A_iw[31].ACLR
reset_n => A_inst_result[0].ACLR
reset_n => A_inst_result[1].ACLR
reset_n => A_inst_result[2].ACLR
reset_n => A_inst_result[3].ACLR
reset_n => A_inst_result[4].ACLR
reset_n => A_inst_result[5].ACLR
reset_n => A_inst_result[6].ACLR
reset_n => A_inst_result[7].ACLR
reset_n => A_inst_result[8].ACLR
reset_n => A_inst_result[9].ACLR
reset_n => A_inst_result[10].ACLR
reset_n => A_inst_result[11].ACLR
reset_n => A_inst_result[12].ACLR
reset_n => A_inst_result[13].ACLR
reset_n => A_inst_result[14].ACLR
reset_n => A_inst_result[15].ACLR
reset_n => A_inst_result[16].ACLR
reset_n => A_inst_result[17].ACLR
reset_n => A_inst_result[18].ACLR
reset_n => A_inst_result[19].ACLR
reset_n => A_inst_result[20].ACLR
reset_n => A_inst_result[21].ACLR
reset_n => A_inst_result[22].ACLR
reset_n => A_inst_result[23].ACLR
reset_n => A_inst_result[24].ACLR
reset_n => A_inst_result[25].ACLR
reset_n => A_inst_result[26].ACLR
reset_n => A_inst_result[27].ACLR
reset_n => A_inst_result[28].ACLR
reset_n => A_inst_result[29].ACLR
reset_n => A_inst_result[30].ACLR
reset_n => A_inst_result[31].ACLR
reset_n => A_mem_byte_en[0].ACLR
reset_n => A_mem_byte_en[1].ACLR
reset_n => A_mem_byte_en[2].ACLR
reset_n => A_mem_byte_en[3].ACLR
reset_n => A_st_data[0].ACLR
reset_n => A_st_data[1].ACLR
reset_n => A_st_data[2].ACLR
reset_n => A_st_data[3].ACLR
reset_n => A_st_data[4].ACLR
reset_n => A_st_data[5].ACLR
reset_n => A_st_data[6].ACLR
reset_n => A_st_data[7].ACLR
reset_n => A_st_data[8].ACLR
reset_n => A_st_data[9].ACLR
reset_n => A_st_data[10].ACLR
reset_n => A_st_data[11].ACLR
reset_n => A_st_data[12].ACLR
reset_n => A_st_data[13].ACLR
reset_n => A_st_data[14].ACLR
reset_n => A_st_data[15].ACLR
reset_n => A_st_data[16].ACLR
reset_n => A_st_data[17].ACLR
reset_n => A_st_data[18].ACLR
reset_n => A_st_data[19].ACLR
reset_n => A_st_data[20].ACLR
reset_n => A_st_data[21].ACLR
reset_n => A_st_data[22].ACLR
reset_n => A_st_data[23].ACLR
reset_n => A_st_data[24].ACLR
reset_n => A_st_data[25].ACLR
reset_n => A_st_data[26].ACLR
reset_n => A_st_data[27].ACLR
reset_n => A_st_data[28].ACLR
reset_n => A_st_data[29].ACLR
reset_n => A_st_data[30].ACLR
reset_n => A_st_data[31].ACLR
reset_n => A_dst_regnum_from_M[0].ACLR
reset_n => A_dst_regnum_from_M[1].ACLR
reset_n => A_dst_regnum_from_M[2].ACLR
reset_n => A_dst_regnum_from_M[3].ACLR
reset_n => A_dst_regnum_from_M[4].ACLR
reset_n => A_ld_align_sh16.ACLR
reset_n => A_ld_align_sh8.ACLR
reset_n => A_ld_align_byte1_fill.ACLR
reset_n => A_ld_align_byte2_byte3_fill.ACLR
reset_n => A_cmp_result.ACLR
reset_n => A_mem_baddr[0].ACLR
reset_n => A_mem_baddr[1].ACLR
reset_n => A_mem_baddr[2].ACLR
reset_n => A_mem_baddr[3].ACLR
reset_n => A_mem_baddr[4].ACLR
reset_n => A_mem_baddr[5].ACLR
reset_n => A_mem_baddr[6].ACLR
reset_n => A_mem_baddr[7].ACLR
reset_n => A_mem_baddr[8].ACLR
reset_n => A_mem_baddr[9].ACLR
reset_n => A_mem_baddr[10].ACLR
reset_n => A_mem_baddr[11].ACLR
reset_n => A_mem_baddr[12].ACLR
reset_n => A_mem_baddr[13].ACLR
reset_n => A_mem_baddr[14].ACLR
reset_n => A_mem_baddr[15].ACLR
reset_n => A_mem_baddr[16].ACLR
reset_n => A_mem_baddr[17].ACLR
reset_n => A_wr_dst_reg_from_M.PRESET
reset_n => A_slow_inst_sel.ACLR
reset_n => A_slow_inst_result[0].ACLR
reset_n => A_slow_inst_result[1].ACLR
reset_n => A_slow_inst_result[2].ACLR
reset_n => A_slow_inst_result[3].ACLR
reset_n => A_slow_inst_result[4].ACLR
reset_n => A_slow_inst_result[5].ACLR
reset_n => A_slow_inst_result[6].ACLR
reset_n => A_slow_inst_result[7].ACLR
reset_n => A_slow_inst_result[8].ACLR
reset_n => A_slow_inst_result[9].ACLR
reset_n => A_slow_inst_result[10].ACLR
reset_n => A_slow_inst_result[11].ACLR
reset_n => A_slow_inst_result[12].ACLR
reset_n => A_slow_inst_result[13].ACLR
reset_n => A_slow_inst_result[14].ACLR
reset_n => A_slow_inst_result[15].ACLR
reset_n => A_slow_inst_result[16].ACLR
reset_n => A_slow_inst_result[17].ACLR
reset_n => A_slow_inst_result[18].ACLR
reset_n => A_slow_inst_result[19].ACLR
reset_n => A_slow_inst_result[20].ACLR
reset_n => A_slow_inst_result[21].ACLR
reset_n => A_slow_inst_result[22].ACLR
reset_n => A_slow_inst_result[23].ACLR
reset_n => A_slow_inst_result[24].ACLR
reset_n => A_slow_inst_result[25].ACLR
reset_n => A_slow_inst_result[26].ACLR
reset_n => A_slow_inst_result[27].ACLR
reset_n => A_slow_inst_result[28].ACLR
reset_n => A_slow_inst_result[29].ACLR
reset_n => A_slow_inst_result[30].ACLR
reset_n => A_slow_inst_result[31].ACLR
reset_n => W_wr_data[0].ACLR
reset_n => W_wr_data[1].ACLR
reset_n => W_wr_data[2].ACLR
reset_n => W_wr_data[3].ACLR
reset_n => W_wr_data[4].ACLR
reset_n => W_wr_data[5].ACLR
reset_n => W_wr_data[6].ACLR
reset_n => W_wr_data[7].ACLR
reset_n => W_wr_data[8].ACLR
reset_n => W_wr_data[9].ACLR
reset_n => W_wr_data[10].ACLR
reset_n => W_wr_data[11].ACLR
reset_n => W_wr_data[12].ACLR
reset_n => W_wr_data[13].ACLR
reset_n => W_wr_data[14].ACLR
reset_n => W_wr_data[15].ACLR
reset_n => W_wr_data[16].ACLR
reset_n => W_wr_data[17].ACLR
reset_n => W_wr_data[18].ACLR
reset_n => W_wr_data[19].ACLR
reset_n => W_wr_data[20].ACLR
reset_n => W_wr_data[21].ACLR
reset_n => W_wr_data[22].ACLR
reset_n => W_wr_data[23].ACLR
reset_n => W_wr_data[24].ACLR
reset_n => W_wr_data[25].ACLR
reset_n => W_wr_data[26].ACLR
reset_n => W_wr_data[27].ACLR
reset_n => W_wr_data[28].ACLR
reset_n => W_wr_data[29].ACLR
reset_n => W_wr_data[30].ACLR
reset_n => W_wr_data[31].ACLR
reset_n => W_iw[0].ACLR
reset_n => W_iw[1].ACLR
reset_n => W_iw[2].ACLR
reset_n => W_iw[3].ACLR
reset_n => W_iw[4].ACLR
reset_n => W_iw[5].ACLR
reset_n => W_iw[6].ACLR
reset_n => W_iw[7].ACLR
reset_n => W_iw[8].ACLR
reset_n => W_iw[9].ACLR
reset_n => W_iw[10].ACLR
reset_n => W_iw[11].ACLR
reset_n => W_iw[12].ACLR
reset_n => W_iw[13].ACLR
reset_n => W_iw[14].ACLR
reset_n => W_iw[15].ACLR
reset_n => W_iw[16].ACLR
reset_n => W_iw[17].ACLR
reset_n => W_iw[18].ACLR
reset_n => W_iw[19].ACLR
reset_n => W_iw[20].ACLR
reset_n => W_iw[21].ACLR
reset_n => W_iw[22].ACLR
reset_n => W_iw[23].ACLR
reset_n => W_iw[24].ACLR
reset_n => W_iw[25].ACLR
reset_n => W_iw[26].ACLR
reset_n => W_iw[27].ACLR
reset_n => W_iw[28].ACLR
reset_n => W_iw[29].ACLR
reset_n => W_iw[30].ACLR
reset_n => W_iw[31].ACLR
reset_n => W_valid.ACLR
reset_n => W_wr_dst_reg.ACLR
reset_n => W_dst_regnum[0].ACLR
reset_n => W_dst_regnum[1].ACLR
reset_n => W_dst_regnum[2].ACLR
reset_n => W_dst_regnum[3].ACLR
reset_n => W_dst_regnum[4].ACLR
reset_n => E_regnum_a_cmp_D.ACLR
reset_n => M_regnum_a_cmp_D.ACLR
reset_n => A_regnum_a_cmp_D.ACLR
reset_n => W_regnum_a_cmp_D.ACLR
reset_n => E_regnum_b_cmp_D.ACLR
reset_n => M_regnum_b_cmp_D.ACLR
reset_n => A_regnum_b_cmp_D.ACLR
reset_n => W_regnum_b_cmp_D.ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => E_src2_reg[0].ACLR
reset_n => E_src2_reg[1].ACLR
reset_n => E_src2_reg[2].ACLR
reset_n => E_src2_reg[3].ACLR
reset_n => E_src2_reg[4].ACLR
reset_n => E_src2_reg[5].ACLR
reset_n => E_src2_reg[6].ACLR
reset_n => E_src2_reg[7].ACLR
reset_n => E_src2_reg[8].ACLR
reset_n => E_src2_reg[9].ACLR
reset_n => E_src2_reg[10].ACLR
reset_n => E_src2_reg[11].ACLR
reset_n => E_src2_reg[12].ACLR
reset_n => E_src2_reg[13].ACLR
reset_n => E_src2_reg[14].ACLR
reset_n => E_src2_reg[15].ACLR
reset_n => E_src2_reg[16].ACLR
reset_n => E_src2_reg[17].ACLR
reset_n => E_src2_reg[18].ACLR
reset_n => E_src2_reg[19].ACLR
reset_n => E_src2_reg[20].ACLR
reset_n => E_src2_reg[21].ACLR
reset_n => E_src2_reg[22].ACLR
reset_n => E_src2_reg[23].ACLR
reset_n => E_src2_reg[24].ACLR
reset_n => E_src2_reg[25].ACLR
reset_n => E_src2_reg[26].ACLR
reset_n => E_src2_reg[27].ACLR
reset_n => E_src2_reg[28].ACLR
reset_n => E_src2_reg[29].ACLR
reset_n => E_src2_reg[30].ACLR
reset_n => E_src2_reg[31].ACLR
reset_n => M_src1[0].ACLR
reset_n => M_src1[1].ACLR
reset_n => M_src1[2].ACLR
reset_n => M_src1[3].ACLR
reset_n => M_src1[4].ACLR
reset_n => M_src1[5].ACLR
reset_n => M_src1[6].ACLR
reset_n => M_src1[7].ACLR
reset_n => M_src1[8].ACLR
reset_n => M_src1[9].ACLR
reset_n => M_src1[10].ACLR
reset_n => M_src1[11].ACLR
reset_n => M_src1[12].ACLR
reset_n => M_src1[13].ACLR
reset_n => M_src1[14].ACLR
reset_n => M_src1[15].ACLR
reset_n => M_src1[16].ACLR
reset_n => M_src1[17].ACLR
reset_n => M_src1[18].ACLR
reset_n => M_src1[19].ACLR
reset_n => M_src1[20].ACLR
reset_n => M_src1[21].ACLR
reset_n => M_src1[22].ACLR
reset_n => M_src1[23].ACLR
reset_n => M_src1[24].ACLR
reset_n => M_src1[25].ACLR
reset_n => M_src1[26].ACLR
reset_n => M_src1[27].ACLR
reset_n => M_src1[28].ACLR
reset_n => M_src1[29].ACLR
reset_n => M_src1[30].ACLR
reset_n => M_src1[31].ACLR
reset_n => M_src2[0].ACLR
reset_n => M_src2[1].ACLR
reset_n => M_src2[2].ACLR
reset_n => M_src2[3].ACLR
reset_n => M_src2[4].ACLR
reset_n => M_src2[5].ACLR
reset_n => M_src2[6].ACLR
reset_n => M_src2[7].ACLR
reset_n => M_src2[8].ACLR
reset_n => M_src2[9].ACLR
reset_n => M_src2[10].ACLR
reset_n => M_src2[11].ACLR
reset_n => M_src2[12].ACLR
reset_n => M_src2[13].ACLR
reset_n => M_src2[14].ACLR
reset_n => M_src2[15].ACLR
reset_n => M_src2[16].ACLR
reset_n => M_src2[17].ACLR
reset_n => M_src2[18].ACLR
reset_n => M_src2[19].ACLR
reset_n => M_src2[20].ACLR
reset_n => M_src2[21].ACLR
reset_n => M_src2[22].ACLR
reset_n => M_src2[23].ACLR
reset_n => M_src2[24].ACLR
reset_n => M_src2[25].ACLR
reset_n => M_src2[26].ACLR
reset_n => M_src2[27].ACLR
reset_n => M_src2[28].ACLR
reset_n => M_src2[29].ACLR
reset_n => M_src2[30].ACLR
reset_n => M_src2[31].ACLR
reset_n => E_logic_op[0].ACLR
reset_n => E_logic_op[1].ACLR
reset_n => E_compare_op[0].ACLR
reset_n => E_compare_op[1].ACLR
reset_n => A_valid_wrctl_ienable.ACLR
reset_n => A_mul_src1[0].ACLR
reset_n => A_mul_src1[1].ACLR
reset_n => A_mul_src1[2].ACLR
reset_n => A_mul_src1[3].ACLR
reset_n => A_mul_src1[4].ACLR
reset_n => A_mul_src1[5].ACLR
reset_n => A_mul_src1[6].ACLR
reset_n => A_mul_src1[7].ACLR
reset_n => A_mul_src1[8].ACLR
reset_n => A_mul_src1[9].ACLR
reset_n => A_mul_src1[10].ACLR
reset_n => A_mul_src1[11].ACLR
reset_n => A_mul_src1[12].ACLR
reset_n => A_mul_src1[13].ACLR
reset_n => A_mul_src1[14].ACLR
reset_n => A_mul_src1[15].ACLR
reset_n => A_mul_src1[16].ACLR
reset_n => A_mul_src1[17].ACLR
reset_n => A_mul_src1[18].ACLR
reset_n => A_mul_src1[19].ACLR
reset_n => A_mul_src1[20].ACLR
reset_n => A_mul_src1[21].ACLR
reset_n => A_mul_src1[22].ACLR
reset_n => A_mul_src1[23].ACLR
reset_n => A_mul_src1[24].ACLR
reset_n => A_mul_src1[25].ACLR
reset_n => A_mul_src1[26].ACLR
reset_n => A_mul_src1[27].ACLR
reset_n => A_mul_src1[28].ACLR
reset_n => A_mul_src1[29].ACLR
reset_n => A_mul_src1[30].ACLR
reset_n => A_mul_src1[31].ACLR
reset_n => A_mul_src2[0].ACLR
reset_n => A_mul_src2[1].ACLR
reset_n => A_mul_src2[2].ACLR
reset_n => A_mul_src2[3].ACLR
reset_n => A_mul_src2[4].ACLR
reset_n => A_mul_src2[5].ACLR
reset_n => A_mul_src2[6].ACLR
reset_n => A_mul_src2[7].ACLR
reset_n => A_mul_src2[8].ACLR
reset_n => A_mul_src2[9].ACLR
reset_n => A_mul_src2[10].ACLR
reset_n => A_mul_src2[11].ACLR
reset_n => A_mul_src2[12].ACLR
reset_n => A_mul_src2[13].ACLR
reset_n => A_mul_src2[14].ACLR
reset_n => A_mul_src2[15].ACLR
reset_n => A_mul_src2[16].ACLR
reset_n => A_mul_src2[17].ACLR
reset_n => A_mul_src2[18].ACLR
reset_n => A_mul_src2[19].ACLR
reset_n => A_mul_src2[20].ACLR
reset_n => A_mul_src2[21].ACLR
reset_n => A_mul_src2[22].ACLR
reset_n => A_mul_src2[23].ACLR
reset_n => A_mul_src2[24].ACLR
reset_n => A_mul_src2[25].ACLR
reset_n => A_mul_src2[26].ACLR
reset_n => A_mul_src2[27].ACLR
reset_n => A_mul_src2[28].ACLR
reset_n => A_mul_src2[29].ACLR
reset_n => A_mul_src2[30].ACLR
reset_n => A_mul_src2[31].ACLR
reset_n => A_mul_partial_prod[0].ACLR
reset_n => A_mul_partial_prod[1].ACLR
reset_n => A_mul_partial_prod[2].ACLR
reset_n => A_mul_partial_prod[3].ACLR
reset_n => A_mul_partial_prod[4].ACLR
reset_n => A_mul_partial_prod[5].ACLR
reset_n => A_mul_partial_prod[6].ACLR
reset_n => A_mul_partial_prod[7].ACLR
reset_n => A_mul_partial_prod[8].ACLR
reset_n => A_mul_partial_prod[9].ACLR
reset_n => A_mul_partial_prod[10].ACLR
reset_n => A_mul_partial_prod[11].ACLR
reset_n => A_mul_partial_prod[12].ACLR
reset_n => A_mul_partial_prod[13].ACLR
reset_n => A_mul_partial_prod[14].ACLR
reset_n => A_mul_partial_prod[15].ACLR
reset_n => A_mul_partial_prod[16].ACLR
reset_n => A_mul_partial_prod[17].ACLR
reset_n => A_mul_partial_prod[18].ACLR
reset_n => A_mul_partial_prod[19].ACLR
reset_n => A_mul_partial_prod[20].ACLR
reset_n => A_mul_partial_prod[21].ACLR
reset_n => A_mul_partial_prod[22].ACLR
reset_n => A_mul_partial_prod[23].ACLR
reset_n => A_mul_partial_prod[24].ACLR
reset_n => A_mul_partial_prod[25].ACLR
reset_n => A_mul_partial_prod[26].ACLR
reset_n => A_mul_partial_prod[27].ACLR
reset_n => A_mul_partial_prod[28].ACLR
reset_n => A_mul_partial_prod[29].ACLR
reset_n => A_mul_partial_prod[30].ACLR
reset_n => A_mul_partial_prod[31].ACLR
reset_n => A_mul_result[0].ACLR
reset_n => A_mul_result[1].ACLR
reset_n => A_mul_result[2].ACLR
reset_n => A_mul_result[3].ACLR
reset_n => A_mul_result[4].ACLR
reset_n => A_mul_result[5].ACLR
reset_n => A_mul_result[6].ACLR
reset_n => A_mul_result[7].ACLR
reset_n => A_mul_result[8].ACLR
reset_n => A_mul_result[9].ACLR
reset_n => A_mul_result[10].ACLR
reset_n => A_mul_result[11].ACLR
reset_n => A_mul_result[12].ACLR
reset_n => A_mul_result[13].ACLR
reset_n => A_mul_result[14].ACLR
reset_n => A_mul_result[15].ACLR
reset_n => A_mul_result[16].ACLR
reset_n => A_mul_result[17].ACLR
reset_n => A_mul_result[18].ACLR
reset_n => A_mul_result[19].ACLR
reset_n => A_mul_result[20].ACLR
reset_n => A_mul_result[21].ACLR
reset_n => A_mul_result[22].ACLR
reset_n => A_mul_result[23].ACLR
reset_n => A_mul_result[24].ACLR
reset_n => A_mul_result[25].ACLR
reset_n => A_mul_result[26].ACLR
reset_n => A_mul_result[27].ACLR
reset_n => A_mul_result[28].ACLR
reset_n => A_mul_result[29].ACLR
reset_n => A_mul_result[30].ACLR
reset_n => A_mul_result[31].ACLR
reset_n => A_mul_cnt[0].ACLR
reset_n => A_mul_cnt[1].ACLR
reset_n => A_mul_cnt[2].ACLR
reset_n => A_mul_stall.ACLR
reset_n => A_mul_stall_d1.ACLR
reset_n => A_mul_stall_d2.ACLR
reset_n => A_mul_stall_d3.ACLR
reset_n => M_ctrl_ld_bypass.ACLR
reset_n => A_ctrl_ld_bypass.ACLR
reset_n => M_ctrl_st_bypass.ACLR
reset_n => A_ctrl_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass.ACLR
reset_n => A_ctrl_ld_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass_or_dcache_management.ACLR
reset_n => M_ctrl_ld_non_bypass.ACLR
reset_n => A_ctrl_ld_non_bypass.ACLR
reset_n => M_ctrl_st_non_bypass.ACLR
reset_n => M_ctrl_ld_st_non_bypass.ACLR
reset_n => M_ctrl_invalidate_i.ACLR
reset_n => E_ctrl_jmp_indirect.ACLR
reset_n => D_ctrl_jmp_direct.ACLR
reset_n => E_ctrl_mul_lsw.ACLR
reset_n => M_ctrl_mul_lsw.ACLR
reset_n => A_ctrl_mul_lsw.ACLR
reset_n => D_ctrl_implicit_dst_retaddr.ACLR
reset_n => D_ctrl_implicit_dst_eretaddr.ACLR
reset_n => E_ctrl_exception.ACLR
reset_n => M_ctrl_exception.ACLR
reset_n => A_ctrl_exception.ACLR
reset_n => E_ctrl_break.ACLR
reset_n => M_ctrl_break.ACLR
reset_n => E_ctrl_crst.ACLR
reset_n => M_ctrl_crst.ACLR
reset_n => E_ctrl_retaddr.ACLR
reset_n => E_ctrl_shift_rot_left.ACLR
reset_n => E_ctrl_shift_right_arith.ACLR
reset_n => E_ctrl_shift_rot_right.ACLR
reset_n => E_ctrl_shift_rot.ACLR
reset_n => M_ctrl_shift_rot.ACLR
reset_n => A_ctrl_shift_rot.ACLR
reset_n => E_ctrl_rot.ACLR
reset_n => E_ctrl_logic.ACLR
reset_n => D_ctrl_hi_imm16.ACLR
reset_n => D_ctrl_unsigned_lo_imm16.ACLR
reset_n => E_ctrl_cmp.ACLR
reset_n => E_ctrl_br_cond.ACLR
reset_n => M_ctrl_br_cond.ACLR
reset_n => D_ctrl_br_uncond.ACLR
reset_n => E_ctrl_br_always_pred_taken.ACLR
reset_n => M_ctrl_br_always_pred_taken.ACLR
reset_n => D_ctrl_br.ACLR
reset_n => E_ctrl_alu_subtract.ACLR
reset_n => E_ctrl_alu_signed_comparison.ACLR
reset_n => M_ctrl_ld8.ACLR
reset_n => M_ctrl_ld16.ACLR
reset_n => A_ctrl_ld16.ACLR
reset_n => M_ctrl_ld8_ld16.ACLR
reset_n => M_ctrl_ld_signed.ACLR
reset_n => A_ctrl_ld_signed.ACLR
reset_n => E_ctrl_ld.ACLR
reset_n => M_ctrl_ld.ACLR
reset_n => A_ctrl_ld.ACLR
reset_n => M_ctrl_st.ACLR
reset_n => A_ctrl_st.ACLR
reset_n => M_ctrl_ld_st.ACLR
reset_n => M_ctrl_mem.ACLR
reset_n => M_ctrl_dc_index_wb_inv.ACLR
reset_n => A_ctrl_dc_index_wb_inv.ACLR
reset_n => M_ctrl_dc_addr_wb_inv.ACLR
reset_n => A_ctrl_dc_addr_wb_inv.ACLR
reset_n => M_ctrl_dc_index_inv.ACLR
reset_n => A_ctrl_dc_index_inv.ACLR
reset_n => M_ctrl_dc_addr_inv.ACLR
reset_n => A_ctrl_dc_addr_inv.ACLR
reset_n => M_ctrl_dc_nowb_inv.ACLR
reset_n => A_ctrl_dc_nowb_inv.ACLR
reset_n => D_ctrl_a_not_src.ACLR
reset_n => D_ctrl_b_not_src.ACLR
reset_n => D_ctrl_b_is_dst.ACLR
reset_n => D_ctrl_ignore_dst.ACLR
reset_n => D_ctrl_src2_choose_imm.ACLR
reset_n => M_ctrl_wrctl_inst.ACLR
reset_n => M_ctrl_rdctl_inst.ACLR
reset_n => E_ctrl_flush_pipe_always.ACLR
reset_n => E_ctrl_late_result.ACLR
reset_n => M_ctrl_late_result.ACLR
reset_n => cpu_0_nios2_oci:the_cpu_0_nios2_oci.reset


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN63
E_logic_result[1] => Equal0.IN62
E_logic_result[2] => Equal0.IN61
E_logic_result[3] => Equal0.IN60
E_logic_result[4] => Equal0.IN59
E_logic_result[5] => Equal0.IN58
E_logic_result[6] => Equal0.IN57
E_logic_result[7] => Equal0.IN56
E_logic_result[8] => Equal0.IN55
E_logic_result[9] => Equal0.IN54
E_logic_result[10] => Equal0.IN53
E_logic_result[11] => Equal0.IN52
E_logic_result[12] => Equal0.IN51
E_logic_result[13] => Equal0.IN50
E_logic_result[14] => Equal0.IN49
E_logic_result[15] => Equal0.IN48
E_logic_result[16] => Equal0.IN47
E_logic_result[17] => Equal0.IN46
E_logic_result[18] => Equal0.IN45
E_logic_result[19] => Equal0.IN44
E_logic_result[20] => Equal0.IN43
E_logic_result[21] => Equal0.IN42
E_logic_result[22] => Equal0.IN41
E_logic_result[23] => Equal0.IN40
E_logic_result[24] => Equal0.IN39
E_logic_result[25] => Equal0.IN38
E_logic_result[26] => Equal0.IN37
E_logic_result[27] => Equal0.IN36
E_logic_result[28] => Equal0.IN35
E_logic_result[29] => Equal0.IN34
E_logic_result[30] => Equal0.IN33
E_logic_result[31] => Equal0.IN32
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rdaddress[9] => altsyncram:the_altsyncram.address_b[9]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wraddress[9] => altsyncram:the_altsyncram.address_a[9]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_h5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_h5g1:auto_generated.rden_b
data_a[0] => altsyncram_h5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_h5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_h5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_h5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_h5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_h5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_h5g1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
address_a[0] => altsyncram_h5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_h5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_h5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_h5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_h5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_h5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_h5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_h5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_h5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_8pf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8pf1:auto_generated.rden_b
data_a[0] => altsyncram_8pf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8pf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_8pf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8pf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8pf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8pf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8pf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8pf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8pf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8pf1:auto_generated.address_a[7]
address_b[0] => altsyncram_8pf1:auto_generated.address_b[0]
address_b[1] => altsyncram_8pf1:auto_generated.address_b[1]
address_b[2] => altsyncram_8pf1:auto_generated.address_b[2]
address_b[3] => altsyncram_8pf1:auto_generated.address_b[3]
address_b[4] => altsyncram_8pf1:auto_generated.address_b[4]
address_b[5] => altsyncram_8pf1:auto_generated.address_b[5]
address_b[6] => altsyncram_8pf1:auto_generated.address_b[6]
address_b[7] => altsyncram_8pf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8pf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_87f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87f1:auto_generated.data_a[0]
data_a[1] => altsyncram_87f1:auto_generated.data_a[1]
data_a[2] => altsyncram_87f1:auto_generated.data_a[2]
data_a[3] => altsyncram_87f1:auto_generated.data_a[3]
data_a[4] => altsyncram_87f1:auto_generated.data_a[4]
data_a[5] => altsyncram_87f1:auto_generated.data_a[5]
data_a[6] => altsyncram_87f1:auto_generated.data_a[6]
data_a[7] => altsyncram_87f1:auto_generated.data_a[7]
data_a[8] => altsyncram_87f1:auto_generated.data_a[8]
data_a[9] => altsyncram_87f1:auto_generated.data_a[9]
data_a[10] => altsyncram_87f1:auto_generated.data_a[10]
data_a[11] => altsyncram_87f1:auto_generated.data_a[11]
data_a[12] => altsyncram_87f1:auto_generated.data_a[12]
data_a[13] => altsyncram_87f1:auto_generated.data_a[13]
data_a[14] => altsyncram_87f1:auto_generated.data_a[14]
data_a[15] => altsyncram_87f1:auto_generated.data_a[15]
data_a[16] => altsyncram_87f1:auto_generated.data_a[16]
data_a[17] => altsyncram_87f1:auto_generated.data_a[17]
data_a[18] => altsyncram_87f1:auto_generated.data_a[18]
data_a[19] => altsyncram_87f1:auto_generated.data_a[19]
data_a[20] => altsyncram_87f1:auto_generated.data_a[20]
data_a[21] => altsyncram_87f1:auto_generated.data_a[21]
data_a[22] => altsyncram_87f1:auto_generated.data_a[22]
data_a[23] => altsyncram_87f1:auto_generated.data_a[23]
data_a[24] => altsyncram_87f1:auto_generated.data_a[24]
data_a[25] => altsyncram_87f1:auto_generated.data_a[25]
data_a[26] => altsyncram_87f1:auto_generated.data_a[26]
data_a[27] => altsyncram_87f1:auto_generated.data_a[27]
data_a[28] => altsyncram_87f1:auto_generated.data_a[28]
data_a[29] => altsyncram_87f1:auto_generated.data_a[29]
data_a[30] => altsyncram_87f1:auto_generated.data_a[30]
data_a[31] => altsyncram_87f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_87f1:auto_generated.address_a[0]
address_a[1] => altsyncram_87f1:auto_generated.address_a[1]
address_a[2] => altsyncram_87f1:auto_generated.address_a[2]
address_a[3] => altsyncram_87f1:auto_generated.address_a[3]
address_a[4] => altsyncram_87f1:auto_generated.address_a[4]
address_b[0] => altsyncram_87f1:auto_generated.address_b[0]
address_b[1] => altsyncram_87f1:auto_generated.address_b[1]
address_b[2] => altsyncram_87f1:auto_generated.address_b[2]
address_b[3] => altsyncram_87f1:auto_generated.address_b[3]
address_b[4] => altsyncram_87f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_97f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97f1:auto_generated.data_a[0]
data_a[1] => altsyncram_97f1:auto_generated.data_a[1]
data_a[2] => altsyncram_97f1:auto_generated.data_a[2]
data_a[3] => altsyncram_97f1:auto_generated.data_a[3]
data_a[4] => altsyncram_97f1:auto_generated.data_a[4]
data_a[5] => altsyncram_97f1:auto_generated.data_a[5]
data_a[6] => altsyncram_97f1:auto_generated.data_a[6]
data_a[7] => altsyncram_97f1:auto_generated.data_a[7]
data_a[8] => altsyncram_97f1:auto_generated.data_a[8]
data_a[9] => altsyncram_97f1:auto_generated.data_a[9]
data_a[10] => altsyncram_97f1:auto_generated.data_a[10]
data_a[11] => altsyncram_97f1:auto_generated.data_a[11]
data_a[12] => altsyncram_97f1:auto_generated.data_a[12]
data_a[13] => altsyncram_97f1:auto_generated.data_a[13]
data_a[14] => altsyncram_97f1:auto_generated.data_a[14]
data_a[15] => altsyncram_97f1:auto_generated.data_a[15]
data_a[16] => altsyncram_97f1:auto_generated.data_a[16]
data_a[17] => altsyncram_97f1:auto_generated.data_a[17]
data_a[18] => altsyncram_97f1:auto_generated.data_a[18]
data_a[19] => altsyncram_97f1:auto_generated.data_a[19]
data_a[20] => altsyncram_97f1:auto_generated.data_a[20]
data_a[21] => altsyncram_97f1:auto_generated.data_a[21]
data_a[22] => altsyncram_97f1:auto_generated.data_a[22]
data_a[23] => altsyncram_97f1:auto_generated.data_a[23]
data_a[24] => altsyncram_97f1:auto_generated.data_a[24]
data_a[25] => altsyncram_97f1:auto_generated.data_a[25]
data_a[26] => altsyncram_97f1:auto_generated.data_a[26]
data_a[27] => altsyncram_97f1:auto_generated.data_a[27]
data_a[28] => altsyncram_97f1:auto_generated.data_a[28]
data_a[29] => altsyncram_97f1:auto_generated.data_a[29]
data_a[30] => altsyncram_97f1:auto_generated.data_a[30]
data_a[31] => altsyncram_97f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_97f1:auto_generated.address_a[0]
address_a[1] => altsyncram_97f1:auto_generated.address_a[1]
address_a[2] => altsyncram_97f1:auto_generated.address_a[2]
address_a[3] => altsyncram_97f1:auto_generated.address_a[3]
address_a[4] => altsyncram_97f1:auto_generated.address_a[4]
address_b[0] => altsyncram_97f1:auto_generated.address_b[0]
address_b[1] => altsyncram_97f1:auto_generated.address_b[1]
address_b[2] => altsyncram_97f1:auto_generated.address_b[2]
address_b[3] => altsyncram_97f1:auto_generated.address_b[3]
address_b[4] => altsyncram_97f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_6bf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6bf1:auto_generated.data_a[0]
data_a[1] => altsyncram_6bf1:auto_generated.data_a[1]
data_a[2] => altsyncram_6bf1:auto_generated.data_a[2]
data_a[3] => altsyncram_6bf1:auto_generated.data_a[3]
data_a[4] => altsyncram_6bf1:auto_generated.data_a[4]
data_a[5] => altsyncram_6bf1:auto_generated.data_a[5]
data_a[6] => altsyncram_6bf1:auto_generated.data_a[6]
data_a[7] => altsyncram_6bf1:auto_generated.data_a[7]
data_a[8] => altsyncram_6bf1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_6bf1:auto_generated.address_a[0]
address_a[1] => altsyncram_6bf1:auto_generated.address_a[1]
address_a[2] => altsyncram_6bf1:auto_generated.address_a[2]
address_a[3] => altsyncram_6bf1:auto_generated.address_a[3]
address_a[4] => altsyncram_6bf1:auto_generated.address_a[4]
address_a[5] => altsyncram_6bf1:auto_generated.address_a[5]
address_b[0] => altsyncram_6bf1:auto_generated.address_b[0]
address_b[1] => altsyncram_6bf1:auto_generated.address_b[1]
address_b[2] => altsyncram_6bf1:auto_generated.address_b[2]
address_b[3] => altsyncram_6bf1:auto_generated.address_b[3]
address_b[4] => altsyncram_6bf1:auto_generated.address_b[4]
address_b[5] => altsyncram_6bf1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6bf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_6bf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wren => altsyncram:the_altsyncram.wren_a


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => altmult_add:the_altmult_add_part_1.dataa[0]
A_mul_src1[1] => altmult_add:the_altmult_add_part_1.dataa[1]
A_mul_src1[2] => altmult_add:the_altmult_add_part_1.dataa[2]
A_mul_src1[3] => altmult_add:the_altmult_add_part_1.dataa[3]
A_mul_src1[4] => altmult_add:the_altmult_add_part_1.dataa[4]
A_mul_src1[5] => altmult_add:the_altmult_add_part_1.dataa[5]
A_mul_src1[6] => altmult_add:the_altmult_add_part_1.dataa[6]
A_mul_src1[7] => altmult_add:the_altmult_add_part_1.dataa[7]
A_mul_src1[8] => altmult_add:the_altmult_add_part_1.dataa[8]
A_mul_src1[9] => altmult_add:the_altmult_add_part_1.dataa[9]
A_mul_src1[10] => altmult_add:the_altmult_add_part_1.dataa[10]
A_mul_src1[11] => altmult_add:the_altmult_add_part_1.dataa[11]
A_mul_src1[12] => altmult_add:the_altmult_add_part_1.dataa[12]
A_mul_src1[13] => altmult_add:the_altmult_add_part_1.dataa[13]
A_mul_src1[14] => altmult_add:the_altmult_add_part_1.dataa[14]
A_mul_src1[15] => altmult_add:the_altmult_add_part_1.dataa[15]
A_mul_src1[16] => altmult_add:the_altmult_add_part_2.dataa[0]
A_mul_src1[17] => altmult_add:the_altmult_add_part_2.dataa[1]
A_mul_src1[18] => altmult_add:the_altmult_add_part_2.dataa[2]
A_mul_src1[19] => altmult_add:the_altmult_add_part_2.dataa[3]
A_mul_src1[20] => altmult_add:the_altmult_add_part_2.dataa[4]
A_mul_src1[21] => altmult_add:the_altmult_add_part_2.dataa[5]
A_mul_src1[22] => altmult_add:the_altmult_add_part_2.dataa[6]
A_mul_src1[23] => altmult_add:the_altmult_add_part_2.dataa[7]
A_mul_src1[24] => altmult_add:the_altmult_add_part_2.dataa[8]
A_mul_src1[25] => altmult_add:the_altmult_add_part_2.dataa[9]
A_mul_src1[26] => altmult_add:the_altmult_add_part_2.dataa[10]
A_mul_src1[27] => altmult_add:the_altmult_add_part_2.dataa[11]
A_mul_src1[28] => altmult_add:the_altmult_add_part_2.dataa[12]
A_mul_src1[29] => altmult_add:the_altmult_add_part_2.dataa[13]
A_mul_src1[30] => altmult_add:the_altmult_add_part_2.dataa[14]
A_mul_src1[31] => altmult_add:the_altmult_add_part_2.dataa[15]
A_mul_src2[0] => altmult_add:the_altmult_add_part_1.datab[0]
A_mul_src2[0] => altmult_add:the_altmult_add_part_2.datab[0]
A_mul_src2[1] => altmult_add:the_altmult_add_part_1.datab[1]
A_mul_src2[1] => altmult_add:the_altmult_add_part_2.datab[1]
A_mul_src2[2] => altmult_add:the_altmult_add_part_1.datab[2]
A_mul_src2[2] => altmult_add:the_altmult_add_part_2.datab[2]
A_mul_src2[3] => altmult_add:the_altmult_add_part_1.datab[3]
A_mul_src2[3] => altmult_add:the_altmult_add_part_2.datab[3]
A_mul_src2[4] => altmult_add:the_altmult_add_part_1.datab[4]
A_mul_src2[4] => altmult_add:the_altmult_add_part_2.datab[4]
A_mul_src2[5] => altmult_add:the_altmult_add_part_1.datab[5]
A_mul_src2[5] => altmult_add:the_altmult_add_part_2.datab[5]
A_mul_src2[6] => altmult_add:the_altmult_add_part_1.datab[6]
A_mul_src2[6] => altmult_add:the_altmult_add_part_2.datab[6]
A_mul_src2[7] => altmult_add:the_altmult_add_part_1.datab[7]
A_mul_src2[7] => altmult_add:the_altmult_add_part_2.datab[7]
A_mul_src2[8] => altmult_add:the_altmult_add_part_1.datab[8]
A_mul_src2[8] => altmult_add:the_altmult_add_part_2.datab[8]
A_mul_src2[9] => altmult_add:the_altmult_add_part_1.datab[9]
A_mul_src2[9] => altmult_add:the_altmult_add_part_2.datab[9]
A_mul_src2[10] => altmult_add:the_altmult_add_part_1.datab[10]
A_mul_src2[10] => altmult_add:the_altmult_add_part_2.datab[10]
A_mul_src2[11] => altmult_add:the_altmult_add_part_1.datab[11]
A_mul_src2[11] => altmult_add:the_altmult_add_part_2.datab[11]
A_mul_src2[12] => altmult_add:the_altmult_add_part_1.datab[12]
A_mul_src2[12] => altmult_add:the_altmult_add_part_2.datab[12]
A_mul_src2[13] => altmult_add:the_altmult_add_part_1.datab[13]
A_mul_src2[13] => altmult_add:the_altmult_add_part_2.datab[13]
A_mul_src2[14] => altmult_add:the_altmult_add_part_1.datab[14]
A_mul_src2[14] => altmult_add:the_altmult_add_part_2.datab[14]
A_mul_src2[15] => altmult_add:the_altmult_add_part_1.datab[15]
A_mul_src2[15] => altmult_add:the_altmult_add_part_2.datab[15]
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => altmult_add:the_altmult_add_part_1.clock0
clk => altmult_add:the_altmult_add_part_2.clock0
reset_n => altmult_add:the_altmult_add_part_1.aclr0
reset_n => altmult_add:the_altmult_add_part_2.aclr0


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_cmp_result
A_ctrl_exception => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_ctrl_exception
A_ctrl_ld => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_ctrl_ld
A_ctrl_st => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_ctrl_st
A_en => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_en
A_en => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_en
A_mem_baddr[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[0]
A_mem_baddr[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[1]
A_mem_baddr[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[2]
A_mem_baddr[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[3]
A_mem_baddr[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[4]
A_mem_baddr[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[5]
A_mem_baddr[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[6]
A_mem_baddr[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[7]
A_mem_baddr[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[8]
A_mem_baddr[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[9]
A_mem_baddr[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[10]
A_mem_baddr[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[11]
A_mem_baddr[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[12]
A_mem_baddr[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[13]
A_mem_baddr[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[14]
A_mem_baddr[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[15]
A_mem_baddr[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[16]
A_mem_baddr[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_mem_baddr[17]
A_op_beq => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_beq
A_op_bge => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bge
A_op_bgeu => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bgeu
A_op_blt => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_blt
A_op_bltu => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bltu
A_op_bne => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bne
A_op_br => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_br
A_op_bret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_bret
A_op_call => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_call
A_op_callr => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_callr
A_op_eret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_eret
A_op_jmp => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_jmp
A_op_jmpi => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_jmpi
A_op_ret => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_op_ret
A_pcb[0] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[0]
A_pcb[1] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[1]
A_pcb[2] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[2]
A_pcb[3] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[3]
A_pcb[4] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[4]
A_pcb[5] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[5]
A_pcb[6] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[6]
A_pcb[7] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[7]
A_pcb[8] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[8]
A_pcb[9] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[9]
A_pcb[10] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[10]
A_pcb[11] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[11]
A_pcb[12] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[12]
A_pcb[13] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[13]
A_pcb[14] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[14]
A_pcb[15] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[15]
A_pcb[16] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[16]
A_pcb[17] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_pcb[17]
A_st_data[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[0]
A_st_data[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[1]
A_st_data[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[2]
A_st_data[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[3]
A_st_data[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[4]
A_st_data[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[5]
A_st_data[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[6]
A_st_data[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[7]
A_st_data[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[8]
A_st_data[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[9]
A_st_data[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[10]
A_st_data[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[11]
A_st_data[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[12]
A_st_data[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[13]
A_st_data[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[14]
A_st_data[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[15]
A_st_data[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[16]
A_st_data[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[17]
A_st_data[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[18]
A_st_data[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[19]
A_st_data[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[20]
A_st_data[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[21]
A_st_data[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[22]
A_st_data[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[23]
A_st_data[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[24]
A_st_data[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[25]
A_st_data[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[26]
A_st_data[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[27]
A_st_data[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[28]
A_st_data[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[29]
A_st_data[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[30]
A_st_data[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_st_data[31]
A_valid => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_valid
A_valid => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_valid
A_wr_data_filtered[0] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[0]
A_wr_data_filtered[0] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[0]
A_wr_data_filtered[1] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[1]
A_wr_data_filtered[1] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[1]
A_wr_data_filtered[2] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[2]
A_wr_data_filtered[2] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[2]
A_wr_data_filtered[3] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[3]
A_wr_data_filtered[3] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[3]
A_wr_data_filtered[4] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[4]
A_wr_data_filtered[4] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[4]
A_wr_data_filtered[5] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[5]
A_wr_data_filtered[5] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[5]
A_wr_data_filtered[6] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[6]
A_wr_data_filtered[6] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[6]
A_wr_data_filtered[7] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[7]
A_wr_data_filtered[7] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[7]
A_wr_data_filtered[8] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[8]
A_wr_data_filtered[8] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[8]
A_wr_data_filtered[9] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[9]
A_wr_data_filtered[9] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[9]
A_wr_data_filtered[10] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[10]
A_wr_data_filtered[10] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[10]
A_wr_data_filtered[11] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[11]
A_wr_data_filtered[11] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[11]
A_wr_data_filtered[12] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[12]
A_wr_data_filtered[12] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[12]
A_wr_data_filtered[13] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[13]
A_wr_data_filtered[13] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[13]
A_wr_data_filtered[14] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[14]
A_wr_data_filtered[14] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[14]
A_wr_data_filtered[15] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[15]
A_wr_data_filtered[15] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[15]
A_wr_data_filtered[16] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[16]
A_wr_data_filtered[16] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[16]
A_wr_data_filtered[17] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[17]
A_wr_data_filtered[17] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[17]
A_wr_data_filtered[18] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[18]
A_wr_data_filtered[18] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[18]
A_wr_data_filtered[19] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[19]
A_wr_data_filtered[19] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[19]
A_wr_data_filtered[20] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[20]
A_wr_data_filtered[20] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[20]
A_wr_data_filtered[21] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[21]
A_wr_data_filtered[21] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[21]
A_wr_data_filtered[22] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[22]
A_wr_data_filtered[22] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[22]
A_wr_data_filtered[23] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[23]
A_wr_data_filtered[23] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[23]
A_wr_data_filtered[24] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[24]
A_wr_data_filtered[24] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[24]
A_wr_data_filtered[25] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[25]
A_wr_data_filtered[25] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[25]
A_wr_data_filtered[26] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[26]
A_wr_data_filtered[26] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[26]
A_wr_data_filtered[27] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[27]
A_wr_data_filtered[27] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[27]
A_wr_data_filtered[28] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[28]
A_wr_data_filtered[28] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[28]
A_wr_data_filtered[29] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[29]
A_wr_data_filtered[29] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[29]
A_wr_data_filtered[30] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[30]
A_wr_data_filtered[30] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[30]
A_wr_data_filtered[31] => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.A_wr_data_filtered[31]
A_wr_data_filtered[31] => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.A_wr_data_filtered[31]
D_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.D_en
E_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.E_en
E_valid => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.F_pc[15]
M_en => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.M_en
address[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[0]
address[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[0]
address[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[1]
address[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[1]
address[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[2]
address[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[2]
address[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[3]
address[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[3]
address[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[4]
address[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[4]
address[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[5]
address[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[5]
address[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[6]
address[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[6]
address[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[7]
address[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[7]
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.address[8]
address[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.address[8]
begintransfer => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.begintransfer
byteenable[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.byteenable[3]
chipselect => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.chipselect
chipselect => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.chipselect
clk => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.clk
clk => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.clk
clk => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.clk
clk => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.clk
clk => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.clk
clk => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.clk
clk => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.clk
clk => cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace.clk
clk => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.clk
clk => cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib.clk
clk => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.clk
clk => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.clk
debugaccess => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.debugaccess
debugaccess => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.debugaccess
hbreak_enabled => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.hbreak_enabled
reset => cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.reset
reset_n => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.reset_n
reset_n => cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break.reset_n
reset_n => cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk.reset_n
reset_n => cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk.reset_n
reset_n => cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace.reset_n
reset_n => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.reset_n
reset_n => cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im.reset_n
reset_n => cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper.reset_n
test_ending => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_ending
test_has_ended => cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo.test_has_ended
write => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.write
write => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.write
writedata[0] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[0]
writedata[0] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[0]
writedata[1] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[1]
writedata[1] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[1]
writedata[2] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[2]
writedata[2] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[2]
writedata[3] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[3]
writedata[3] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[3]
writedata[4] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[4]
writedata[4] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[4]
writedata[5] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[5]
writedata[5] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[5]
writedata[6] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[6]
writedata[6] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[6]
writedata[7] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[7]
writedata[7] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[7]
writedata[8] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[8]
writedata[8] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[8]
writedata[9] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[9]
writedata[9] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[9]
writedata[10] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[10]
writedata[10] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[10]
writedata[11] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[11]
writedata[11] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[11]
writedata[12] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[12]
writedata[12] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[12]
writedata[13] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[13]
writedata[13] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[13]
writedata[14] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[14]
writedata[14] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[14]
writedata[15] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[15]
writedata[15] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[15]
writedata[16] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[16]
writedata[16] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[16]
writedata[17] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[17]
writedata[17] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[17]
writedata[18] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[18]
writedata[18] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[18]
writedata[19] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[19]
writedata[19] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[19]
writedata[20] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[20]
writedata[20] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[20]
writedata[21] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[21]
writedata[21] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[21]
writedata[22] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[22]
writedata[22] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[22]
writedata[23] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[23]
writedata[23] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[23]
writedata[24] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[24]
writedata[24] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[24]
writedata[25] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[25]
writedata[25] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[25]
writedata[26] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[26]
writedata[26] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[26]
writedata[27] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[27]
writedata[27] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[27]
writedata[28] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[28]
writedata[28] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[28]
writedata[29] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[29]
writedata[29] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[29]
writedata[30] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[30]
writedata[30] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[30]
writedata[31] => cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem.writedata[31]
writedata[31] => cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.writedata[31]


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => internal_resetlatch.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => process_0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => process_0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1.IN0
jdo[24] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[25] => process_1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1.IN0
ocireg_mrs => process_1.IN0
reset => jtag_break.OUTPUTSELECT
reset => internal_resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch.OUTPUTSELECT
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1.IN1
take_action_ocireg => process_1.IN1
xbrk_break => oci_hbreak_req.IN1


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input6.IN1
begintransfer => avalon.IN0
byteenable[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input6.IN0
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock0
clk => internal_MonDReg[0].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[31].CLK
clk => MonAReg[2].CLK
clk => MonAReg[3].CLK
clk => MonAReg[4].CLK
clk => MonAReg[5].CLK
clk => MonAReg[6].CLK
clk => MonAReg[7].CLK
clk => MonAReg[8].CLK
clk => MonAReg[9].CLK
clk => MonAReg[10].CLK
clk => MonRd1.CLK
clk => MonRd.CLK
clk => MonWr.CLK
clk => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.clock1
debugaccess => module_input6.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg.DATAB
jdo[4] => internal_MonDReg.DATAB
jdo[5] => internal_MonDReg.DATAB
jdo[6] => internal_MonDReg.DATAB
jdo[7] => internal_MonDReg.DATAB
jdo[8] => internal_MonDReg.DATAB
jdo[9] => internal_MonDReg.DATAB
jdo[10] => internal_MonDReg.DATAB
jdo[11] => internal_MonDReg.DATAB
jdo[12] => internal_MonDReg.DATAB
jdo[13] => internal_MonDReg.DATAB
jdo[14] => internal_MonDReg.DATAB
jdo[15] => internal_MonDReg.DATAB
jdo[16] => internal_MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => internal_MonDReg.DATAB
jdo[18] => internal_MonDReg.DATAB
jdo[19] => internal_MonDReg.DATAB
jdo[20] => internal_MonDReg.DATAB
jdo[21] => internal_MonDReg.DATAB
jdo[22] => internal_MonDReg.DATAB
jdo[23] => internal_MonDReg.DATAB
jdo[24] => internal_MonDReg.DATAB
jdo[25] => internal_MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[26] => internal_MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[27] => internal_MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[28] => internal_MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[29] => internal_MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[30] => internal_MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[31] => internal_MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[32] => internal_MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[33] => internal_MonDReg.DATAB
jdo[34] => internal_MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => internal_MonDReg[0].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input6.IN1
writedata[0] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.data_a[31]


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_c572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c572:auto_generated.data_a[0]
data_a[1] => altsyncram_c572:auto_generated.data_a[1]
data_a[2] => altsyncram_c572:auto_generated.data_a[2]
data_a[3] => altsyncram_c572:auto_generated.data_a[3]
data_a[4] => altsyncram_c572:auto_generated.data_a[4]
data_a[5] => altsyncram_c572:auto_generated.data_a[5]
data_a[6] => altsyncram_c572:auto_generated.data_a[6]
data_a[7] => altsyncram_c572:auto_generated.data_a[7]
data_a[8] => altsyncram_c572:auto_generated.data_a[8]
data_a[9] => altsyncram_c572:auto_generated.data_a[9]
data_a[10] => altsyncram_c572:auto_generated.data_a[10]
data_a[11] => altsyncram_c572:auto_generated.data_a[11]
data_a[12] => altsyncram_c572:auto_generated.data_a[12]
data_a[13] => altsyncram_c572:auto_generated.data_a[13]
data_a[14] => altsyncram_c572:auto_generated.data_a[14]
data_a[15] => altsyncram_c572:auto_generated.data_a[15]
data_a[16] => altsyncram_c572:auto_generated.data_a[16]
data_a[17] => altsyncram_c572:auto_generated.data_a[17]
data_a[18] => altsyncram_c572:auto_generated.data_a[18]
data_a[19] => altsyncram_c572:auto_generated.data_a[19]
data_a[20] => altsyncram_c572:auto_generated.data_a[20]
data_a[21] => altsyncram_c572:auto_generated.data_a[21]
data_a[22] => altsyncram_c572:auto_generated.data_a[22]
data_a[23] => altsyncram_c572:auto_generated.data_a[23]
data_a[24] => altsyncram_c572:auto_generated.data_a[24]
data_a[25] => altsyncram_c572:auto_generated.data_a[25]
data_a[26] => altsyncram_c572:auto_generated.data_a[26]
data_a[27] => altsyncram_c572:auto_generated.data_a[27]
data_a[28] => altsyncram_c572:auto_generated.data_a[28]
data_a[29] => altsyncram_c572:auto_generated.data_a[29]
data_a[30] => altsyncram_c572:auto_generated.data_a[30]
data_a[31] => altsyncram_c572:auto_generated.data_a[31]
data_b[0] => altsyncram_c572:auto_generated.data_b[0]
data_b[1] => altsyncram_c572:auto_generated.data_b[1]
data_b[2] => altsyncram_c572:auto_generated.data_b[2]
data_b[3] => altsyncram_c572:auto_generated.data_b[3]
data_b[4] => altsyncram_c572:auto_generated.data_b[4]
data_b[5] => altsyncram_c572:auto_generated.data_b[5]
data_b[6] => altsyncram_c572:auto_generated.data_b[6]
data_b[7] => altsyncram_c572:auto_generated.data_b[7]
data_b[8] => altsyncram_c572:auto_generated.data_b[8]
data_b[9] => altsyncram_c572:auto_generated.data_b[9]
data_b[10] => altsyncram_c572:auto_generated.data_b[10]
data_b[11] => altsyncram_c572:auto_generated.data_b[11]
data_b[12] => altsyncram_c572:auto_generated.data_b[12]
data_b[13] => altsyncram_c572:auto_generated.data_b[13]
data_b[14] => altsyncram_c572:auto_generated.data_b[14]
data_b[15] => altsyncram_c572:auto_generated.data_b[15]
data_b[16] => altsyncram_c572:auto_generated.data_b[16]
data_b[17] => altsyncram_c572:auto_generated.data_b[17]
data_b[18] => altsyncram_c572:auto_generated.data_b[18]
data_b[19] => altsyncram_c572:auto_generated.data_b[19]
data_b[20] => altsyncram_c572:auto_generated.data_b[20]
data_b[21] => altsyncram_c572:auto_generated.data_b[21]
data_b[22] => altsyncram_c572:auto_generated.data_b[22]
data_b[23] => altsyncram_c572:auto_generated.data_b[23]
data_b[24] => altsyncram_c572:auto_generated.data_b[24]
data_b[25] => altsyncram_c572:auto_generated.data_b[25]
data_b[26] => altsyncram_c572:auto_generated.data_b[26]
data_b[27] => altsyncram_c572:auto_generated.data_b[27]
data_b[28] => altsyncram_c572:auto_generated.data_b[28]
data_b[29] => altsyncram_c572:auto_generated.data_b[29]
data_b[30] => altsyncram_c572:auto_generated.data_b[30]
data_b[31] => altsyncram_c572:auto_generated.data_b[31]
address_a[0] => altsyncram_c572:auto_generated.address_a[0]
address_a[1] => altsyncram_c572:auto_generated.address_a[1]
address_a[2] => altsyncram_c572:auto_generated.address_a[2]
address_a[3] => altsyncram_c572:auto_generated.address_a[3]
address_a[4] => altsyncram_c572:auto_generated.address_a[4]
address_a[5] => altsyncram_c572:auto_generated.address_a[5]
address_a[6] => altsyncram_c572:auto_generated.address_a[6]
address_a[7] => altsyncram_c572:auto_generated.address_a[7]
address_b[0] => altsyncram_c572:auto_generated.address_b[0]
address_b[1] => altsyncram_c572:auto_generated.address_b[1]
address_b[2] => altsyncram_c572:auto_generated.address_b[2]
address_b[3] => altsyncram_c572:auto_generated.address_b[3]
address_b[4] => altsyncram_c572:auto_generated.address_b[4]
address_b[5] => altsyncram_c572:auto_generated.address_b[5]
address_b[6] => altsyncram_c572:auto_generated.address_b[6]
address_b[7] => altsyncram_c572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c572:auto_generated.clock0
clock1 => altsyncram_c572:auto_generated.clock1
clocken0 => altsyncram_c572:auto_generated.clocken0
clocken1 => altsyncram_c572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN17
address[0] => Equal1.IN17
address[1] => Equal0.IN16
address[1] => Equal1.IN16
address[2] => Equal0.IN15
address[2] => Equal1.IN15
address[3] => Equal0.IN14
address[3] => Equal1.IN14
address[4] => Equal0.IN13
address[4] => Equal1.IN13
address[5] => Equal0.IN12
address[5] => Equal1.IN12
address[6] => Equal0.IN11
address[6] => Equal1.IN11
address[7] => Equal0.IN10
address[7] => Equal1.IN10
address[8] => Equal0.IN9
address[8] => Equal1.IN9
chipselect => write_strobe.IN0
clk => internal_oci_ienable1[0].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_single_step_mode1.CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector.DATAB
monitor_go => A_WE_StdLogicVector.DATAB
monitor_ready => A_WE_StdLogicVector.DATAB
reset_n => internal_oci_ienable1[0].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[2].ACLR
reset_n => internal_oci_ienable1[3].ACLR
reset_n => internal_oci_ienable1[4].ACLR
reset_n => internal_oci_ienable1[5].ACLR
reset_n => internal_oci_ienable1[6].ACLR
reset_n => internal_oci_ienable1[7].ACLR
reset_n => internal_oci_ienable1[8].ACLR
reset_n => internal_oci_ienable1[9].ACLR
reset_n => internal_oci_ienable1[10].ACLR
reset_n => internal_oci_ienable1[11].ACLR
reset_n => internal_oci_ienable1[12].ACLR
reset_n => internal_oci_ienable1[13].ACLR
reset_n => internal_oci_ienable1[14].ACLR
reset_n => internal_oci_ienable1[15].ACLR
reset_n => internal_oci_ienable1[16].ACLR
reset_n => internal_oci_ienable1[17].ACLR
reset_n => internal_oci_ienable1[18].ACLR
reset_n => internal_oci_ienable1[19].ACLR
reset_n => internal_oci_ienable1[20].ACLR
reset_n => internal_oci_ienable1[21].ACLR
reset_n => internal_oci_ienable1[22].ACLR
reset_n => internal_oci_ienable1[23].ACLR
reset_n => internal_oci_ienable1[24].ACLR
reset_n => internal_oci_ienable1[25].ACLR
reset_n => internal_oci_ienable1[26].ACLR
reset_n => internal_oci_ienable1[27].ACLR
reset_n => internal_oci_ienable1[28].ACLR
reset_n => internal_oci_ienable1[29].ACLR
reset_n => internal_oci_ienable1[30].ACLR
reset_n => internal_oci_ienable1[31].ACLR
reset_n => internal_oci_single_step_mode1.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => internal_oci_ienable1[1].DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => process_2.IN0
dbrk_goto1 => process_2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => process_2.IN1
xbrk_goto1 => process_2.IN1


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => internal_cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => internal_cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => internal_dbrk_break.CLK
debugack => A_WE_StdLogic.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => internal_dbrk_break.ACLR


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => internal_dct_count[0].CLK
clk => internal_dct_count[1].CLK
clk => internal_dct_count[2].CLK
clk => internal_dct_count[3].CLK
clk => internal_dct_buffer[0].CLK
clk => internal_dct_buffer[1].CLK
clk => internal_dct_buffer[2].CLK
clk => internal_dct_buffer[3].CLK
clk => internal_dct_buffer[4].CLK
clk => internal_dct_buffer[5].CLK
clk => internal_dct_buffer[6].CLK
clk => internal_dct_buffer[7].CLK
clk => internal_dct_buffer[8].CLK
clk => internal_dct_buffer[9].CLK
clk => internal_dct_buffer[10].CLK
clk => internal_dct_buffer[11].CLK
clk => internal_dct_buffer[12].CLK
clk => internal_dct_buffer[13].CLK
clk => internal_dct_buffer[14].CLK
clk => internal_dct_buffer[15].CLK
clk => internal_dct_buffer[16].CLK
clk => internal_dct_buffer[17].CLK
clk => internal_dct_buffer[18].CLK
clk => internal_dct_buffer[19].CLK
clk => internal_dct_buffer[20].CLK
clk => internal_dct_buffer[21].CLK
clk => internal_dct_buffer[22].CLK
clk => internal_dct_buffer[23].CLK
clk => internal_dct_buffer[24].CLK
clk => internal_dct_buffer[25].CLK
clk => internal_dct_buffer[26].CLK
clk => internal_dct_buffer[27].CLK
clk => internal_dct_buffer[28].CLK
clk => internal_dct_buffer[29].CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => internal_dct_count[0].ACLR
jrst_n => internal_dct_count[1].ACLR
jrst_n => internal_dct_count[2].ACLR
jrst_n => internal_dct_count[3].ACLR
jrst_n => internal_dct_buffer[0].ACLR
jrst_n => internal_dct_buffer[1].ACLR
jrst_n => internal_dct_buffer[2].ACLR
jrst_n => internal_dct_buffer[3].ACLR
jrst_n => internal_dct_buffer[4].ACLR
jrst_n => internal_dct_buffer[5].ACLR
jrst_n => internal_dct_buffer[6].ACLR
jrst_n => internal_dct_buffer[7].ACLR
jrst_n => internal_dct_buffer[8].ACLR
jrst_n => internal_dct_buffer[9].ACLR
jrst_n => internal_dct_buffer[10].ACLR
jrst_n => internal_dct_buffer[11].ACLR
jrst_n => internal_dct_buffer[12].ACLR
jrst_n => internal_dct_buffer[13].ACLR
jrst_n => internal_dct_buffer[14].ACLR
jrst_n => internal_dct_buffer[15].ACLR
jrst_n => internal_dct_buffer[16].ACLR
jrst_n => internal_dct_buffer[17].ACLR
jrst_n => internal_dct_buffer[18].ACLR
jrst_n => internal_dct_buffer[19].ACLR
jrst_n => internal_dct_buffer[20].ACLR
jrst_n => internal_dct_buffer[21].ACLR
jrst_n => internal_dct_buffer[22].ACLR
jrst_n => internal_dct_buffer[23].ACLR
jrst_n => internal_dct_buffer[24].ACLR
jrst_n => internal_dct_buffer[25].ACLR
jrst_n => internal_dct_buffer[26].ACLR
jrst_n => internal_dct_buffer[27].ACLR
jrst_n => internal_dct_buffer[28].ACLR
jrst_n => internal_dct_buffer[29].ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux0.IN9
ctrl[6] => Mux1.IN5
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux0.IN8
ctrl[7] => Mux1.IN4
ctrl[8] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[0]
dct_buffer[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[1]
dct_buffer[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[2]
dct_buffer[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[3]
dct_buffer[4] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[4]
dct_buffer[5] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[5]
dct_buffer[6] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[6]
dct_buffer[7] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[7]
dct_buffer[8] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[8]
dct_buffer[9] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[9]
dct_buffer[10] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[10]
dct_buffer[11] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[11]
dct_buffer[12] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[12]
dct_buffer[13] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[13]
dct_buffer[14] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[14]
dct_buffer[15] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[15]
dct_buffer[16] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[16]
dct_buffer[17] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[17]
dct_buffer[18] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[18]
dct_buffer[19] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[19]
dct_buffer[20] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[20]
dct_buffer[21] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[21]
dct_buffer[22] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[22]
dct_buffer[23] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[23]
dct_buffer[24] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[24]
dct_buffer[25] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[25]
dct_buffer[26] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[26]
dct_buffer[27] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[27]
dct_buffer[28] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[28]
dct_buffer[29] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_buffer[29]
dct_count[0] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[0]
dct_count[1] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[1]
dct_count[2] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[2]
dct_count[3] => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.dct_count[3]
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_ending
test_has_ended => cpu_0_oci_test_bench:the_cpu_0_oci_test_bench.test_has_ended
trc_on => trc_this.IN1


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux0.IN9
atm_valid => Mux1.IN9
dtm_valid => Mux0.IN10
dtm_valid => Mux1.IN10
itm_valid => Mux0.IN8
itm_valid => Mux1.IN8


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock0
clk => trc_jtag_addr[0].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[16].CLK
clk => internal_trc_wrap.CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[6].CLK
clk => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.clock1
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[18]
jdo[19] => A_WE_StdLogicVector.DATAB
jdo[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[19]
jdo[20] => A_WE_StdLogicVector.DATAB
jdo[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[20]
jdo[21] => A_WE_StdLogicVector.DATAB
jdo[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[21]
jdo[22] => A_WE_StdLogicVector.DATAB
jdo[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[22]
jdo[23] => A_WE_StdLogicVector.DATAB
jdo[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[23]
jdo[24] => A_WE_StdLogicVector.DATAB
jdo[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[24]
jdo[25] => A_WE_StdLogicVector.DATAB
jdo[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[25]
jdo[26] => A_WE_StdLogicVector.DATAB
jdo[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[26]
jdo[27] => A_WE_StdLogicVector.DATAB
jdo[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[27]
jdo[28] => A_WE_StdLogicVector.DATAB
jdo[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[28]
jdo[29] => A_WE_StdLogicVector.DATAB
jdo[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[29]
jdo[30] => A_WE_StdLogicVector.DATAB
jdo[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[30]
jdo[31] => A_WE_StdLogicVector.DATAB
jdo[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[31]
jdo[32] => A_WE_StdLogicVector.DATAB
jdo[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[32]
jdo[33] => A_WE_StdLogicVector.DATAB
jdo[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[33]
jdo[34] => A_WE_StdLogicVector.DATAB
jdo[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[34]
jdo[35] => A_WE_StdLogicVector.DATAB
jdo[36] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_wrap.ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[6].ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => process_1.IN0
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_b => process_1.IN1
take_action_tracemem_b => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.wren_b
take_no_action_tracemem_a => process_1.IN1
trc_ctrl[0] => module_input11.IN1
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => WideOr0.IN0
tw[32] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[32]
tw[33] => WideOr0.IN1
tw[33] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[33]
tw[34] => WideOr0.IN2
tw[34] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[34]
tw[35] => WideOr0.IN3
tw[35] => cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component.data_a[35]


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.break_readreg[31]
clk => cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.debugack
monitor_error => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.monitor_ready
reset_n => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.reset_n
resetlatch => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_on
trc_wrap => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.trigger_state_1


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => altera_std_synchronizer:the_altera_std_synchronizer.din
ir_in[0] => Mux0.IN1
ir_in[0] => Mux1.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux4.IN2
ir_in[0] => Mux5.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux21.IN3
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Mux43.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux45.IN5
ir_in[1] => Mux0.IN0
ir_in[1] => Mux1.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux4.IN1
ir_in[1] => Mux5.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux21.IN2
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Mux43.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux45.IN4
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => altera_std_synchronizer:the_altera_std_synchronizer1.din
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => altera_std_synchronizer:the_altera_std_synchronizer.clk
tck => ir_out[0]~reg0.CLK
tck => ir_out[1]~reg0.CLK
tck => DRsize[0].CLK
tck => DRsize[1].CLK
tck => DRsize[2].CLK
tck => internal_sr[0].CLK
tck => internal_sr[1].CLK
tck => internal_sr[2].CLK
tck => internal_sr[3].CLK
tck => internal_sr[4].CLK
tck => internal_sr[5].CLK
tck => internal_sr[6].CLK
tck => internal_sr[7].CLK
tck => internal_sr[8].CLK
tck => internal_sr[9].CLK
tck => internal_sr[10].CLK
tck => internal_sr[11].CLK
tck => internal_sr[12].CLK
tck => internal_sr[13].CLK
tck => internal_sr[14].CLK
tck => internal_sr[15].CLK
tck => internal_sr[16].CLK
tck => internal_sr[17].CLK
tck => internal_sr[18].CLK
tck => internal_sr[19].CLK
tck => internal_sr[20].CLK
tck => internal_sr[21].CLK
tck => internal_sr[22].CLK
tck => internal_sr[23].CLK
tck => internal_sr[24].CLK
tck => internal_sr[25].CLK
tck => internal_sr[26].CLK
tck => internal_sr[27].CLK
tck => internal_sr[28].CLK
tck => internal_sr[29].CLK
tck => internal_sr[30].CLK
tck => internal_sr[31].CLK
tck => internal_sr[32].CLK
tck => internal_sr[33].CLK
tck => internal_sr[34].CLK
tck => internal_sr[35].CLK
tck => internal_sr[36].CLK
tck => internal_sr[37].CLK
tck => altera_std_synchronizer:the_altera_std_synchronizer1.clk
tdi => Mux38.IN0
tdi => Mux39.IN0
tdi => Mux40.IN0
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => internal_sr.DATAB
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
clk => internal_jdo1[0].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[37].CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => jxuir.CLK
clk => sync2_uir.CLK
clk => enable_action_strobe.CLK
clk => update_jdo_strobe.CLK
clk => sync2_udr.CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => altera_std_synchronizer:the_altera_std_synchronizer2.din
vs_uir => altera_std_synchronizer:the_altera_std_synchronizer3.din


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1


|LAB2|uart_com:uart_com_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN


|LAB2|uart_com:uart_com_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN35
cpu_0_data_master_address_to_slave[4] => Equal0.IN34
cpu_0_data_master_address_to_slave[5] => Equal0.IN33
cpu_0_data_master_address_to_slave[6] => Equal0.IN32
cpu_0_data_master_address_to_slave[7] => Equal0.IN31
cpu_0_data_master_address_to_slave[8] => Equal0.IN30
cpu_0_data_master_address_to_slave[9] => Equal0.IN29
cpu_0_data_master_address_to_slave[10] => Equal0.IN28
cpu_0_data_master_address_to_slave[11] => Equal0.IN27
cpu_0_data_master_address_to_slave[12] => Equal0.IN26
cpu_0_data_master_address_to_slave[13] => Equal0.IN25
cpu_0_data_master_address_to_slave[14] => Equal0.IN24
cpu_0_data_master_address_to_slave[15] => Equal0.IN23
cpu_0_data_master_address_to_slave[16] => Equal0.IN22
cpu_0_data_master_address_to_slave[17] => Equal0.IN21
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => internal_av_waitrequest.IN1
av_chipselect => process_2.IN0
av_chipselect => process_2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => process_2.IN1
av_read_n => internal_av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => process_2.IN1
av_write_n => internal_av_waitrequest.IN1
av_writedata[0] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[0]
av_writedata[0] => ien_AF.DATAB
av_writedata[1] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[1]
av_writedata[1] => ien_AE.DATAB
av_writedata[2] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.clk
clk => dataavailable~reg0.CLK
clk => readyfordata~reg0.CLK
clk => internal_av_waitrequest.CLK
clk => woverflow.CLK
clk => ac.CLK
clk => ien_AF.CLK
clk => ien_AE.CLK
clk => read_0.CLK
clk => rvalid.CLK
clk => fifo_wr.CLK
clk => fifo_AF.CLK
clk => fifo_AE.CLK
clk => t_dav.CLK
clk => r_val.CLK
clk => pause_irq.CLK
clk => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.clk
clk => alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic.clk
rst_n => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.rst_n
rst_n => alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_clear
rst_n => jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_clear
rst_n => internal_av_waitrequest.PRESET
rst_n => woverflow.ACLR
rst_n => ac.ACLR
rst_n => ien_AF.ACLR
rst_n => ien_AE.ACLR
rst_n => read_0.ACLR
rst_n => rvalid.ACLR
rst_n => fifo_wr.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_AE.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => pause_irq.ACLR
rst_n => t_dav.PRESET
rst_n => r_val.ACLR


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
wrreq => a_dpfifo_8t21:dpfifo.wreq


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
wrreq => a_dpfifo_8t21:dpfifo.wreq


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LAB2|uart_com:uart_com_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1


|LAB2|uart_com:uart_com_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1
clk => d1_onchip_memory2_0_s1_end_xfer~reg0.CLK
clk => onchip_memory2_0_s1_reg_firsttransfer.CLK
clk => onchip_memory2_0_s1_arb_addend[0].CLK
clk => onchip_memory2_0_s1_arb_addend[1].CLK
clk => onchip_memory2_0_s1_saved_chosen_master_vector[0].CLK
clk => onchip_memory2_0_s1_saved_chosen_master_vector[1].CLK
clk => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.CLK
clk => last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1.CLK
clk => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1.CLK
clk => onchip_memory2_0_s1_slavearbiterlockenable.CLK
clk => onchip_memory2_0_s1_arb_share_counter.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[11] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[12] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[13] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[14] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[15] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_address_to_slave[16] => Equal0.IN35
cpu_0_data_master_address_to_slave[17] => Equal0.IN34
cpu_0_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_0_data_master_latency_counter => LessThan0.IN2
cpu_0_data_master_read => internal_cpu_0_data_master_requests_onchip_memory2_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_onchip_memory2_0_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register_in.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_onchip_memory2_0_s1.IN1
cpu_0_data_master_write => onchip_memory2_0_s1_write.IN1
cpu_0_data_master_writedata[0] => onchip_memory2_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => onchip_memory2_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => onchip_memory2_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => onchip_memory2_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => onchip_memory2_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => onchip_memory2_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => onchip_memory2_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => onchip_memory2_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => onchip_memory2_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => onchip_memory2_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => onchip_memory2_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => onchip_memory2_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => onchip_memory2_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => onchip_memory2_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => onchip_memory2_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => onchip_memory2_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => onchip_memory2_0_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => onchip_memory2_0_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => onchip_memory2_0_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => onchip_memory2_0_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => onchip_memory2_0_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => onchip_memory2_0_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => onchip_memory2_0_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => onchip_memory2_0_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => onchip_memory2_0_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => onchip_memory2_0_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => onchip_memory2_0_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => onchip_memory2_0_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => onchip_memory2_0_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => onchip_memory2_0_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => onchip_memory2_0_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => onchip_memory2_0_s1_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[11] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[12] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[13] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[14] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[15] => A_WE_StdLogicVector.DATAA
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN35
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN34
cpu_0_instruction_master_latency_counter => LessThan1.IN2
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_onchip_memory2_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_requests_onchip_memory2_0_s1.IN1
cpu_0_instruction_master_read => internal_cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in.IN1
onchip_memory2_0_s1_readdata[0] => onchip_memory2_0_s1_readdata_from_sa[0].DATAIN
onchip_memory2_0_s1_readdata[1] => onchip_memory2_0_s1_readdata_from_sa[1].DATAIN
onchip_memory2_0_s1_readdata[2] => onchip_memory2_0_s1_readdata_from_sa[2].DATAIN
onchip_memory2_0_s1_readdata[3] => onchip_memory2_0_s1_readdata_from_sa[3].DATAIN
onchip_memory2_0_s1_readdata[4] => onchip_memory2_0_s1_readdata_from_sa[4].DATAIN
onchip_memory2_0_s1_readdata[5] => onchip_memory2_0_s1_readdata_from_sa[5].DATAIN
onchip_memory2_0_s1_readdata[6] => onchip_memory2_0_s1_readdata_from_sa[6].DATAIN
onchip_memory2_0_s1_readdata[7] => onchip_memory2_0_s1_readdata_from_sa[7].DATAIN
onchip_memory2_0_s1_readdata[8] => onchip_memory2_0_s1_readdata_from_sa[8].DATAIN
onchip_memory2_0_s1_readdata[9] => onchip_memory2_0_s1_readdata_from_sa[9].DATAIN
onchip_memory2_0_s1_readdata[10] => onchip_memory2_0_s1_readdata_from_sa[10].DATAIN
onchip_memory2_0_s1_readdata[11] => onchip_memory2_0_s1_readdata_from_sa[11].DATAIN
onchip_memory2_0_s1_readdata[12] => onchip_memory2_0_s1_readdata_from_sa[12].DATAIN
onchip_memory2_0_s1_readdata[13] => onchip_memory2_0_s1_readdata_from_sa[13].DATAIN
onchip_memory2_0_s1_readdata[14] => onchip_memory2_0_s1_readdata_from_sa[14].DATAIN
onchip_memory2_0_s1_readdata[15] => onchip_memory2_0_s1_readdata_from_sa[15].DATAIN
onchip_memory2_0_s1_readdata[16] => onchip_memory2_0_s1_readdata_from_sa[16].DATAIN
onchip_memory2_0_s1_readdata[17] => onchip_memory2_0_s1_readdata_from_sa[17].DATAIN
onchip_memory2_0_s1_readdata[18] => onchip_memory2_0_s1_readdata_from_sa[18].DATAIN
onchip_memory2_0_s1_readdata[19] => onchip_memory2_0_s1_readdata_from_sa[19].DATAIN
onchip_memory2_0_s1_readdata[20] => onchip_memory2_0_s1_readdata_from_sa[20].DATAIN
onchip_memory2_0_s1_readdata[21] => onchip_memory2_0_s1_readdata_from_sa[21].DATAIN
onchip_memory2_0_s1_readdata[22] => onchip_memory2_0_s1_readdata_from_sa[22].DATAIN
onchip_memory2_0_s1_readdata[23] => onchip_memory2_0_s1_readdata_from_sa[23].DATAIN
onchip_memory2_0_s1_readdata[24] => onchip_memory2_0_s1_readdata_from_sa[24].DATAIN
onchip_memory2_0_s1_readdata[25] => onchip_memory2_0_s1_readdata_from_sa[25].DATAIN
onchip_memory2_0_s1_readdata[26] => onchip_memory2_0_s1_readdata_from_sa[26].DATAIN
onchip_memory2_0_s1_readdata[27] => onchip_memory2_0_s1_readdata_from_sa[27].DATAIN
onchip_memory2_0_s1_readdata[28] => onchip_memory2_0_s1_readdata_from_sa[28].DATAIN
onchip_memory2_0_s1_readdata[29] => onchip_memory2_0_s1_readdata_from_sa[29].DATAIN
onchip_memory2_0_s1_readdata[30] => onchip_memory2_0_s1_readdata_from_sa[30].DATAIN
onchip_memory2_0_s1_readdata[31] => onchip_memory2_0_s1_readdata_from_sa[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.ACLR
reset_n => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.ACLR
reset_n => d1_onchip_memory2_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => onchip_memory2_0_s1_arb_share_counter.ACLR
reset_n => onchip_memory2_0_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1.ACLR
reset_n => onchip_memory2_0_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_memory2_0_s1_saved_chosen_master_vector[1].ACLR
reset_n => onchip_memory2_0_s1_arb_addend[0].PRESET
reset_n => onchip_memory2_0_s1_arb_addend[1].ACLR
reset_n => onchip_memory2_0_s1_reg_firsttransfer.PRESET
reset_n => onchip_memory2_0_s1_reset.DATAIN


|LAB2|uart_com:uart_com_inst|onchip_memory2_0:the_onchip_memory2_0
address[0] => altsyncram:the_altsyncram.address_a[0]
address[1] => altsyncram:the_altsyncram.address_a[1]
address[2] => altsyncram:the_altsyncram.address_a[2]
address[3] => altsyncram:the_altsyncram.address_a[3]
address[4] => altsyncram:the_altsyncram.address_a[4]
address[5] => altsyncram:the_altsyncram.address_a[5]
address[6] => altsyncram:the_altsyncram.address_a[6]
address[7] => altsyncram:the_altsyncram.address_a[7]
address[8] => altsyncram:the_altsyncram.address_a[8]
address[9] => altsyncram:the_altsyncram.address_a[9]
address[10] => altsyncram:the_altsyncram.address_a[10]
address[11] => altsyncram:the_altsyncram.address_a[11]
address[12] => altsyncram:the_altsyncram.address_a[12]
address[13] => altsyncram:the_altsyncram.address_a[13]
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
chipselect => wren.IN0
clk => altsyncram:the_altsyncram.clock0
clken => altsyncram:the_altsyncram.clocken0
reset => ~NO_FANOUT~
write => wren.IN1
writedata[0] => altsyncram:the_altsyncram.data_a[0]
writedata[1] => altsyncram:the_altsyncram.data_a[1]
writedata[2] => altsyncram:the_altsyncram.data_a[2]
writedata[3] => altsyncram:the_altsyncram.data_a[3]
writedata[4] => altsyncram:the_altsyncram.data_a[4]
writedata[5] => altsyncram:the_altsyncram.data_a[5]
writedata[6] => altsyncram:the_altsyncram.data_a[6]
writedata[7] => altsyncram:the_altsyncram.data_a[7]
writedata[8] => altsyncram:the_altsyncram.data_a[8]
writedata[9] => altsyncram:the_altsyncram.data_a[9]
writedata[10] => altsyncram:the_altsyncram.data_a[10]
writedata[11] => altsyncram:the_altsyncram.data_a[11]
writedata[12] => altsyncram:the_altsyncram.data_a[12]
writedata[13] => altsyncram:the_altsyncram.data_a[13]
writedata[14] => altsyncram:the_altsyncram.data_a[14]
writedata[15] => altsyncram:the_altsyncram.data_a[15]
writedata[16] => altsyncram:the_altsyncram.data_a[16]
writedata[17] => altsyncram:the_altsyncram.data_a[17]
writedata[18] => altsyncram:the_altsyncram.data_a[18]
writedata[19] => altsyncram:the_altsyncram.data_a[19]
writedata[20] => altsyncram:the_altsyncram.data_a[20]
writedata[21] => altsyncram:the_altsyncram.data_a[21]
writedata[22] => altsyncram:the_altsyncram.data_a[22]
writedata[23] => altsyncram:the_altsyncram.data_a[23]
writedata[24] => altsyncram:the_altsyncram.data_a[24]
writedata[25] => altsyncram:the_altsyncram.data_a[25]
writedata[26] => altsyncram:the_altsyncram.data_a[26]
writedata[27] => altsyncram:the_altsyncram.data_a[27]
writedata[28] => altsyncram:the_altsyncram.data_a[28]
writedata[29] => altsyncram:the_altsyncram.data_a[29]
writedata[30] => altsyncram:the_altsyncram.data_a[30]
writedata[31] => altsyncram:the_altsyncram.data_a[31]


|LAB2|uart_com:uart_com_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_j6c1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j6c1:auto_generated.data_a[0]
data_a[1] => altsyncram_j6c1:auto_generated.data_a[1]
data_a[2] => altsyncram_j6c1:auto_generated.data_a[2]
data_a[3] => altsyncram_j6c1:auto_generated.data_a[3]
data_a[4] => altsyncram_j6c1:auto_generated.data_a[4]
data_a[5] => altsyncram_j6c1:auto_generated.data_a[5]
data_a[6] => altsyncram_j6c1:auto_generated.data_a[6]
data_a[7] => altsyncram_j6c1:auto_generated.data_a[7]
data_a[8] => altsyncram_j6c1:auto_generated.data_a[8]
data_a[9] => altsyncram_j6c1:auto_generated.data_a[9]
data_a[10] => altsyncram_j6c1:auto_generated.data_a[10]
data_a[11] => altsyncram_j6c1:auto_generated.data_a[11]
data_a[12] => altsyncram_j6c1:auto_generated.data_a[12]
data_a[13] => altsyncram_j6c1:auto_generated.data_a[13]
data_a[14] => altsyncram_j6c1:auto_generated.data_a[14]
data_a[15] => altsyncram_j6c1:auto_generated.data_a[15]
data_a[16] => altsyncram_j6c1:auto_generated.data_a[16]
data_a[17] => altsyncram_j6c1:auto_generated.data_a[17]
data_a[18] => altsyncram_j6c1:auto_generated.data_a[18]
data_a[19] => altsyncram_j6c1:auto_generated.data_a[19]
data_a[20] => altsyncram_j6c1:auto_generated.data_a[20]
data_a[21] => altsyncram_j6c1:auto_generated.data_a[21]
data_a[22] => altsyncram_j6c1:auto_generated.data_a[22]
data_a[23] => altsyncram_j6c1:auto_generated.data_a[23]
data_a[24] => altsyncram_j6c1:auto_generated.data_a[24]
data_a[25] => altsyncram_j6c1:auto_generated.data_a[25]
data_a[26] => altsyncram_j6c1:auto_generated.data_a[26]
data_a[27] => altsyncram_j6c1:auto_generated.data_a[27]
data_a[28] => altsyncram_j6c1:auto_generated.data_a[28]
data_a[29] => altsyncram_j6c1:auto_generated.data_a[29]
data_a[30] => altsyncram_j6c1:auto_generated.data_a[30]
data_a[31] => altsyncram_j6c1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j6c1:auto_generated.address_a[0]
address_a[1] => altsyncram_j6c1:auto_generated.address_a[1]
address_a[2] => altsyncram_j6c1:auto_generated.address_a[2]
address_a[3] => altsyncram_j6c1:auto_generated.address_a[3]
address_a[4] => altsyncram_j6c1:auto_generated.address_a[4]
address_a[5] => altsyncram_j6c1:auto_generated.address_a[5]
address_a[6] => altsyncram_j6c1:auto_generated.address_a[6]
address_a[7] => altsyncram_j6c1:auto_generated.address_a[7]
address_a[8] => altsyncram_j6c1:auto_generated.address_a[8]
address_a[9] => altsyncram_j6c1:auto_generated.address_a[9]
address_a[10] => altsyncram_j6c1:auto_generated.address_a[10]
address_a[11] => altsyncram_j6c1:auto_generated.address_a[11]
address_a[12] => altsyncram_j6c1:auto_generated.address_a[12]
address_a[13] => altsyncram_j6c1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j6c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_j6c1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_j6c1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_j6c1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_j6c1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_j6c1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j6c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_3oa:decode3.data[0]
address_a[12] => decode_3oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_3oa:decode3.data[1]
address_a[13] => decode_3oa:deep_decode.data[1]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a95.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clocken0 => decode_3oa:deep_decode.enable
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
wren_a => decode_3oa:decode3.enable


|LAB2|uart_com:uart_com_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j6c1:auto_generated|decode_3oa:decode3
data[0] => w_anode822w[1].IN0
data[0] => w_anode835w[1].IN1
data[0] => w_anode843w[1].IN0
data[0] => w_anode851w[1].IN1
data[1] => w_anode822w[2].IN0
data[1] => w_anode835w[2].IN0
data[1] => w_anode843w[2].IN1
data[1] => w_anode851w[2].IN1
enable => w_anode822w[1].IN0
enable => w_anode835w[1].IN0
enable => w_anode843w[1].IN0
enable => w_anode851w[1].IN0


|LAB2|uart_com:uart_com_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j6c1:auto_generated|decode_3oa:deep_decode
data[0] => w_anode822w[1].IN0
data[0] => w_anode835w[1].IN1
data[0] => w_anode843w[1].IN0
data[0] => w_anode851w[1].IN1
data[1] => w_anode822w[2].IN0
data[1] => w_anode835w[2].IN0
data[1] => w_anode843w[2].IN1
data[1] => w_anode851w[2].IN1
enable => w_anode822w[1].IN0
enable => w_anode835w[1].IN0
enable => w_anode843w[1].IN0
enable => w_anode851w[1].IN0


|LAB2|uart_com:uart_com_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j6c1:auto_generated|mux_0kb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|LAB2|uart_com:uart_com_inst|pio_0_s1_arbitrator:the_pio_0_s1
clk => d1_pio_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN35
cpu_0_data_master_address_to_slave[5] => Equal0.IN34
cpu_0_data_master_address_to_slave[6] => Equal0.IN33
cpu_0_data_master_address_to_slave[7] => Equal0.IN32
cpu_0_data_master_address_to_slave[8] => Equal0.IN31
cpu_0_data_master_address_to_slave[9] => Equal0.IN30
cpu_0_data_master_address_to_slave[10] => Equal0.IN29
cpu_0_data_master_address_to_slave[11] => Equal0.IN28
cpu_0_data_master_address_to_slave[12] => Equal0.IN27
cpu_0_data_master_address_to_slave[13] => Equal0.IN26
cpu_0_data_master_address_to_slave[14] => Equal0.IN25
cpu_0_data_master_address_to_slave[15] => Equal0.IN24
cpu_0_data_master_address_to_slave[16] => Equal0.IN23
cpu_0_data_master_address_to_slave[17] => Equal0.IN22
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_pio_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_pio_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_pio_0_s1.IN1
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_pio_0_s1.IN1
cpu_0_data_master_read => pio_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_pio_0_s1.IN1
pio_0_s1_readdata[0] => pio_0_s1_readdata_from_sa[0].DATAIN
pio_0_s1_readdata[1] => pio_0_s1_readdata_from_sa[1].DATAIN
pio_0_s1_readdata[2] => pio_0_s1_readdata_from_sa[2].DATAIN
pio_0_s1_readdata[3] => pio_0_s1_readdata_from_sa[3].DATAIN
pio_0_s1_readdata[4] => pio_0_s1_readdata_from_sa[4].DATAIN
pio_0_s1_readdata[5] => pio_0_s1_readdata_from_sa[5].DATAIN
pio_0_s1_readdata[6] => pio_0_s1_readdata_from_sa[6].DATAIN
pio_0_s1_readdata[7] => pio_0_s1_readdata_from_sa[7].DATAIN
pio_0_s1_readdata[8] => pio_0_s1_readdata_from_sa[8].DATAIN
pio_0_s1_readdata[9] => pio_0_s1_readdata_from_sa[9].DATAIN
pio_0_s1_readdata[10] => pio_0_s1_readdata_from_sa[10].DATAIN
pio_0_s1_readdata[11] => pio_0_s1_readdata_from_sa[11].DATAIN
pio_0_s1_readdata[12] => pio_0_s1_readdata_from_sa[12].DATAIN
pio_0_s1_readdata[13] => pio_0_s1_readdata_from_sa[13].DATAIN
pio_0_s1_readdata[14] => pio_0_s1_readdata_from_sa[14].DATAIN
pio_0_s1_readdata[15] => pio_0_s1_readdata_from_sa[15].DATAIN
pio_0_s1_readdata[16] => pio_0_s1_readdata_from_sa[16].DATAIN
pio_0_s1_readdata[17] => pio_0_s1_readdata_from_sa[17].DATAIN
pio_0_s1_readdata[18] => pio_0_s1_readdata_from_sa[18].DATAIN
pio_0_s1_readdata[19] => pio_0_s1_readdata_from_sa[19].DATAIN
pio_0_s1_readdata[20] => pio_0_s1_readdata_from_sa[20].DATAIN
pio_0_s1_readdata[21] => pio_0_s1_readdata_from_sa[21].DATAIN
pio_0_s1_readdata[22] => pio_0_s1_readdata_from_sa[22].DATAIN
pio_0_s1_readdata[23] => pio_0_s1_readdata_from_sa[23].DATAIN
pio_0_s1_readdata[24] => pio_0_s1_readdata_from_sa[24].DATAIN
pio_0_s1_readdata[25] => pio_0_s1_readdata_from_sa[25].DATAIN
pio_0_s1_readdata[26] => pio_0_s1_readdata_from_sa[26].DATAIN
pio_0_s1_readdata[27] => pio_0_s1_readdata_from_sa[27].DATAIN
pio_0_s1_readdata[28] => pio_0_s1_readdata_from_sa[28].DATAIN
pio_0_s1_readdata[29] => pio_0_s1_readdata_from_sa[29].DATAIN
pio_0_s1_readdata[30] => pio_0_s1_readdata_from_sa[30].DATAIN
pio_0_s1_readdata[31] => pio_0_s1_readdata_from_sa[31].DATAIN
reset_n => pio_0_s1_reset_n.DATAIN
reset_n => d1_pio_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|LAB2|uart_com:uart_com_inst|pio_0:the_pio_0
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|LAB2|uart_com:uart_com_inst|pio_1_s1_arbitrator:the_pio_1_s1
clk => d1_pio_1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_1_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_1_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN35
cpu_0_data_master_address_to_slave[5] => Equal0.IN34
cpu_0_data_master_address_to_slave[6] => Equal0.IN33
cpu_0_data_master_address_to_slave[7] => Equal0.IN32
cpu_0_data_master_address_to_slave[8] => Equal0.IN31
cpu_0_data_master_address_to_slave[9] => Equal0.IN30
cpu_0_data_master_address_to_slave[10] => Equal0.IN29
cpu_0_data_master_address_to_slave[11] => Equal0.IN28
cpu_0_data_master_address_to_slave[12] => Equal0.IN27
cpu_0_data_master_address_to_slave[13] => Equal0.IN26
cpu_0_data_master_address_to_slave[14] => Equal0.IN25
cpu_0_data_master_address_to_slave[15] => Equal0.IN24
cpu_0_data_master_address_to_slave[16] => Equal0.IN23
cpu_0_data_master_address_to_slave[17] => Equal0.IN22
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_pio_1_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_pio_1_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_pio_1_s1.IN1
cpu_0_data_master_read => pio_1_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_pio_1_s1.IN1
cpu_0_data_master_write => pio_1_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_1_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => pio_1_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => pio_1_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => pio_1_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => pio_1_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => pio_1_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => pio_1_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => pio_1_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => pio_1_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => pio_1_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => pio_1_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => pio_1_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => pio_1_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => pio_1_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => pio_1_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => pio_1_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => pio_1_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => pio_1_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => pio_1_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => pio_1_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => pio_1_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => pio_1_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => pio_1_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => pio_1_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => pio_1_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => pio_1_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => pio_1_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => pio_1_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => pio_1_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => pio_1_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => pio_1_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => pio_1_s1_writedata[31].DATAIN
pio_1_s1_readdata[0] => pio_1_s1_readdata_from_sa[0].DATAIN
pio_1_s1_readdata[1] => pio_1_s1_readdata_from_sa[1].DATAIN
pio_1_s1_readdata[2] => pio_1_s1_readdata_from_sa[2].DATAIN
pio_1_s1_readdata[3] => pio_1_s1_readdata_from_sa[3].DATAIN
pio_1_s1_readdata[4] => pio_1_s1_readdata_from_sa[4].DATAIN
pio_1_s1_readdata[5] => pio_1_s1_readdata_from_sa[5].DATAIN
pio_1_s1_readdata[6] => pio_1_s1_readdata_from_sa[6].DATAIN
pio_1_s1_readdata[7] => pio_1_s1_readdata_from_sa[7].DATAIN
pio_1_s1_readdata[8] => pio_1_s1_readdata_from_sa[8].DATAIN
pio_1_s1_readdata[9] => pio_1_s1_readdata_from_sa[9].DATAIN
pio_1_s1_readdata[10] => pio_1_s1_readdata_from_sa[10].DATAIN
pio_1_s1_readdata[11] => pio_1_s1_readdata_from_sa[11].DATAIN
pio_1_s1_readdata[12] => pio_1_s1_readdata_from_sa[12].DATAIN
pio_1_s1_readdata[13] => pio_1_s1_readdata_from_sa[13].DATAIN
pio_1_s1_readdata[14] => pio_1_s1_readdata_from_sa[14].DATAIN
pio_1_s1_readdata[15] => pio_1_s1_readdata_from_sa[15].DATAIN
pio_1_s1_readdata[16] => pio_1_s1_readdata_from_sa[16].DATAIN
pio_1_s1_readdata[17] => pio_1_s1_readdata_from_sa[17].DATAIN
pio_1_s1_readdata[18] => pio_1_s1_readdata_from_sa[18].DATAIN
pio_1_s1_readdata[19] => pio_1_s1_readdata_from_sa[19].DATAIN
pio_1_s1_readdata[20] => pio_1_s1_readdata_from_sa[20].DATAIN
pio_1_s1_readdata[21] => pio_1_s1_readdata_from_sa[21].DATAIN
pio_1_s1_readdata[22] => pio_1_s1_readdata_from_sa[22].DATAIN
pio_1_s1_readdata[23] => pio_1_s1_readdata_from_sa[23].DATAIN
pio_1_s1_readdata[24] => pio_1_s1_readdata_from_sa[24].DATAIN
pio_1_s1_readdata[25] => pio_1_s1_readdata_from_sa[25].DATAIN
pio_1_s1_readdata[26] => pio_1_s1_readdata_from_sa[26].DATAIN
pio_1_s1_readdata[27] => pio_1_s1_readdata_from_sa[27].DATAIN
pio_1_s1_readdata[28] => pio_1_s1_readdata_from_sa[28].DATAIN
pio_1_s1_readdata[29] => pio_1_s1_readdata_from_sa[29].DATAIN
pio_1_s1_readdata[30] => pio_1_s1_readdata_from_sa[30].DATAIN
pio_1_s1_readdata[31] => pio_1_s1_readdata_from_sa[31].DATAIN
reset_n => pio_1_s1_reset_n.DATAIN
reset_n => d1_pio_1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|LAB2|uart_com:uart_com_inst|pio_1:the_pio_1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|pio_2_s1_arbitrator:the_pio_2_s1
clk => d1_pio_2_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_2_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_2_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN35
cpu_0_data_master_address_to_slave[5] => Equal0.IN34
cpu_0_data_master_address_to_slave[6] => Equal0.IN33
cpu_0_data_master_address_to_slave[7] => Equal0.IN32
cpu_0_data_master_address_to_slave[8] => Equal0.IN31
cpu_0_data_master_address_to_slave[9] => Equal0.IN30
cpu_0_data_master_address_to_slave[10] => Equal0.IN29
cpu_0_data_master_address_to_slave[11] => Equal0.IN28
cpu_0_data_master_address_to_slave[12] => Equal0.IN27
cpu_0_data_master_address_to_slave[13] => Equal0.IN26
cpu_0_data_master_address_to_slave[14] => Equal0.IN25
cpu_0_data_master_address_to_slave[15] => Equal0.IN24
cpu_0_data_master_address_to_slave[16] => Equal0.IN23
cpu_0_data_master_address_to_slave[17] => Equal0.IN22
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_pio_2_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_pio_2_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_pio_2_s1.IN1
cpu_0_data_master_read => pio_2_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_pio_2_s1.IN1
cpu_0_data_master_write => pio_2_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_2_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => pio_2_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => pio_2_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => pio_2_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => pio_2_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => pio_2_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => pio_2_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => pio_2_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => pio_2_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => pio_2_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => pio_2_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => pio_2_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => pio_2_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => pio_2_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => pio_2_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => pio_2_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => pio_2_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => pio_2_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => pio_2_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => pio_2_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => pio_2_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => pio_2_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => pio_2_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => pio_2_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => pio_2_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => pio_2_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => pio_2_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => pio_2_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => pio_2_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => pio_2_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => pio_2_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => pio_2_s1_writedata[31].DATAIN
pio_2_s1_readdata[0] => pio_2_s1_readdata_from_sa[0].DATAIN
pio_2_s1_readdata[1] => pio_2_s1_readdata_from_sa[1].DATAIN
pio_2_s1_readdata[2] => pio_2_s1_readdata_from_sa[2].DATAIN
pio_2_s1_readdata[3] => pio_2_s1_readdata_from_sa[3].DATAIN
pio_2_s1_readdata[4] => pio_2_s1_readdata_from_sa[4].DATAIN
pio_2_s1_readdata[5] => pio_2_s1_readdata_from_sa[5].DATAIN
pio_2_s1_readdata[6] => pio_2_s1_readdata_from_sa[6].DATAIN
pio_2_s1_readdata[7] => pio_2_s1_readdata_from_sa[7].DATAIN
pio_2_s1_readdata[8] => pio_2_s1_readdata_from_sa[8].DATAIN
pio_2_s1_readdata[9] => pio_2_s1_readdata_from_sa[9].DATAIN
pio_2_s1_readdata[10] => pio_2_s1_readdata_from_sa[10].DATAIN
pio_2_s1_readdata[11] => pio_2_s1_readdata_from_sa[11].DATAIN
pio_2_s1_readdata[12] => pio_2_s1_readdata_from_sa[12].DATAIN
pio_2_s1_readdata[13] => pio_2_s1_readdata_from_sa[13].DATAIN
pio_2_s1_readdata[14] => pio_2_s1_readdata_from_sa[14].DATAIN
pio_2_s1_readdata[15] => pio_2_s1_readdata_from_sa[15].DATAIN
pio_2_s1_readdata[16] => pio_2_s1_readdata_from_sa[16].DATAIN
pio_2_s1_readdata[17] => pio_2_s1_readdata_from_sa[17].DATAIN
pio_2_s1_readdata[18] => pio_2_s1_readdata_from_sa[18].DATAIN
pio_2_s1_readdata[19] => pio_2_s1_readdata_from_sa[19].DATAIN
pio_2_s1_readdata[20] => pio_2_s1_readdata_from_sa[20].DATAIN
pio_2_s1_readdata[21] => pio_2_s1_readdata_from_sa[21].DATAIN
pio_2_s1_readdata[22] => pio_2_s1_readdata_from_sa[22].DATAIN
pio_2_s1_readdata[23] => pio_2_s1_readdata_from_sa[23].DATAIN
pio_2_s1_readdata[24] => pio_2_s1_readdata_from_sa[24].DATAIN
pio_2_s1_readdata[25] => pio_2_s1_readdata_from_sa[25].DATAIN
pio_2_s1_readdata[26] => pio_2_s1_readdata_from_sa[26].DATAIN
pio_2_s1_readdata[27] => pio_2_s1_readdata_from_sa[27].DATAIN
pio_2_s1_readdata[28] => pio_2_s1_readdata_from_sa[28].DATAIN
pio_2_s1_readdata[29] => pio_2_s1_readdata_from_sa[29].DATAIN
pio_2_s1_readdata[30] => pio_2_s1_readdata_from_sa[30].DATAIN
pio_2_s1_readdata[31] => pio_2_s1_readdata_from_sa[31].DATAIN
reset_n => pio_2_s1_reset_n.DATAIN
reset_n => d1_pio_2_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|LAB2|uart_com:uart_com_inst|pio_2:the_pio_2
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|pio_3_s1_arbitrator:the_pio_3_s1
clk => d1_pio_3_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pio_3_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pio_3_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN35
cpu_0_data_master_address_to_slave[5] => Equal0.IN34
cpu_0_data_master_address_to_slave[6] => Equal0.IN33
cpu_0_data_master_address_to_slave[7] => Equal0.IN32
cpu_0_data_master_address_to_slave[8] => Equal0.IN31
cpu_0_data_master_address_to_slave[9] => Equal0.IN30
cpu_0_data_master_address_to_slave[10] => Equal0.IN29
cpu_0_data_master_address_to_slave[11] => Equal0.IN28
cpu_0_data_master_address_to_slave[12] => Equal0.IN27
cpu_0_data_master_address_to_slave[13] => Equal0.IN26
cpu_0_data_master_address_to_slave[14] => Equal0.IN25
cpu_0_data_master_address_to_slave[15] => Equal0.IN24
cpu_0_data_master_address_to_slave[16] => Equal0.IN23
cpu_0_data_master_address_to_slave[17] => Equal0.IN22
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_pio_3_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_pio_3_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_pio_3_s1.IN1
cpu_0_data_master_read => pio_3_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_pio_3_s1.IN1
cpu_0_data_master_write => pio_3_s1_write_n.IN1
cpu_0_data_master_writedata[0] => pio_3_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => pio_3_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => pio_3_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => pio_3_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => pio_3_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => pio_3_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => pio_3_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => pio_3_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => pio_3_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => pio_3_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => pio_3_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => pio_3_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => pio_3_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => pio_3_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => pio_3_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => pio_3_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => pio_3_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => pio_3_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => pio_3_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => pio_3_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => pio_3_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => pio_3_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => pio_3_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => pio_3_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => pio_3_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => pio_3_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => pio_3_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => pio_3_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => pio_3_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => pio_3_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => pio_3_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => pio_3_s1_writedata[31].DATAIN
pio_3_s1_readdata[0] => pio_3_s1_readdata_from_sa[0].DATAIN
pio_3_s1_readdata[1] => pio_3_s1_readdata_from_sa[1].DATAIN
pio_3_s1_readdata[2] => pio_3_s1_readdata_from_sa[2].DATAIN
pio_3_s1_readdata[3] => pio_3_s1_readdata_from_sa[3].DATAIN
pio_3_s1_readdata[4] => pio_3_s1_readdata_from_sa[4].DATAIN
pio_3_s1_readdata[5] => pio_3_s1_readdata_from_sa[5].DATAIN
pio_3_s1_readdata[6] => pio_3_s1_readdata_from_sa[6].DATAIN
pio_3_s1_readdata[7] => pio_3_s1_readdata_from_sa[7].DATAIN
pio_3_s1_readdata[8] => pio_3_s1_readdata_from_sa[8].DATAIN
pio_3_s1_readdata[9] => pio_3_s1_readdata_from_sa[9].DATAIN
pio_3_s1_readdata[10] => pio_3_s1_readdata_from_sa[10].DATAIN
pio_3_s1_readdata[11] => pio_3_s1_readdata_from_sa[11].DATAIN
pio_3_s1_readdata[12] => pio_3_s1_readdata_from_sa[12].DATAIN
pio_3_s1_readdata[13] => pio_3_s1_readdata_from_sa[13].DATAIN
pio_3_s1_readdata[14] => pio_3_s1_readdata_from_sa[14].DATAIN
pio_3_s1_readdata[15] => pio_3_s1_readdata_from_sa[15].DATAIN
pio_3_s1_readdata[16] => pio_3_s1_readdata_from_sa[16].DATAIN
pio_3_s1_readdata[17] => pio_3_s1_readdata_from_sa[17].DATAIN
pio_3_s1_readdata[18] => pio_3_s1_readdata_from_sa[18].DATAIN
pio_3_s1_readdata[19] => pio_3_s1_readdata_from_sa[19].DATAIN
pio_3_s1_readdata[20] => pio_3_s1_readdata_from_sa[20].DATAIN
pio_3_s1_readdata[21] => pio_3_s1_readdata_from_sa[21].DATAIN
pio_3_s1_readdata[22] => pio_3_s1_readdata_from_sa[22].DATAIN
pio_3_s1_readdata[23] => pio_3_s1_readdata_from_sa[23].DATAIN
pio_3_s1_readdata[24] => pio_3_s1_readdata_from_sa[24].DATAIN
pio_3_s1_readdata[25] => pio_3_s1_readdata_from_sa[25].DATAIN
pio_3_s1_readdata[26] => pio_3_s1_readdata_from_sa[26].DATAIN
pio_3_s1_readdata[27] => pio_3_s1_readdata_from_sa[27].DATAIN
pio_3_s1_readdata[28] => pio_3_s1_readdata_from_sa[28].DATAIN
pio_3_s1_readdata[29] => pio_3_s1_readdata_from_sa[29].DATAIN
pio_3_s1_readdata[30] => pio_3_s1_readdata_from_sa[30].DATAIN
pio_3_s1_readdata[31] => pio_3_s1_readdata_from_sa[31].DATAIN
reset_n => pio_3_s1_reset_n.DATAIN
reset_n => d1_pio_3_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|LAB2|uart_com:uart_com_inst|pio_3:the_pio_3
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => process_0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|LAB2|uart_com:uart_com_inst|timer_0_s1_arbitrator:the_timer_0_s1
clk => d1_timer_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => timer_0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => timer_0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => timer_0_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN35
cpu_0_data_master_address_to_slave[6] => Equal0.IN34
cpu_0_data_master_address_to_slave[7] => Equal0.IN33
cpu_0_data_master_address_to_slave[8] => Equal0.IN32
cpu_0_data_master_address_to_slave[9] => Equal0.IN31
cpu_0_data_master_address_to_slave[10] => Equal0.IN30
cpu_0_data_master_address_to_slave[11] => Equal0.IN29
cpu_0_data_master_address_to_slave[12] => Equal0.IN28
cpu_0_data_master_address_to_slave[13] => Equal0.IN27
cpu_0_data_master_address_to_slave[14] => Equal0.IN26
cpu_0_data_master_address_to_slave[15] => Equal0.IN25
cpu_0_data_master_address_to_slave[16] => Equal0.IN24
cpu_0_data_master_address_to_slave[17] => Equal0.IN23
cpu_0_data_master_latency_counter => internal_cpu_0_data_master_qualified_request_timer_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_requests_timer_0_s1.IN0
cpu_0_data_master_read => internal_cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_read => timer_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => internal_cpu_0_data_master_requests_timer_0_s1.IN1
cpu_0_data_master_write => timer_0_s1_write_n.IN1
cpu_0_data_master_writedata[0] => timer_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => timer_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => timer_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => timer_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => timer_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => timer_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => timer_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => timer_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => timer_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => timer_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => timer_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => timer_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => timer_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => timer_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => timer_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => timer_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_0_s1_reset_n.DATAIN
reset_n => d1_timer_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_0_s1_irq => timer_0_s1_irq_from_sa.DATAIN
timer_0_s1_readdata[0] => timer_0_s1_readdata_from_sa[0].DATAIN
timer_0_s1_readdata[1] => timer_0_s1_readdata_from_sa[1].DATAIN
timer_0_s1_readdata[2] => timer_0_s1_readdata_from_sa[2].DATAIN
timer_0_s1_readdata[3] => timer_0_s1_readdata_from_sa[3].DATAIN
timer_0_s1_readdata[4] => timer_0_s1_readdata_from_sa[4].DATAIN
timer_0_s1_readdata[5] => timer_0_s1_readdata_from_sa[5].DATAIN
timer_0_s1_readdata[6] => timer_0_s1_readdata_from_sa[6].DATAIN
timer_0_s1_readdata[7] => timer_0_s1_readdata_from_sa[7].DATAIN
timer_0_s1_readdata[8] => timer_0_s1_readdata_from_sa[8].DATAIN
timer_0_s1_readdata[9] => timer_0_s1_readdata_from_sa[9].DATAIN
timer_0_s1_readdata[10] => timer_0_s1_readdata_from_sa[10].DATAIN
timer_0_s1_readdata[11] => timer_0_s1_readdata_from_sa[11].DATAIN
timer_0_s1_readdata[12] => timer_0_s1_readdata_from_sa[12].DATAIN
timer_0_s1_readdata[13] => timer_0_s1_readdata_from_sa[13].DATAIN
timer_0_s1_readdata[14] => timer_0_s1_readdata_from_sa[14].DATAIN
timer_0_s1_readdata[15] => timer_0_s1_readdata_from_sa[15].DATAIN


|LAB2|uart_com:uart_com_inst|timer_0:the_timer_0
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[0] => Equal3.IN63
address[0] => Equal4.IN63
address[0] => Equal5.IN63
address[0] => Equal6.IN63
address[1] => Equal1.IN62
address[1] => Equal2.IN62
address[1] => Equal3.IN62
address[1] => Equal4.IN62
address[1] => Equal5.IN62
address[1] => Equal6.IN62
address[2] => Equal1.IN61
address[2] => Equal2.IN61
address[2] => Equal3.IN61
address[2] => Equal4.IN61
address[2] => Equal5.IN61
address[2] => Equal6.IN61
chipselect => period_h_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].ACLR
reset_n => internal_counter[2].ACLR
reset_n => internal_counter[3].ACLR
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].ACLR
reset_n => period_l_register[2].ACLR
reset_n => period_l_register[3].ACLR
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].ACLR
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_h_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN


|LAB2|uart_com:uart_com_inst|uart_com_reset_clk_0_domain_synch_module:uart_com_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


