;┌───────────────────────────┐
;│░█▀█░█▀▄░█▀▀░░░░█▀█░█▀▀░█▄█│
;│░█▀█░█░█░█░░░░░░█▀█░▀▀█░█░█│
;│░▀░▀░▀▀░░▀▀▀░▀░░▀░▀░▀▀▀░▀░▀│
;│░@student░Akeem░Morgan░░░░░│
;│░@student░no░N00427948░░░░░│
;└───────────────────────────┘

initADC:
	ldi		r24,1<<REFS0		; Sets the REFS0 to 1 for 5V vref
	sts		ADMUX,r24
	ldi		r24,0x87			; Enable ADC and select clock/128
	sts		ADCSRA,r24
	ret

; Channel to read in r24
; Value returned in r24,r25
readADCch:
	ldi		r30,ADMUX
	ldi		r31,0x00
	ld		r25,Z
	andi	r24,0x07			; makes sure channel 0-7
	andi	r25,0xF8			; clears bottom 3 bits before OR
	or		r24,r25
	st		Z,r24
	ldi		r30,ADCSRA
	ldi		r31,0x00
	ld		r24,Z
	ori		r24,0x40
	st		Z,r24
poll:
	ld		r24,Z
	sbrc	r24,6				; Loop until conversion complete
	rjmp	poll
	lds		r24,ADCL			; Read low and high byte
	lds		r25,ADCH
	ret