/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire [16:0] _01_;
  reg [45:0] _02_;
  reg [5:0] _03_;
  reg [4:0] _04_;
  reg [21:0] _05_;
  wire [21:0] _06_;
  wire [9:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_10z[2];
  assign celloutsig_0_69z = ~(celloutsig_0_33z[1] & 1'h0);
  assign celloutsig_0_16z = ~(celloutsig_0_15z | celloutsig_0_11z[1]);
  assign celloutsig_0_15z = ~celloutsig_0_6z;
  assign celloutsig_0_48z = ~((celloutsig_0_39z | celloutsig_0_21z[6]) & celloutsig_0_16z);
  assign celloutsig_0_24z = ~(celloutsig_0_15z ^ celloutsig_0_19z[6]);
  assign celloutsig_0_68z = { celloutsig_0_1z[6], celloutsig_0_38z, celloutsig_0_37z } + { celloutsig_0_3z[2:1], celloutsig_0_54z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_29z[2], celloutsig_0_0z, celloutsig_0_34z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { in_data[42:40], celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 46'h000000000000;
    else _02_ <= in_data[156:111];
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 5'h00;
    else _04_ <= celloutsig_1_4z[5:1];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 22'h000000;
    else _05_ <= in_data[27:6];
  reg [21:0] _19_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 22'h000000;
    else _19_ <= { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_14z };
  assign { _06_[21:18], _01_, _06_[0] } = _19_;
  assign celloutsig_0_10z = celloutsig_0_1z[5:0] / { 1'h1, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_27z[10:4], celloutsig_0_17z } == { celloutsig_0_27z[7:3], 1'h0, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_35z = celloutsig_0_19z[5:2] == { celloutsig_0_33z[4:2], celloutsig_0_6z };
  assign celloutsig_1_5z = _02_[21:19] <= celloutsig_1_4z[4:2];
  assign celloutsig_1_18z = celloutsig_1_7z[18:4] <= celloutsig_1_7z[16:2];
  assign celloutsig_0_5z = in_data[89:81] < celloutsig_0_1z[8:0];
  assign celloutsig_0_54z = { celloutsig_0_11z[4], celloutsig_0_17z, _06_[21:18], _01_, _06_[0], celloutsig_0_29z } < { _00_[11:5], celloutsig_0_2z, celloutsig_0_48z, celloutsig_0_16z, celloutsig_0_47z, 1'h0, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_6z = { celloutsig_0_1z[4:3], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } < in_data[49:36];
  assign celloutsig_1_8z = celloutsig_1_1z[3:0] < celloutsig_1_6z[9:6];
  assign celloutsig_0_22z = celloutsig_0_21z[12:9] < celloutsig_0_19z[3:0];
  assign celloutsig_1_7z = { in_data[190:168], celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[7:0], celloutsig_1_4z };
  assign celloutsig_0_25z = _05_[15:12] % { 1'h1, celloutsig_0_11z[2:0] };
  assign celloutsig_0_27z = { celloutsig_0_1z[8:1], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_2z } % { 1'h1, _03_[2], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_1_1z = _02_[18:3] % { 1'h1, _02_[14:0] };
  assign celloutsig_1_4z = { _02_[23:12], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[13:3], celloutsig_1_2z[2:1], in_data[96] };
  assign celloutsig_1_6z = { in_data[138:132], celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, in_data[121:113], celloutsig_1_5z };
  assign celloutsig_0_28z = { _03_[5:1], celloutsig_0_22z, celloutsig_0_19z } % { 1'h1, celloutsig_0_27z[11:0] };
  assign celloutsig_1_2z = - _02_[20:18];
  assign celloutsig_0_30z = { celloutsig_0_29z[1], 2'h0, celloutsig_0_25z, 1'h0, celloutsig_0_2z } !== { celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_39z = & { celloutsig_0_16z, celloutsig_0_0z[5:0] };
  assign celloutsig_0_4z = & { in_data[68:65], in_data[17:2] };
  assign celloutsig_0_2z = & in_data[68:65];
  assign celloutsig_0_37z = | { celloutsig_0_1z[7:5], celloutsig_0_34z };
  assign celloutsig_0_38z = | { celloutsig_0_0z[7:5], celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_25z };
  assign celloutsig_0_17z = | { celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[69:60] >> in_data[26:17];
  assign celloutsig_1_16z = { celloutsig_1_15z[14:9], celloutsig_1_11z } >> _02_[28:17];
  assign celloutsig_0_18z = { _05_[19:7], celloutsig_0_14z } >> { celloutsig_0_11z[0], celloutsig_0_10z, celloutsig_0_15z, _03_, celloutsig_0_3z };
  assign celloutsig_0_19z = { in_data[4], 1'h0, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_5z } >> { celloutsig_0_18z[16:13], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_19z[1:0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_5z } >> { celloutsig_0_10z[3:0], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_5z } >> celloutsig_0_19z[4:2];
  assign celloutsig_1_11z = { in_data[157:153], celloutsig_1_5z } << in_data[108:103];
  assign celloutsig_0_47z = { _01_[8:3], celloutsig_0_35z } >> { celloutsig_0_18z[8:6], celloutsig_0_30z, celloutsig_0_26z };
  assign celloutsig_1_15z = { _04_[3:0], _04_, celloutsig_1_8z, celloutsig_1_11z } >> { celloutsig_1_3z[14:0], celloutsig_1_5z };
  assign celloutsig_0_1z = celloutsig_0_0z >> celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_1z[6:3] >> { celloutsig_0_3z[2], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_21z = { in_data[72:61], celloutsig_0_15z } >> { celloutsig_0_19z[4:3], celloutsig_0_17z, celloutsig_0_14z, _03_ };
  assign celloutsig_0_29z = { in_data[65], celloutsig_0_3z } >> { celloutsig_0_28z[7:5], celloutsig_0_4z };
  assign celloutsig_1_3z = in_data[149:124] >>> { in_data[151:145], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = { celloutsig_0_0z[7:6], celloutsig_0_2z } >>> celloutsig_0_1z[8:6];
  assign celloutsig_0_33z = celloutsig_0_28z[8:1] - { _06_[20:18], _01_[16:12] };
  assign celloutsig_1_19z = celloutsig_1_16z[4:2] - { celloutsig_1_6z[7:6], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } ~^ { in_data[23:21], celloutsig_0_2z, celloutsig_0_6z };
  assign _06_[17:1] = _01_;
  assign { out_data[128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
