// Seed: 118553435
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    output wire id_8,
    output supply1 id_9,
    output tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output tri id_17
);
  logic id_19;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd92,
    parameter id_3 = 32'd52
) (
    output logic id_0,
    input tri0 id_1,
    input wand _id_2,
    input tri0 _id_3,
    input uwire id_4,
    output tri id_5,
    output wor id_6,
    input supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    output wire id_12
);
  final begin : LABEL_0
    id_0 <= id_1;
  end
  module_0 modCall_1 (
      id_11,
      id_7,
      id_1,
      id_7,
      id_9,
      id_1,
      id_10,
      id_6,
      id_12,
      id_6,
      id_12,
      id_8,
      id_4,
      id_12,
      id_4,
      id_4,
      id_10,
      id_12
  );
  assign id_9 = id_1;
  logic [id_3 : id_2  -  -1] id_14;
  assign id_0  = 1;
  assign id_12 = (-1);
  assign id_11 = id_8;
endmodule
