<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn240920214442"></A><B><U><big>pn240920214442</big></U></B>
#Start recording tcl command: 9/20/2024 15:25:05
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_src remove "F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/ALU.vhd" "F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/CU.vhd" "F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/FMC_COM.vhd"
prj_run Export -impl syn -task Jedecgen
prj_run Synthesis -impl syn -task Lattice_Synthesis
prj_run Synthesis -impl syn -task Lattice_Synthesis
prj_run Synthesis -impl syn -task Lattice_Synthesis
prj_run Synthesis -impl syn -task Lattice_Synthesis
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_src add "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA_SIM/PizzaFPGA_SIM.spf"
prj_src add "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA_SIM/PizzaFPGA_SIM.spf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task TimingSimFileVHD
prj_run Export -impl syn -task Bitgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen -forceAll
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
#Stop recording: 9/20/2024 21:44:42



<A name="pn240922151740"></A><B><U><big>pn240922151740</big></U></B>
#Start recording tcl command: 9/22/2024 14:29:24
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
#Stop recording: 9/22/2024 15:17:40



<A name="pn240925232230"></A><B><U><big>pn240925232230</big></U></B>
#Start recording tcl command: 9/25/2024 21:44:52
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_src add "F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/PRINT_FLAG.vhd" "F:/Gits/Challenge-154/src/PizzaFPGA/vhdl/FSM_CHALL.vhd"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_src remove "F:/Gits/Challenge-154/src/PizzaFPGA/testbench/testbench.spf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Bitgen
prj_run Export -impl syn -task TimingSimFileVHD
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task TimingSimFileVHD
prj_run Export -impl syn -task TimingSimFileVHD
prj_run Export -impl syn -task TimingSimFileVHD
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Bitgen
#Stop recording: 9/25/2024 23:22:30



<A name="pn240926114715"></A><B><U><big>pn240926114715</big></U></B>
#Start recording tcl command: 9/26/2024 10:47:08
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Bitgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Bitgen
prj_run Export -impl syn -task Bitgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Bitgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
#Stop recording: 9/26/2024 11:47:15



<A name="pn240930140903"></A><B><U><big>pn240930140903</big></U></B>
#Start recording tcl command: 9/30/2024 14:00:01
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_project close
#Stop recording: 9/30/2024 14:09:03



<A name="pn240930142053"></A><B><U><big>pn240930142053</big></U></B>
#Start recording tcl command: 9/30/2024 14:09:07
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Jedecgen
#Stop recording: 9/30/2024 14:20:53



<A name="pn241001115824"></A><B><U><big>pn241001115824</big></U></B>
#Start recording tcl command: 10/1/2024 10:52:34
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task TimingSimFileVHD
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Bitgen
#Stop recording: 10/1/2024 11:58:24



<A name="pn241005101031"></A><B><U><big>pn241005101031</big></U></B>
#Start recording tcl command: 10/5/2024 09:59:44
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
#Stop recording: 10/5/2024 10:10:31



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
