{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577348073179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577348073185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 10:14:33 2019 " "Processing started: Thu Dec 26 10:14:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577348073185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348073185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348073185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577348073542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577348073542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-structural " "Found design unit 1: bcd-structural" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081895 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348081895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behavioral " "Found design unit 1: mux_2x1-behavioral" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/mux_2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081900 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348081900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavioral " "Found design unit 1: D_FF-behavioral" {  } { { "D_FF.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/D_FF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081905 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348081905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-arch " "Found design unit 1: clock_divider-arch" {  } { { "clock_divider.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081910 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348081910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-structural " "Found design unit 1: binary_counter-structural" {  } { { "binary_counter.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081915 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348081915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348081915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577348081945 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_Ds bcd.vhd(40) " "VHDL Signal Declaration warning at bcd.vhd(40): used explicit default value for signal \"w_Ds\" because signal was never assigned a value" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1577348081946 "|bcd"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_EN bcd.vhd(41) " "VHDL Signal Declaration warning at bcd.vhd(41): used explicit default value for signal \"w_EN\" because signal was never assigned a value" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1577348081946 "|bcd"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_RST bcd.vhd(42) " "VHDL Signal Declaration warning at bcd.vhd(42): used explicit default value for signal \"w_RST\" because signal was never assigned a value" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1577348081946 "|bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_0 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_0\"" {  } { { "bcd.vhd" "clock_divider_0" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348081948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter binary_counter:binary_counter_0 " "Elaborating entity \"binary_counter\" for hierarchy \"binary_counter:binary_counter_0\"" {  } { { "bcd.vhd" "binary_counter_0" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348081950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 binary_counter:binary_counter_0\|mux_2x1:\\GEN_BLOX:0:MUXx " "Elaborating entity \"mux_2x1\" for hierarchy \"binary_counter:binary_counter_0\|mux_2x1:\\GEN_BLOX:0:MUXx\"" {  } { { "binary_counter.vhd" "\\GEN_BLOX:0:MUXx" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348081952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF binary_counter:binary_counter_0\|D_FF:\\GEN_BLOX:0:DFFx " "Elaborating entity \"D_FF\" for hierarchy \"binary_counter:binary_counter_0\|D_FF:\\GEN_BLOX:0:DFFx\"" {  } { { "binary_counter.vhd" "\\GEN_BLOX:0:DFFx" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348081954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577348082653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577348083068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348083068 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_EN_bcd " "No output dependent on input pin \"i_EN_bcd\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348083119 "|bcd|i_EN_bcd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RST_bcd " "No output dependent on input pin \"i_RST_bcd\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348083119 "|bcd|i_RST_bcd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[0\] " "No output dependent on input pin \"i_Ds_bcd\[0\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348083119 "|bcd|i_Ds_bcd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[1\] " "No output dependent on input pin \"i_Ds_bcd\[1\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348083119 "|bcd|i_Ds_bcd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[2\] " "No output dependent on input pin \"i_Ds_bcd\[2\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348083119 "|bcd|i_Ds_bcd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[3\] " "No output dependent on input pin \"i_Ds_bcd\[3\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348083119 "|bcd|i_Ds_bcd[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577348083119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577348083120 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577348083120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577348083120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577348083120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577348083142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 10:14:43 2019 " "Processing ended: Thu Dec 26 10:14:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577348083142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577348083142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577348083142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348083142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1577348084320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577348084326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 10:14:44 2019 " "Processing started: Thu Dec 26 10:14:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577348084326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577348084326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bcd -c bcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577348084326 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577348084417 ""}
{ "Info" "0" "" "Project  = bcd" {  } {  } 0 0 "Project  = bcd" 0 0 "Fitter" 0 0 1577348084418 ""}
{ "Info" "0" "" "Revision = bcd" {  } {  } 0 0 "Revision = bcd" 0 0 "Fitter" 0 0 1577348084418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577348084504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577348084505 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bcd EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"bcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577348084511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577348084553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577348084553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577348084638 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577348084642 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577348084757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577348084757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577348084757 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577348084757 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577348084758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577348084758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577348084758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577348084758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577348084758 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577348084758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577348084760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bcd.sdc " "Synopsys Design Constraints File file not found: 'bcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577348085056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577348085056 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1577348085057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577348085058 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577348085058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK_board~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_CLK_board~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577348085066 ""}  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577348085066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_0\|s_out  " "Automatically promoted node clock_divider:clock_divider_0\|s_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577348085067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_0\|s_out~0 " "Destination node clock_divider:clock_divider_0\|s_out~0" {  } { { "clock_divider.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/clock_divider.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577348085067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_clk_DEBUG~output " "Destination node o_clk_DEBUG~output" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1577348085067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1577348085067 ""}  } { { "clock_divider.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/clock_divider.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577348085067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577348085225 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577348085225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577348085225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577348085226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577348085226 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577348085226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577348085227 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577348085227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577348085227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1577348085227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577348085227 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577348085238 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1577348085243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577348085582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577348085610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577348085619 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577348085919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577348085919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577348086099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577348086421 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577348086421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1577348086564 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577348086564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577348086567 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577348086676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577348086680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577348086783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577348086783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577348086896 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577348087207 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_EN_bcd 3.3-V LVTTL 59 " "Pin i_EN_bcd uses I/O standard 3.3-V LVTTL at 59" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_EN_bcd } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_EN_bcd" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_RST_bcd 3.3-V LVTTL 64 " "Pin i_RST_bcd uses I/O standard 3.3-V LVTTL at 64" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_RST_bcd } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_RST_bcd" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_Ds_bcd\[0\] 3.3-V LVTTL 53 " "Pin i_Ds_bcd\[0\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_Ds_bcd[0] } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_Ds_bcd\[0\]" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_Ds_bcd\[1\] 3.3-V LVTTL 54 " "Pin i_Ds_bcd\[1\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_Ds_bcd[1] } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_Ds_bcd\[1\]" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_Ds_bcd\[2\] 3.3-V LVTTL 55 " "Pin i_Ds_bcd\[2\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_Ds_bcd[2] } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_Ds_bcd\[2\]" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_Ds_bcd\[3\] 3.3-V LVTTL 58 " "Pin i_Ds_bcd\[3\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_Ds_bcd[3] } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_Ds_bcd\[3\]" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_LOAD_bcd 3.3-V LVTTL 60 " "Pin i_LOAD_bcd uses I/O standard 3.3-V LVTTL at 60" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_LOAD_bcd } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_LOAD_bcd" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_CLK_board 3.3-V LVTTL 23 " "Pin i_CLK_board uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { i_CLK_board } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_CLK_board" } } } } { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1577348087385 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1577348087385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/output_files/bcd.fit.smsg " "Generated suppressed messages file C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/output_files/bcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577348087420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5557 " "Peak virtual memory: 5557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577348087750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 10:14:47 2019 " "Processing ended: Thu Dec 26 10:14:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577348087750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577348087750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577348087750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577348087750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577348088760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577348088766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 10:14:48 2019 " "Processing started: Thu Dec 26 10:14:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577348088766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577348088766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bcd -c bcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577348088766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1577348089012 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577348089245 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577348089260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577348089436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 10:14:49 2019 " "Processing ended: Thu Dec 26 10:14:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577348089436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577348089436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577348089436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577348089436 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577348090045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577348090607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577348090613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 10:14:50 2019 " "Processing started: Thu Dec 26 10:14:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577348090613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1577348090613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bcd -c bcd " "Command: quartus_sta bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1577348090613 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1577348090706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1577348090860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1577348090860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348090903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348090904 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bcd.sdc " "Synopsys Design Constraints File file not found: 'bcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1577348091036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091037 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK_board i_CLK_board " "create_clock -period 1.000 -name i_CLK_board i_CLK_board" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577348091037 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_0\|s_out clock_divider:clock_divider_0\|s_out " "create_clock -period 1.000 -name clock_divider:clock_divider_0\|s_out clock_divider:clock_divider_0\|s_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577348091037 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577348091037 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1577348091038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577348091038 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1577348091039 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577348091067 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577348091084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577348091084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.191 " "Worst-case setup slack is -4.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.191             -80.500 i_CLK_board  " "   -4.191             -80.500 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -1.852 clock_divider:clock_divider_0\|s_out  " "   -0.640              -1.852 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clock_divider:clock_divider_0\|s_out  " "    0.453               0.000 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 i_CLK_board  " "    0.761               0.000 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577348091098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577348091103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 i_CLK_board  " "   -3.000             -52.071 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 clock_divider:clock_divider_0\|s_out  " "   -1.487              -5.948 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577348091143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577348091159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577348091303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577348091356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577348091364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577348091364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.882 " "Worst-case setup slack is -3.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882             -68.894 i_CLK_board  " "   -3.882             -68.894 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -1.412 clock_divider:clock_divider_0\|s_out  " "   -0.494              -1.412 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_divider:clock_divider_0\|s_out  " "    0.402               0.000 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 i_CLK_board  " "    0.704               0.000 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577348091382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577348091388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.071 i_CLK_board  " "   -3.000             -52.071 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 clock_divider:clock_divider_0\|s_out  " "   -1.487              -5.948 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091394 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577348091433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577348091534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577348091535 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577348091535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.240 " "Worst-case setup slack is -1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240             -17.305 i_CLK_board  " "   -1.240             -17.305 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clock_divider:clock_divider_0\|s_out  " "    0.270               0.000 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_divider:clock_divider_0\|s_out  " "    0.187               0.000 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 i_CLK_board  " "    0.303               0.000 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577348091553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577348091559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.754 i_CLK_board  " "   -3.000             -45.754 i_CLK_board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divider:clock_divider_0\|s_out  " "   -1.000              -4.000 clock_divider:clock_divider_0\|s_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577348091593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577348091593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577348091974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577348091975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577348092046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 10:14:52 2019 " "Processing ended: Thu Dec 26 10:14:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577348092046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577348092046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577348092046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1577348092046 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1577348092676 ""}
