module Frequency_division(
	input CLK,
	input RST_n,
	input [7:0] AD9481A_data,
	input [7:0] AD9481B_data,
	output reg PDN,//adc掉电控制，高电平有效
	output [7:0] AD9226_data_normal,
	output reg [13:0] DA_9764_outA,
	output reg [13:0] DA_9764_outB,
	output DA_CLKA,
	output DA_CLKB,
	
);



reg [7:0] AD9481_data_reg;//接收数据的寄存器


wire [7:0]AD9481_data;

always @(posedge CLK_250M)begin//读取AD9481的数据
	if(!RST_n)
	begin
		PDN<=1'b1;
		AD9481_data_reg<=8'b0;
	end
	else
	begin
		PDN<=1'b0;
		AD9481_data_reg[7:0]<=AD9481_data[7:0];
	end
end

always @(posedge CLK_125M)begin//DA9764输出
	if(!RST_n)
	begin
		DA_9764_outA[7:0]<={8{1'b1}};
		DA_9764_outB[7:0]<={8{1'b1}};
	end
	else
	begin

	end
end


assign DA_CLKA=CLK_125M;
assign DA_CLKB=CLK_125M;

endmodule