

================================================================
== Vivado HLS Report for 'pop_stream'
================================================================
* Date:           Sun Dec 11 17:08:41 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Acceleration_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     72|
|Register         |        -|      -|     33|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     33|     74|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_return       |   9|          2|   32|         64|
    |e_data_V_blk_n  |   9|          2|    1|          2|
    |e_dest_V_blk_n  |   9|          2|    1|          2|
    |e_id_V_blk_n    |   9|          2|    1|          2|
    |e_keep_V_blk_n  |   9|          2|    1|          2|
    |e_last_V_blk_n  |   9|          2|    1|          2|
    |e_strb_V_blk_n  |   9|          2|    1|          2|
    |e_user_V_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  72|         16|   39|         78|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_return_preg  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  33|   0|   33|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  pop_stream  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  pop_stream  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  pop_stream  | return value |
|ap_done           | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|ap_return         | out |   32| ap_ctrl_hs |  pop_stream  | return value |
|e_data_V_blk_n    | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|e_keep_V_blk_n    | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|e_strb_V_blk_n    | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|e_user_V_blk_n    | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|e_last_V_blk_n    | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|e_id_V_blk_n      | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|e_dest_V_blk_n    | out |    1| ap_ctrl_hs |  pop_stream  | return value |
|e_data_V_dout     |  in |   32|   ap_fifo  |   e_data_V   |    pointer   |
|e_data_V_empty_n  |  in |    1|   ap_fifo  |   e_data_V   |    pointer   |
|e_data_V_read     | out |    1|   ap_fifo  |   e_data_V   |    pointer   |
|e_keep_V_dout     |  in |    4|   ap_fifo  |   e_keep_V   |    pointer   |
|e_keep_V_empty_n  |  in |    1|   ap_fifo  |   e_keep_V   |    pointer   |
|e_keep_V_read     | out |    1|   ap_fifo  |   e_keep_V   |    pointer   |
|e_strb_V_dout     |  in |    4|   ap_fifo  |   e_strb_V   |    pointer   |
|e_strb_V_empty_n  |  in |    1|   ap_fifo  |   e_strb_V   |    pointer   |
|e_strb_V_read     | out |    1|   ap_fifo  |   e_strb_V   |    pointer   |
|e_user_V_dout     |  in |    4|   ap_fifo  |   e_user_V   |    pointer   |
|e_user_V_empty_n  |  in |    1|   ap_fifo  |   e_user_V   |    pointer   |
|e_user_V_read     | out |    1|   ap_fifo  |   e_user_V   |    pointer   |
|e_last_V_dout     |  in |    1|   ap_fifo  |   e_last_V   |    pointer   |
|e_last_V_empty_n  |  in |    1|   ap_fifo  |   e_last_V   |    pointer   |
|e_last_V_read     | out |    1|   ap_fifo  |   e_last_V   |    pointer   |
|e_id_V_dout       |  in |    5|   ap_fifo  |    e_id_V    |    pointer   |
|e_id_V_empty_n    |  in |    1|   ap_fifo  |    e_id_V    |    pointer   |
|e_id_V_read       | out |    1|   ap_fifo  |    e_id_V    |    pointer   |
|e_dest_V_dout     |  in |    5|   ap_fifo  |   e_dest_V   |    pointer   |
|e_dest_V_empty_n  |  in |    1|   ap_fifo  |   e_dest_V   |    pointer   |
|e_dest_V_read     | out |    1|   ap_fifo  |   e_dest_V   |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32* %e_data_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 2 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %e_keep_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 3 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %e_strb_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 4 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %e_user_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 5 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %e_last_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 6 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i5* %e_id_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 7 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i5* %e_dest_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 8 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %e_data_V, i4* %e_keep_V, i4* %e_strb_V, i4* %e_user_V, i1* %e_last_V, i5* %e_id_V, i5* %e_dest_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e_data_V_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %e_data_V)" [vector_mult_c_HLS/accelerator_core.cpp:65]   --->   Operation 10 'read' 'e_data_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %e_data_V_read to float" [vector_mult_c_HLS/accelerator_core.cpp:66]   --->   Operation 11 'bitcast' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%e_strb_V_load = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %e_strb_V)" [vector_mult_c_HLS/accelerator_core.cpp:68]   --->   Operation 12 'read' 'e_strb_V_load' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%e_keep_V_load = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %e_keep_V)" [vector_mult_c_HLS/accelerator_core.cpp:69]   --->   Operation 13 'read' 'e_keep_V_load' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%e_user_V_load = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %e_user_V)" [vector_mult_c_HLS/accelerator_core.cpp:70]   --->   Operation 14 'read' 'e_user_V_load' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%e_last_V_load = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %e_last_V)" [vector_mult_c_HLS/accelerator_core.cpp:71]   --->   Operation 15 'read' 'e_last_V_load' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%e_id_V_load = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %e_id_V)" [vector_mult_c_HLS/accelerator_core.cpp:72]   --->   Operation 16 'read' 'e_id_V_load' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%e_dest_V_load = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %e_dest_V)" [vector_mult_c_HLS/accelerator_core.cpp:73]   --->   Operation 17 'read' 'e_dest_V_load' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret float %ret" [vector_mult_c_HLS/accelerator_core.cpp:75]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ e_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2    (specifcore   ) [ 00]
StgValue_3    (specifcore   ) [ 00]
StgValue_4    (specifcore   ) [ 00]
StgValue_5    (specifcore   ) [ 00]
StgValue_6    (specifcore   ) [ 00]
StgValue_7    (specifcore   ) [ 00]
StgValue_8    (specifcore   ) [ 00]
StgValue_9    (specinterface) [ 00]
e_data_V_read (read         ) [ 00]
ret           (bitcast      ) [ 00]
e_strb_V_load (read         ) [ 00]
e_keep_V_load (read         ) [ 00]
e_user_V_load (read         ) [ 00]
e_last_V_load (read         ) [ 00]
e_id_V_load   (read         ) [ 00]
e_dest_V_load (read         ) [ 00]
StgValue_18   (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="e_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="e_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="e_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="e_data_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_data_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="e_strb_V_load_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="4" slack="0"/>
<pin id="47" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_strb_V_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="e_keep_V_load_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_keep_V_load/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="e_user_V_load_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_user_V_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="e_last_V_load_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_last_V_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="e_id_V_load_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_id_V_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="e_dest_V_load_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_dest_V_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ret_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="30" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="38" pin="2"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: e_data_V | {}
	Port: e_keep_V | {}
	Port: e_strb_V | {}
	Port: e_user_V | {}
	Port: e_last_V | {}
	Port: e_id_V | {}
	Port: e_dest_V | {}
 - Input state : 
	Port: pop_stream : e_data_V | {1 }
	Port: pop_stream : e_keep_V | {1 }
	Port: pop_stream : e_strb_V | {1 }
	Port: pop_stream : e_user_V | {1 }
	Port: pop_stream : e_last_V | {1 }
	Port: pop_stream : e_id_V | {1 }
	Port: pop_stream : e_dest_V | {1 }
  - Chain level:
	State 1
		StgValue_18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|          | e_data_V_read_read_fu_38 |
|          | e_strb_V_load_read_fu_44 |
|          | e_keep_V_load_read_fu_50 |
|   read   | e_user_V_load_read_fu_56 |
|          | e_last_V_load_read_fu_62 |
|          |  e_id_V_load_read_fu_68  |
|          | e_dest_V_load_read_fu_74 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
