#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1708360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1712220 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16f8270 .functor NOT 1, L_0x174da70, C4<0>, C4<0>, C4<0>;
L_0x174d780 .functor XOR 2, L_0x174d590, L_0x174d6e0, C4<00>, C4<00>;
L_0x174d960 .functor XOR 2, L_0x174d780, L_0x174d890, C4<00>, C4<00>;
v0x174b2d0_0 .net *"_ivl_10", 1 0, L_0x174d890;  1 drivers
v0x174b3d0_0 .net *"_ivl_12", 1 0, L_0x174d960;  1 drivers
v0x174b4b0_0 .net *"_ivl_2", 1 0, L_0x174d4d0;  1 drivers
v0x174b570_0 .net *"_ivl_4", 1 0, L_0x174d590;  1 drivers
v0x174b650_0 .net *"_ivl_6", 1 0, L_0x174d6e0;  1 drivers
v0x174b780_0 .net *"_ivl_8", 1 0, L_0x174d780;  1 drivers
v0x174b860_0 .net "a", 0 0, v0x174a0a0_0;  1 drivers
v0x174b900_0 .net "b", 0 0, v0x174a140_0;  1 drivers
v0x174b9a0_0 .net "c", 0 0, v0x174a1e0_0;  1 drivers
v0x174bad0_0 .var "clk", 0 0;
v0x174bb70_0 .net "d", 0 0, v0x174a320_0;  1 drivers
v0x174bc10_0 .net "out_pos_dut", 0 0, v0x174ae60_0;  1 drivers
v0x174bcb0_0 .net "out_pos_ref", 0 0, L_0x174d320;  1 drivers
v0x174bd50_0 .net "out_sop_dut", 0 0, v0x174af50_0;  1 drivers
v0x174bdf0_0 .net "out_sop_ref", 0 0, L_0x1724490;  1 drivers
v0x174bec0_0 .var/2u "stats1", 223 0;
v0x174bf60_0 .var/2u "strobe", 0 0;
v0x174c110_0 .net "tb_match", 0 0, L_0x174da70;  1 drivers
v0x174c1e0_0 .net "tb_mismatch", 0 0, L_0x16f8270;  1 drivers
v0x174c280_0 .net "wavedrom_enable", 0 0, v0x174a5f0_0;  1 drivers
v0x174c350_0 .net "wavedrom_title", 511 0, v0x174a690_0;  1 drivers
L_0x174d4d0 .concat [ 1 1 0 0], L_0x174d320, L_0x1724490;
L_0x174d590 .concat [ 1 1 0 0], L_0x174d320, L_0x1724490;
L_0x174d6e0 .concat [ 1 1 0 0], v0x174ae60_0, v0x174af50_0;
L_0x174d890 .concat [ 1 1 0 0], L_0x174d320, L_0x1724490;
L_0x174da70 .cmp/eeq 2, L_0x174d4d0, L_0x174d960;
S_0x17123b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1712220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16f8650 .functor AND 1, v0x174a1e0_0, v0x174a320_0, C4<1>, C4<1>;
L_0x16f8a30 .functor NOT 1, v0x174a0a0_0, C4<0>, C4<0>, C4<0>;
L_0x16f8e10 .functor NOT 1, v0x174a140_0, C4<0>, C4<0>, C4<0>;
L_0x16f9090 .functor AND 1, L_0x16f8a30, L_0x16f8e10, C4<1>, C4<1>;
L_0x1712f00 .functor AND 1, L_0x16f9090, v0x174a1e0_0, C4<1>, C4<1>;
L_0x1724490 .functor OR 1, L_0x16f8650, L_0x1712f00, C4<0>, C4<0>;
L_0x174c7a0 .functor NOT 1, v0x174a140_0, C4<0>, C4<0>, C4<0>;
L_0x174c810 .functor OR 1, L_0x174c7a0, v0x174a320_0, C4<0>, C4<0>;
L_0x174c920 .functor AND 1, v0x174a1e0_0, L_0x174c810, C4<1>, C4<1>;
L_0x174c9e0 .functor NOT 1, v0x174a0a0_0, C4<0>, C4<0>, C4<0>;
L_0x174cab0 .functor OR 1, L_0x174c9e0, v0x174a140_0, C4<0>, C4<0>;
L_0x174cb20 .functor AND 1, L_0x174c920, L_0x174cab0, C4<1>, C4<1>;
L_0x174cca0 .functor NOT 1, v0x174a140_0, C4<0>, C4<0>, C4<0>;
L_0x174cd10 .functor OR 1, L_0x174cca0, v0x174a320_0, C4<0>, C4<0>;
L_0x174cc30 .functor AND 1, v0x174a1e0_0, L_0x174cd10, C4<1>, C4<1>;
L_0x174cea0 .functor NOT 1, v0x174a0a0_0, C4<0>, C4<0>, C4<0>;
L_0x174cfa0 .functor OR 1, L_0x174cea0, v0x174a320_0, C4<0>, C4<0>;
L_0x174d060 .functor AND 1, L_0x174cc30, L_0x174cfa0, C4<1>, C4<1>;
L_0x174d210 .functor XNOR 1, L_0x174cb20, L_0x174d060, C4<0>, C4<0>;
v0x16f7ba0_0 .net *"_ivl_0", 0 0, L_0x16f8650;  1 drivers
v0x16f7fa0_0 .net *"_ivl_12", 0 0, L_0x174c7a0;  1 drivers
v0x16f8380_0 .net *"_ivl_14", 0 0, L_0x174c810;  1 drivers
v0x16f8760_0 .net *"_ivl_16", 0 0, L_0x174c920;  1 drivers
v0x16f8b40_0 .net *"_ivl_18", 0 0, L_0x174c9e0;  1 drivers
v0x16f8f20_0 .net *"_ivl_2", 0 0, L_0x16f8a30;  1 drivers
v0x16f91a0_0 .net *"_ivl_20", 0 0, L_0x174cab0;  1 drivers
v0x1748610_0 .net *"_ivl_24", 0 0, L_0x174cca0;  1 drivers
v0x17486f0_0 .net *"_ivl_26", 0 0, L_0x174cd10;  1 drivers
v0x17487d0_0 .net *"_ivl_28", 0 0, L_0x174cc30;  1 drivers
v0x17488b0_0 .net *"_ivl_30", 0 0, L_0x174cea0;  1 drivers
v0x1748990_0 .net *"_ivl_32", 0 0, L_0x174cfa0;  1 drivers
v0x1748a70_0 .net *"_ivl_36", 0 0, L_0x174d210;  1 drivers
L_0x7f13b45dc018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1748b30_0 .net *"_ivl_38", 0 0, L_0x7f13b45dc018;  1 drivers
v0x1748c10_0 .net *"_ivl_4", 0 0, L_0x16f8e10;  1 drivers
v0x1748cf0_0 .net *"_ivl_6", 0 0, L_0x16f9090;  1 drivers
v0x1748dd0_0 .net *"_ivl_8", 0 0, L_0x1712f00;  1 drivers
v0x1748eb0_0 .net "a", 0 0, v0x174a0a0_0;  alias, 1 drivers
v0x1748f70_0 .net "b", 0 0, v0x174a140_0;  alias, 1 drivers
v0x1749030_0 .net "c", 0 0, v0x174a1e0_0;  alias, 1 drivers
v0x17490f0_0 .net "d", 0 0, v0x174a320_0;  alias, 1 drivers
v0x17491b0_0 .net "out_pos", 0 0, L_0x174d320;  alias, 1 drivers
v0x1749270_0 .net "out_sop", 0 0, L_0x1724490;  alias, 1 drivers
v0x1749330_0 .net "pos0", 0 0, L_0x174cb20;  1 drivers
v0x17493f0_0 .net "pos1", 0 0, L_0x174d060;  1 drivers
L_0x174d320 .functor MUXZ 1, L_0x7f13b45dc018, L_0x174cb20, L_0x174d210, C4<>;
S_0x1749570 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1712220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x174a0a0_0 .var "a", 0 0;
v0x174a140_0 .var "b", 0 0;
v0x174a1e0_0 .var "c", 0 0;
v0x174a280_0 .net "clk", 0 0, v0x174bad0_0;  1 drivers
v0x174a320_0 .var "d", 0 0;
v0x174a410_0 .var/2u "fail", 0 0;
v0x174a4b0_0 .var/2u "fail1", 0 0;
v0x174a550_0 .net "tb_match", 0 0, L_0x174da70;  alias, 1 drivers
v0x174a5f0_0 .var "wavedrom_enable", 0 0;
v0x174a690_0 .var "wavedrom_title", 511 0;
E_0x1706a80/0 .event negedge, v0x174a280_0;
E_0x1706a80/1 .event posedge, v0x174a280_0;
E_0x1706a80 .event/or E_0x1706a80/0, E_0x1706a80/1;
S_0x17498a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1749570;
 .timescale -12 -12;
v0x1749ae0_0 .var/2s "i", 31 0;
E_0x1706920 .event posedge, v0x174a280_0;
S_0x1749be0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1749570;
 .timescale -12 -12;
v0x1749de0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1749ec0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1749570;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x174a870 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1712220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x174aa60_0 .net "a", 0 0, v0x174a0a0_0;  alias, 1 drivers
v0x174ab70_0 .net "b", 0 0, v0x174a140_0;  alias, 1 drivers
v0x174ac80_0 .net "c", 0 0, v0x174a1e0_0;  alias, 1 drivers
v0x174ad70_0 .net "d", 0 0, v0x174a320_0;  alias, 1 drivers
v0x174ae60_0 .var "out_pos", 0 0;
v0x174af50_0 .var "out_sop", 0 0;
E_0x172a940 .event anyedge, v0x1748eb0_0, v0x1748f70_0, v0x1749030_0, v0x17490f0_0;
S_0x174b0b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1712220;
 .timescale -12 -12;
E_0x16ed9f0 .event anyedge, v0x174bf60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174bf60_0;
    %nor/r;
    %assign/vec4 v0x174bf60_0, 0;
    %wait E_0x16ed9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1749570;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174a410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174a4b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1749570;
T_4 ;
    %wait E_0x1706a80;
    %load/vec4 v0x174a550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x174a410_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1749570;
T_5 ;
    %wait E_0x1706920;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %wait E_0x1706920;
    %load/vec4 v0x174a410_0;
    %store/vec4 v0x174a4b0_0, 0, 1;
    %fork t_1, S_0x17498a0;
    %jmp t_0;
    .scope S_0x17498a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1749ae0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1749ae0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1706920;
    %load/vec4 v0x1749ae0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1749ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1749ae0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1749570;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1706a80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x174a320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x174a140_0, 0;
    %assign/vec4 v0x174a0a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x174a410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x174a4b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x174a870;
T_6 ;
    %wait E_0x172a940;
    %load/vec4 v0x174aa60_0;
    %load/vec4 v0x174ab70_0;
    %and;
    %load/vec4 v0x174ac80_0;
    %inv;
    %and;
    %load/vec4 v0x174ad70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/1 T_6.5, 8;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %and;
    %load/vec4 v0x174ac80_0;
    %and;
    %load/vec4 v0x174ad70_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.5;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x174aa60_0;
    %load/vec4 v0x174ab70_0;
    %inv;
    %and;
    %load/vec4 v0x174ac80_0;
    %and;
    %load/vec4 v0x174ad70_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/1 T_6.3, 8;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %inv;
    %and;
    %load/vec4 v0x174ac80_0;
    %and;
    %load/vec4 v0x174ad70_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.3;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %inv;
    %and;
    %load/vec4 v0x174ac80_0;
    %inv;
    %and;
    %load/vec4 v0x174ad70_0;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x174af50_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174af50_0, 0, 1;
T_6.1 ;
    %load/vec4 v0x174aa60_0;
    %load/vec4 v0x174ab70_0;
    %or;
    %load/vec4 v0x174ac80_0;
    %or;
    %load/vec4 v0x174ad70_0;
    %or;
    %inv;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_6.15, 16;
    %load/vec4 v0x174aa60_0;
    %load/vec4 v0x174ab70_0;
    %inv;
    %or;
    %load/vec4 v0x174ac80_0;
    %inv;
    %or;
    %load/vec4 v0x174ad70_0;
    %or;
    %inv;
    %and;
T_6.15;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_6.14, 15;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %or;
    %load/vec4 v0x174ac80_0;
    %inv;
    %or;
    %load/vec4 v0x174ad70_0;
    %inv;
    %or;
    %and;
T_6.14;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_6.13, 14;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %or;
    %load/vec4 v0x174ac80_0;
    %inv;
    %or;
    %load/vec4 v0x174ad70_0;
    %or;
    %and;
T_6.13;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_6.12, 13;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %inv;
    %or;
    %load/vec4 v0x174ac80_0;
    %or;
    %load/vec4 v0x174ad70_0;
    %or;
    %and;
T_6.12;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_6.11, 12;
    %load/vec4 v0x174aa60_0;
    %load/vec4 v0x174ab70_0;
    %inv;
    %or;
    %load/vec4 v0x174ac80_0;
    %or;
    %load/vec4 v0x174ad70_0;
    %or;
    %and;
T_6.11;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.10, 11;
    %load/vec4 v0x174aa60_0;
    %load/vec4 v0x174ab70_0;
    %or;
    %load/vec4 v0x174ac80_0;
    %inv;
    %or;
    %load/vec4 v0x174ad70_0;
    %or;
    %and;
T_6.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.9, 10;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %inv;
    %or;
    %load/vec4 v0x174ac80_0;
    %inv;
    %or;
    %load/vec4 v0x174ad70_0;
    %or;
    %and;
T_6.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x174aa60_0;
    %inv;
    %load/vec4 v0x174ab70_0;
    %inv;
    %or;
    %load/vec4 v0x174ac80_0;
    %or;
    %load/vec4 v0x174ad70_0;
    %inv;
    %or;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174ae60_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x174ae60_0, 0, 1;
T_6.7 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1712220;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174bad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174bf60_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1712220;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x174bad0_0;
    %inv;
    %store/vec4 v0x174bad0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1712220;
T_9 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x174a280_0, v0x174c1e0_0, v0x174b860_0, v0x174b900_0, v0x174b9a0_0, v0x174bb70_0, v0x174bdf0_0, v0x174bd50_0, v0x174bcb0_0, v0x174bc10_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1712220;
T_10 ;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_10.1 ;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_10.3 ;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1712220;
T_11 ;
    %wait E_0x1706a80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174bec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174bec0_0, 4, 32;
    %load/vec4 v0x174c110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174bec0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174bec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174bec0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x174bdf0_0;
    %load/vec4 v0x174bdf0_0;
    %load/vec4 v0x174bd50_0;
    %xor;
    %load/vec4 v0x174bdf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174bec0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174bec0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x174bcb0_0;
    %load/vec4 v0x174bcb0_0;
    %load/vec4 v0x174bc10_0;
    %xor;
    %load/vec4 v0x174bcb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174bec0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x174bec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174bec0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/ece241_2013_q2/iter5/response0/top_module.sv";
