Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_blackbox_behav xil_defaultlib.tb_blackbox xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'out_tx_status' [C:/Users/matia/TP-ARQUITECTURA/UART/UART.srcs/sim_1/new/tb_blackbox.v:102]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'data_a' [C:/Users/matia/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/blackbox.v:71]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'data_b' [C:/Users/matia/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/blackbox.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'opcode' [C:/Users/matia/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/blackbox.v:73]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'o_result' [C:/Users/matia/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/blackbox.v:75]
WARNING: [VRFC 10-5021] port 'in_tx' is not connected on this instance [C:/Users/matia/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/blackbox.v:46]
WARNING: [VRFC 10-5021] port 'clock' is not connected on this instance [C:/Users/matia/TP-ARQUITECTURA/UART/UART.srcs/sources_1/new/blackbox.v:70]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
