### Comprehensive Index of Sources for Analog AI Research

This index serves as a centralized and organized repository of all external reference links cited across the provided collection of research reports on Analog AI technologies. Its purpose is to facilitate further research and verification by providing direct, accessible links to the foundational scientific papers, technical articles, and patent documents mentioned throughout the analyses. By consolidating these sources, this document aims to streamline the process of exploring the primary literature that underpins the conclusions and discussions presented in the reports.

##### Sources: Analog AI Weight Encoding and Reliability

This section compiles references from the foundational report on analog weight encoding, covering device physics, differential pair and bit-slicing architectures, variation-resilient schemes like VECOM and SWIPE, and the peripheral circuitry for write-verification and readout.

* Demonstration of transformer-based ALBERT model on a 14nm analog AI inference chip  
* New algorithms open possibilities for training AI models on analog chips \- IBM Research  
* Understanding Analog AI, Current Challenges, and Prospects | by Hadi Saghir | Medium  
* Accelerating AI Applications using Analog In-Memory Computing: Challenges and Opportunities  
* Signal and noise extraction from analog memory elements for neuromorphic computing  
* Open-loop analog programmable electrochemical memory array \- PMC \- PubMed Central  
* Accurate deep neural network inference using computational phase-change memory \- NIH  
* Decoding Algorithms and HW Strategies to Mitigate Uncertainties in a PCM-Based Analog Encoder for Compressed Sensing \- Unibo  
* Impact of Phase-Change Memory Nonidealities on Analog In-Memory Computing Deep Learning Accuracy for MRS Fall Meeting 2023 \- IBM Research  
* A Readout Scheme for PCM-Based Analog In-Memory Computing With Drift Compensation Through Reference Conductance Tracking \- Unibo  
* RRAM vs PCM: Which Delivers Higher Write Speed? \- Patsnap Eureka  
* Resistive Random Access Memory (RRAM): an Overview of Materials, Switching Mechanism, Performance, Multilevel Cell (mlc) Storage, Modeling, and Applications \- PubMed Central  
* TReMo+: Modeling Ternary and Binary ReRAM-Based Memories With Flexible Write-Verification Mechanisms \- Frontiers  
* A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks  
* A Floating Gate Memory with U-Shape Recessed Channel for Neuromorphic Computing and MCU Applications \- MDPI  
* Time Domain Analog Neuromorphic Engine Based on High-Density Non-Volatile Memory in Single-Poly CMOS \- IEEE Xplore  
* Flash Memory for Synaptic Plasticity in Neuromorphic Computing: A Review \- MDPI  
* Analog weight updates with compliance current modulation of binary ReRAMs for on-chip learning \- ZORA  
* Accurate and Energy-Efficient Bit-Slicing for RRAM-Based Neural Networks \- IBM Research  
* SWIPE: Enhancing Robustness of ReRAM Crossbars for In-memory ...  
* Neuromorphic Computing Using NAND Flash Memory Architecture With Pulse Width Modulation Scheme \- Frontiers  
* Dynamic Precision Analog Computing for Neural Networks \- Queen's University  
* Precision of bit slicing with in-memory computing based on analog phase-change memory crossbars \- IBM Research  
* Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment  
* Weight Transformations in Bit-Sliced Crossbar Arrays for Fault Tolerant Computing-in-Memory \- arXiv  
* Weight Transformations in Bit-Sliced Crossbar Arrays for Fault Tolerant Computing-in-Memory: Design Techniques and Evaluation Framework \- arXiv  
* Delft University of Technology Unbalanced Bit-slicing Scheme for ...  
* Accurate and Energy-Efficient Bit-Slicing for RRAM-Based Neural Networks \- TU Delft Research Portal  
* Accurate and Energy-Efficient Bit-Slicing for RRAM-Based Neural Networks \- ResearchGate  
* VECOM: Variation-Resilient Encoding and Offset Compensation Schemes for Reliable ReRAM-Based DNN Accelerator \- arXiv  
* Thai-Hoang Nguyen  
* VECOM: Variation-Resilient Encoding and Offset Compensation Schemes for Reliable ReRAM-Based DNN Accelerator \- IEEE Xplore  
* Programming Schemes To Reduce Conductance Drift In Analog PCM Arrays  
* Phase Change Memory Drift Compensation in Spiking Neural Networks Using a Non-Linear Current Scaling Strategy \- MDPI  
* Characterization and Programming Algorithm of Phase Change Memory Cells for Analog In-Memory Computing \- PMC \- PubMed Central  
* Accurate program/verify schemes of resistive switching memory (RRAM) for in-memory neural network circuits \- IRIS Re.Public@polimi.it  
* Programming Protocol Optimization for Analog Weight Tuning in Resistive Memories  
* Self-Terminating Write of Multi-Level Cell ReRAM for Efficient Neuromorphic Computing \- Fangxin Liu's Homepage  
* (PDF) Write Termination Circuits for RRAM: A Holistic Approach From Technology to Application Considerations \- ResearchGate  
* Density Enhancement of RRAMs using a RESET Write Termination for MLC Operation \- DATE 2019  
* Switching event detection and self-termination programming circuit for energy efficient ReRAM memory arrays \- Infoscience \- EPFL  
* HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads \- arXiv  
* Pruning for Improved ADC Efficiency in Crossbar-based Analog In-memory Accelerators  
* Types Of ADCs \- Monolithic Power Systems  
* Review of Analog-To-Digital Conversion Characteristics and Design Considerations for the Creation of Power-Efficient Hybrid Data Converters \- MDPI  
* Understanding SAR ADCs: Their Architecture and Comparison with Other ADCs  
* Analog-to-Digital Converter Design Exploration for Compute-in-Memory Accelerators \- IEEE Xplore  
* ADC-Less Reprogrammable RRAM Array Architecture for In-Memory Computing  
* Charge-Domain Static Random Access Memory-Based In-Memory Computing with Low-Cost Multiply-and-Accumulate Operation and Energy-Efficient 7-Bit Hybrid Analog-to-Digital Converter \- MDPI  
* Physical unclonable in-memory computing for simultaneous protecting private data and deep learning models \- NIH  
* Tamper-sensitive pre-formed ReRAM-based PUFs: Methods and experimental validation

##### Sources: Advanced Analog AI Weight Encoding Architectures

The following list of sources supports the advanced report on weight encoding, detailing the physics of Phase-Change Memory (PCM), Resistive RAM (RRAM), and Flash memory, alongside programming algorithms like Gradient Descent Programming (GDP) and Tiki-Taka, and reliability techniques for mitigating conductance drift and read disturb.

* Analog AI — IBM Analog Hardware Acceleration Kit 1.0.0 documentation  
* The hardware behind analog AI \- IBM Research  
* The Promise of Analog AI: Could In-Memory Computing Revolutionize Edge Devices?  
* Roadmap to Neuromorphic Computing with Emerging Technologies \- arXiv  
* Edge Artificial Intelligence: A Systematic Review of Evolution, Taxonomic Frameworks, and Future Horizons \- arXiv  
* An energy-efficient analog chip for AI inference \- IBM Research  
* Analog Compute-in-Memory at Mythic  
* All-in-One Analog AI Accelerator: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices \- arXiv  
* Gradient descent-based programming of analog in-memory ... \- arXiv  
* Demonstration of transformer-based ALBERT model on a 14nm analog AI inference chip  
* Programming Schemes To Reduce Conductance Drift In Analog PCM Arrays  
* Resistive Switching Random-Access Memory (RRAM): Applications and Requirements for Memory and Computing | Chemical Reviews \- ACS Publications  
* RRAM vs PCM: Which Delivers Higher Write Speed? \- Patsnap Eureka  
* A compute-in-memory chip based on resistive random-access memory \- PubMed Central  
* RRAM-Based Analog Matrix Computing for Massive MIMO Signal Processing \- arXiv  
* Analog AI Startup Mythic To Compute And Scale In Flash \- WikiChip Fuse  
* M1076 Analog Matrix Processor \- Mythic AI  
* Types of NAND Flash: Everything You Need to Know \- Flexxon  
* NOR Or NAND Flash Memory. Which Is Better? \- Aesonlabs Data Recovery Systems  
* Toward Software-Equivalent Accuracy on Transformer-Based Deep Neural Networks With Analog Memory Devices \- Frontiers  
* An analog-AI chip for energy-efficient speech recognition and transcription \- PMC  
* Rules For Handling Differential Signals \- EE Times  
* The Why and How of Differential Signaling \- Technical Articles \- All About Circuits  
* Unbalanced Bit-slicing Scheme for Accurate Memristor-based Neural Network Architecture \- TU Delft Research Portal  
* Precision of bit slicing with in-memory computing based on analog phase-change memory crossbars \- ResearchGate  
* Optimised weight programming for analogue memory-based deep neural networks  
* Mythic's analog matrix processor is launched to the market, injecting a big heart into AI  
* Programming Weights to Analog In-Memory Computing Cores by Direct Minimization of the Matrix-Vector Multiplication Error \- IBM Research  
* Algorithm for Training Neural Networks on Resistive Device Arrays \- arXiv  
* Analog Resistive Switching Devices for Training Deep Neural Networks with the Novel Tiki-Taka Algorithm \- PMC \- NIH  
* Enabling Training of Neural Networks on Noisy Hardware \- Frontiers  
* Optimized Weight Programming for Analogue Memory-based Deep Neural Networks \- Semantic Scholar  
* Phase Change Memory Drift Compensation in Spiking Neural Networks Using a Non-Linear Current Scaling Strategy \- MDPI  
* Paper 6121 Detail Information \- Epapers  
* Investigation of Read Disturb and Bipolar Read Scheme on Multilevel RRAM based Deep Learning Inference Engine \- IEEE Xplore  
* Read Disturb Errors in MLC NAND Flash Memory: Characterization, Mitigation, and Recovery \- Carnegie Mellon University  
* Analog Hardware-aware Training  
* The marriage of training and inference for scaled deep learning analog hardware | Request PDF \- ResearchGate  
* Closing the accuracy gap between analog and digital AI \- Research Communities  
* Current Opinions on Memristor-Accelerated Machine Learning Hardware \- arXiv  
* RRAM vs Traditional Memory: Efficiency and Energy Use \- Patsnap Eureka  
* Resistive Memory-based Neural Differential Equation Solver for Score-based Diffusion Model \- arXiv  
* Resistive memory-based analog synapse: The pursuit for linear and symmetric weight update \- Arizona State University

##### Sources: FeFET and Flash Memory Technologies

This collection of references underpins the deep dive analysis of transistor-based analog memory, comparing the polarization dynamics and Nucleation-Limited Switching (NLS) kinetics of Ferroelectric FETs (FeFETs) against the charge-trapping physics and subthreshold operation of Flash memory, with a focus on 3D architectural integration.

* Charge trap flash \- Wikipedia  
* US20150262675A1 \- Incremental step pulse programming (ISPP) scheme capable of determining a next starting pulse based on a current program-verify pulse for improving programming speed \- Google Patents  
* Analog In-Memory Subthreshold Deep Neural Network Accelerator  
* A new physics-based model for TANOS memories program/erase ...  
* Vertical NAND in a Ferroelectric-driven Paradigm Shift \- arXiv  
* Hafnium oxide-based ferroelectric field effect transistors: From materials and reliability to applications in storage-class memory and in-memory computing \- AIP Publishing  
* Polarization And Switching Dynamics Study Of Ferroelectric Hafnium Zirconium Oxide For FeRAM And FeFET Applications \- Purdue University Graduate School \- Figshare  
* Nucleation-Limited Switching Dynamics Model for Efficient ...  
* Domain-Wall Mediated Polarization Switching in Ferroelectric AlScN: Strain Relief and Field-Dependent Dynamics \- arXiv  
* Variability and disturb sources in ferroelectric 3D ... \- UCL Discovery  
* Variability in Planar FeFETs \- Channel Percolation Impact \- Lirias  
* (PDF) A 3D Vertical-Channel Ferroelectric/Anti-Ferroelectric FET with Indium Oxide  
* A High-Efficiency Charge-Domain Compute-in-Memory 1F1C Macro Using 2-bit FeFET Cells for DNN \- IEEE Xplore  
* A Remedy to Compute-in-Memory with Dynamic Random Access Memory: 1FeFET-1C Technology for Neuro-Symbolic AI \- arXiv  
* Ferroelectric Phase Stabilization and Charge-Transport ... \- MDPI  
* Ferroelectrics Based on HfO 2 Film \- MDPI  
* Role of Si Doping in Reducing Coercive Fields for Ferroelectric ...  
* Synaptic Characteristics of Atomic Layer-Deposited Ferroelectric Lanthanum-Doped HfO2 (La:HfO2) and TaN-Based Artificial Synapses \- PubMed  
* Investigating Ferroelectric Minor Loop Dynamics and History Effect--Part I: Device Characterization | Request PDF \- ResearchGate  
* Ferroelectric Memory Based on Partial Polarization for Analog Weight Storage \- Curate ND  
* TCAD Simulation of a SONOS Device with Silvaco's new FNONOS Model  
* TANOS Charge-Trapping Flash Memory Structures  
* study of incremental step pulse programming (ISPP) and STI edge effect of BE-SONOS NAND Flash | Request PDF \- ResearchGate  
* Subthreshold analog circuit design for large-scale, low-power, spiking neuromorphic systems | Stanford Digital Repository  
* Learning in Log-Domain: Subthreshold Analog AI Accelerator Based ...  
* Ultrahigh-precision analog computing using memory-switching ...  
* Variability sources and reliability of 3D – FeFETs \- UCL Discovery  
* Reliability of HfO2-Based Ferroelectric FETs: A Critical Review of Current and Future Challenges | Request PDF \- ResearchGate  
* (PDF) Ferroelectric HZO Thin Films for FEFETs: Crystal Structure‐Device Performance Relationship \- ResearchGate  
* 3D NAND | Applied Materials  
* Analog Computation in Ultra-High Density 3D FeNAND for TB-level ...  
* Hf0.4Zr0.6O2 Thickness-Dependent Transfer Characteristics of InxZn1–xOy Channel Ferroelectric FETs | The Journal of Physical Chemistry Letters \- ACS Publications  
* Variability Study of Ferroelectric Field-Effect Transistors towards 7nm Technology Node \- IEEE Xplore  
* Download Tip Sheet \- IEDM  
* Energy Efficient Dual Designs of FeFET-Based Analog In-Memory Computing with Inherent Shift-Add Capability \- arXiv  
* ISSCC 2025 / SESSION 23 / AI-ACCELERATORS / 23.1 \- arXiv

##### Sources: Analog ReRAM Switching Mechanisms and Architectures

This section contains references from the specialized report on the physical switching mechanisms—including Valence Change, Electrochemical Metallization, and Interfacial Switching—and neurotrophic circuit architectures for resistive encoding (ReRAM).

* Conduction Mechanism of Valence Change Resistive Switching Memory: A Survey \- MDPI  
* Conduction Mechanism of Valence Change Resistive Switching Memory: A Survey  
* Advances in resistive switching memory: comprehensive insights ...  
* Electrochemical ohmic memristors for continual learning \- PMC  
* Co-existence of interfacial and filamentary ... \- ResearchGate  
* In situ TEM observation on the interface-type resistive switching by electrochemical redox reactions at a TiN/PCMO interface | Request PDF \- ResearchGate  
* (PDF) Spectroscopic Indications of Tunnel Barrier Charging as the Switching Mechanism in Memristive Devices \- ResearchGate  
* 2D Material-Based Memristor Arrays for Flexible and Thermally Stable Neuromorphic Applications. \- R Discovery  
* Molecular-Potential and Redox Coregulated Cathodic ...  
* A Comprehensive Review of Electrochemical Metallization and Valence Change Mechanisms in Filamentary Resistive Switching of Halide Perovskite-Based Memory Devices \- ACS Publications  
* Random Telegraph Noise in Resistive Random Access Memories: Compact Modeling and Advanced Circuit Design | Request PDF \- ResearchGate  
* A Complete Statistical Investigation of RTN in HfO 2 \-Based RRAM in High Resistive State  
* Phenomenological Modeling on the Nonideal Factors of Memristor Based on Single-Crystalline LiNbO₃ Thin Film \- ResearchGate  
* Noise-Induced Resistance Broadening in Resistive Switching Memory--Part I: Intrinsic Cell Behavior | Request PDF \- ResearchGate  
* (PDF) Robust distillation for compute-in-memory: Realizing reliable ...  
* Sneak Path Current Modeling in Memristor Crossbar Arrays for Analog In-Memory Computing | Request PDF \- ResearchGate  
* A 40-nm, 64-Kb, 56.67 TOPS/W Voltage-Sensing Computing-In ...  
* Two-dimensional materials based two-transistor-two-resistor ...  
* NeuroBench: advancing neuromorphic computing through collaborative, fair and representative benchmarking | NIST  
* Spiking Neural Networks for Temporal Processing: Status Quo and Future Prospects \- arXiv  
* Neural Network Training Acceleration With RRAM-Based Hybrid Synapses \- Frontiers  
* Neuromorphic speech systems using advanced ReRAM-based synapse | Request PDF \- ResearchGate  
* IEDM+2024+Archive.pdf \- Squarespace  
* Roadmap on Emerging Hardware and Technology for Machine ...  
* IDWA: A Importance-Driven Weight Allocation Algorithm for Low Write–Verify Ratio RRAM-Based In-Memory Computing | Request PDF \- ResearchGate  
* Resistive Random Access Memory (ReRAM) Based on Metal Oxides \- ResearchGate  
* An 8-Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4-21.6TOPS/W for Edge-AI Devices \- ResearchGate  
* 2-Bit-per-Cell RRAM based In-Memory Computing for Area-/Energy-Efficient Deep Learning | Request PDF \- ResearchGate  
* Organic Nanomaterials in Memristor-Based Devices for Information Processing and Artificial Intelligence Applications: A Review | ACS Applied Nano Materials  
* Fast prototyping of memristors for ReRAMs and neuromorphic computing \- RSC Publishing  
* Recent Advancements in 2D Material-Based Memristor Technology Toward Neuromorphic Computing \- MDPI

##### Sources: Phase-Change Memory (PCM) AI Accelerators

These sources are cited in the comprehensive report on Phase-Change Memory (PCM) based AI accelerators, which details crystallization physics, percolation theory, conductance drift mitigation via Projected PCM, and performance benchmarks on Transformer and Mixture-of-Experts (MoE) models.

* Microstructure characterization, phase transition, and device application of phase-change memory materials \- PMC \- PubMed Central  
* Suppressing Structural Relaxation in Nanoscale Antimony to Enable Ultralow‐Drift Phase‐Change Memory Applications \- PubMed Central  
* Principles of Crystal Nucleation and Growth  
* Robust Simulations of Nanoscale Phase Change Memory: Dynamics and Retention \- PMC  
* Molecular Dynamics Simulation of the Crystallization Behavior of Octadecane on a Homogeneous Nucleus \- MDPI  
* Phase-change properties of GeSbTe thin films deposited by plasma-enchanced atomic layer depositon \- PMC \- NIH  
* Structural Assessment of Interfaces in Projected Phase-Change Memory \- MDPI  
* Modeling of Phase Change Memory: Nucleation, Growth and Amorphization Dynamics during Set and Reset: Part II – Discrete Grains \- IEEE Xplore  
* (PDF) A Percolation Model of Thermal Conductivity for Filled Polymer Composites  
* Modeling Piezoresistive Behavior of Conductive Composite Sensors via Multi-State Percolation Theory \- MDPI  
* Impact of conductance drift on multi-PCM synaptic architectures ...  
* Statistics of Resistance Drift Due to Structural Relaxation in Phase-Change Memory Arrays | Request PDF \- ResearchGate  
* Resistance and Threshold Switching Voltage Drift Behavior in PhaseChange Memory and Their Temperature Dependence at Microsecond Time Scales Studied Using a MicroThermal Stage | Request PDF \- ResearchGate  
* Phase Change Memory Drift Compensation in Spiking Neural Networks Using a Non-Linear Current Scaling Strategy \- MDPI  
* A Readout Scheme for PCM-Based Analog In-Memory Computing With Drift Compensation Through Reference Conductance Tracking \- Unibo  
* Unsupervised Learning by Spike Timing Dependent ... \- Frontiers  
* Unsupervised Learning by Spike Timing Dependent Plasticity in Phase Change Memory (PCM) Synapses \- ResearchGate  
* Differential Phase Change Memory (PCM) Cell for Drift-Compensated In-Memory Computing \- IEEE Xplore  
* Optimization of Projected Phase Change Memory for Analog In ...  
* Optimization of Projected Phase Change Memory for Application in Analog Neuromorphic Computing \- IBM Research  
* Structural Assessment of Interfaces in Projected Phase-Change Memory \- ResearchGate  
* Projected phase-change memory devices \- PMC \- NIH  
* Projected memory device with reduced minimum conductance state \- Google Patents  
* Novel nanocomposite-superlattices for low energy and high stability ...  
* National Institute of Standards and Technology \- Semiconductor Engineering  
* Pulse-frequency modulation \- Wikipedia  
* Pulse Frequency Modulation (PFM): It's Not PWM, But Related \- Control.com  
* US11805713B2 \- Drift mitigation for resistive memory devices \- Google Patents  
* Dynamic pass bias control for temperature-resilient neural networks using vertical NAND flash memory \- PMC \- NIH  
* A Noise-Resilient Neuromorphic Digit Classifier Based on NOR Flash Memories with Pulse–Width Modulation Scheme \- MDPI  
* Smart Sensing of Multi-bit Resistive Memory using a Single Reference \- ResearchGate  
* Impact of conductance drift on multi-PCM synaptic architectures \- Semantic Scholar  
* Combined HW/SW Drift and Variability Mitigation for PCM-Based Analog In-Memory Computing for Neural Network Applications \- Unibo  
* Analog in-memory computing could power tomorrow's AI models ...  
* Analog Foundation Models \- arXiv  
* 2024 EDITION \- IRDS \- IEEE  
* 2024 IRDS Metrology \- IEEE  
* IEDM+2024+Archive.pdf \- Squarespace  
* Intel Extends Leadership in AI PCs and Edge Computing at CES 2025 \- Intel Newsroom  
* The Promise of Analog AI: Could In-Memory Computing Revolutionize Edge Devices?  
* PCM-Based Analog Compute-In-Memory: Impact of Device Non-Idealities on Inference Accuracy \- ResearchGate  
* Neuromorphic Computing Materials and Electronics Industry Standards \- Patsnap Eureka  
* 저작자표시-동일조건변경허락 2.0 대한민국 이용자는 아래의 조건을 따르는 경우에 한하여 자유 \- Scholarworks@UNIST  
* Effect of Resistance Drift on the Activation Energy for Crystallization in Phase Change Memory | Request PDF \- ResearchGate  
* Demonstration of the Systematic Evaluation of an Optical Lattice Clock Using the Drift-Insensitive Self-Comparison Method \- MDPI  
* Technical Performance | The 2025 AI Index Report | Stanford HAI  
* Growth dominated crystallization of GeTe mushroom cells during partial SET operation  
* When in-memory computing meets spiking neural networks—A perspective on device-circuit-system \- AIP Publishing

##### Sources: Phase-Change Memory (PCM) Physics and Conductance Drift

The references in this section are drawn from the research focusing on the fundamental physics of Phase-Change Memory, including phase-change dynamics modeled by JMAK theory, the origins of conductance drift via structural relaxation and Schottky barrier effects, and mitigation strategies.

* Programming Schemes To Reduce Conductance Drift In Analog PCM Arrays  
* Abstract \- arXiv  
* Combined HW/SW Drift and Variability Mitigation for PCM-Based Analog In-Memory Computing for Neural Network Applications | IEEE Journals & Magazine  
* Combined HW/SW Drift and Variability Mitigation for PCM-Based Analog In-Memory Computing for Neural Network Applications \- Unibo  
* Impact of conductance drift on multi-PCM synaptic architectures \- Semantic Scholar  
* Benchmarking PCM technologies a Resistance drift coefficient vs. reset... \- ResearchGate  
* Projected phase-change memory devices \- PubMed  
* The impact of Resistance Drift of PCM on Conventional Neural Networks \- IEEE Xplore  
* Unsupervised Learning by Spike Timing Dependent Plasticity in Phase Change Memory (PCM) Synapses \- Frontiers  
* Amorphous phase-change memory alloy with no resistance drift \- PubMed  
* Statistics of Resistance Drift Due to Structural Relaxation in Phase-Change Memory Arrays | Request PDF \- ResearchGate  
* Drift of Schottky Barrier Height in Phase Change Materials | ACS Nano  
* Extremely low drift of resistance and threshold voltage in amorphous phase change nanowire devices \- UCSB Materials  
* A Readout Scheme for PCM-Based Analog In-Memory Computing With Drift Compensation Through Reference Conductance Tracking \- Unibo  
* State dependence and temporal evolution of resistance in projected phase change memory  
* Impact of conductance drift on multi-PCM synaptic architectures for ...  
* Impact of conductance drift on multi-PCM synaptic architectures \- ResearchGate  
* Avrami equation \- Wikipedia  
* A Note on the Johnson–Mehl–Avrami–Kolmogorov Kinetic Model: An Attempt Aiming to Introduce Time Non-Locality \- MDPI  
* Non-Isothermal Analysis of the Crystallization Kinetics of Amorphous Mg72Zn27Pt1 and Mg72Zn27Ag1 Alloys \- MDPI  
* Models for phase-change of Ge2Sb2Te5 in optical and electrical memory devices  
* Characterization and Programming Algorithm of Phase Change Memory Cells for Analog In-Memory Computing \- PMC \- PubMed Central  
* arXiv:2306.17631v1 physics.app-ph 30 Jun 2023  
* US11665984B2 \- Projected memory device with carbon-based projection component \- Google Patents  
* Projected memory device with reduced minimum conductance state \- Google Patents  
* Phase Change Memory Drift Compensation in Spiking Neural Networks Using a Non-Linear Current Scaling Strategy \- MDPI  
* Spontaneous sparse learning for PCM-based memristor neural networks \- PMC  
* RRAM vs PCM: Which Delivers Higher Write Speed? \- Patsnap Eureka  
* Efficient Calibration for RRAM-based In-Memory Computing using DoRA \- arXiv  
* Driving for More Moore on Computing Devices with Advanced Non-Volatile Memory Technology \- MDPI  
* Emerging Storage Technologies: MRAM, RRAM, and PCRAM \- Utmel  
* Differential Phase Change Memory (PCM) Cell for Drift-Compensated In-Memory Computing \- ResearchGate  
* Reducing the Impact of Phase-Change Memory Conductance Drift on the Inference of large-scale Hardware Neural Networks for IEDM 2019 \- IBM Research

##### Referenced Standards and Organizations

This section catalogues the key standards bodies, research programs, and regulatory frameworks referenced in the proposal for a unified signal standards framework, which addresses universal challenges like stochasticity and drift across all analog AI technologies.

* International Roadmap for Devices and Systems (IRDS)  
* National Institute of Standards and Technology (NIST) Neuromorphic Device Measurements and Physics for Intelligence Programs  
* IEEE P2415 (Energy Proportional Systems Working Group)  
* IEEE P2851 (Functional Safety Data Exchange Standard Working Group)  
* European Union (EU) AI Act  
* ISO/IEC JTC 1/SC 42 (Artificial Intelligence Standards Committee)  
* ISO 26262 (Functional Safety for Road Vehicles)  
* ISO/IEC 20897 (Physically Unclonable Functions)  
* JEDEC Solid State Technology Association  
* Universal Chiplet Interconnect Express (UCIe) Consortium  
* NeuroBench Consortium  
* IBM AIHWKit  
* Compute Express Link (CXL)  
* NIST Special Publication 800-90B (Entropy Source Validation)  
* IEC 62380 (Reliability data handbook \- Universal model for reliability prediction of electronics components)

