// Seed: 1732134405
module module_0 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    input tri1 id_6
    , id_21,
    input supply1 id_7,
    output tri id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    output supply1 id_14,
    input wire id_15,
    output tri1 id_16,
    input uwire id_17,
    input wand id_18,
    output wor id_19
);
  wire id_22;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri   id_3
);
  assign id_3 = id_2;
  not (id_3, id_2);
  module_0(
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3
  );
endmodule
